Parallel Computing Assignment 2 Distributed Memory

December 27, 2016

Contents

1	App	proach to Parallelism	3
	1.1	Introduction	3
	1.2	Partitioning the Matrix	3
	1.3	MPI Strategy	5
2	Cor	rectness Testing	6
3	Scal	ability Investigation	7
	3.1	Fixed Problem Size	7
	3.2	Variable Problem Size	12
	3.3	Variable Precision	14
${f A}$	Full	Testing Results	16
	A.1	Time, Speedup and Efficiency for 1 Node, 1-16 cores, $p = 0.01 \dots \dots$	16

	A.2	Time, Speedup and Efficiency for 2 Nodes, 2-32 cores, $p = 0.01 \dots$	16
	A.3	Time, Speedup and Efficiency for 3 Nodes, 3-48 cores, $p=0.01$	17
	A.4	Time, Speedup and Efficiency for 4 Nodes, 4-64 cores, $p=0.01$	17
	A.5	Increasing d until timeout for 1-64 cores, $p = 0.01 \dots \dots \dots \dots$	18
	A.6	Speedup and Efficiency for variable problem size on 1-64 cores until serial timeout, $p=0.01$	19
	A.7	Decreasing p until timeout for 16-64 cores, $d=15000$	19
\mathbf{L}^{\sharp}	ist	of Figures	
	1	Additional rows required (blue) to relax elements in a single row (yellow)	4
	2	Time taken for 1-64 cores to relax the same matrix, $d=15000,p=0.01$	7
	3	Speedup achieved by 1-64 cores relaxing the same matrix, $d=15000,p=0.01$	8
	4	Efficiency of 1-64 cores relaxing the same matrix, $d=15000,p=0.01$	8
	5	Diminishing returns from additional cores per node, $d=15000,p=0.01$	9
	6	Time taken for 1-64 cores to relax the same matrix, $d=5000,p=0.01$	10
	7	Speedup achieved by 1-64 cores relaxing the same matrix, $d=5000,p=0.01$	11
	8	Efficiency of 1-64 cores relaxing the same matrix, $d=5000,p=0.01$	11
	9	Matrix size against time for 16, 32, 48 and 64 cores	12
	10	Matrix size against speedup for 16, 32, 48 and 64 cores	13
	11	Time taken relaxing to precision (logarithmic scale), $d=15000.$	14

1 Approach to Parallelism

1.1 Introduction

The assignment was to implement matrix relaxation for a distributed memory architecture using MPI, on a matrix \mathcal{M} of variable square dimension d, using c MPI processes each running on its own processor on one of n nodes, working to a floating point precision of p. Since Balena doesn't permit oversubscription, t will always be $\leq c$.

My solution uses MPI_Scatterv and MPI_Gatherv to distribute and reassemble the matrix among processors, and MPI_Allreduce to broadcast and reduce a global exit condition status each iteration.

1.2 Partitioning the Matrix

The primary goal in partitioning the matrix for relaxation across multiple processors was to minimise the amount of data which needs to be passed between nodes, as network I/O is orders of magnitude slower than accessing data from memory on the same node, or CPU cache.

To avoid overly complicating my solution for negligible fairness gains, I chose not to split rows of the matrix between different processes and only assigned processes a whole number of rows to work on. Relaxing a square matrix of size $n \times n$ with c processes requires (n-2) rows to be relaxed each iteration minus the first and last values of each row, as the array boundary values remain fixed.

Every process relaxes a minimum of (n-2) div c rows, where div is the integer division operation. This leaves (n-2) mod c cells remaining, and as MPI is SPMD and therefore not run in lockstep there is no way of predicting which processor will finish first, for the sake of simplicity this leaves the first $((n-2) \mod c)$ processes assigned to do $((n-2) \dim c) + 1$ rows each.

Since each process only works on a subset of the complete matrix and there is a 1:1 ratio of MPI processes to real processors, there is no need to generate, store, or update the entire matrix on every core. This massively reduces the overhead of updating data after each iteration and the overhead of allocation.

1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1: Additional rows required (blue) to relax elements in a single row (yellow).

As Figure 1 illustrates, irrespective of how many partitions the matrix is split into, each CPU will require the rows immediately before and after its partition in a read-only capacity. This overhead is significant in Figure 1 (200%), and it can be seen that for an $n \times n$ matrix, it is inefficient (i.e. has an overhead $\geq 100\%$) to have more than $\frac{n-2}{2}$ processors relaxing. From a practical parallelism standpoint, relaxing a matrix with dimensions only double that of the number of available processors is poor exploitation of data parallelism and likely to be slower than a serial equivalent.

The complete $n \times n$ matrix is allocated and initialised from the root process and every processor (including the root) allocates space for $2n + \frac{(n-2)(n)}{c} + \frac{(n-2)(n)}{c}$ elements. The additional array of size $+\frac{(n-2)(n)}{c}$ is to preserve the consistency of data being read by performing the relax operation; no cell can be overwritten with its new value until the new value every other cell has been calculated. This is the case regardless of whether the relaxation is performed sequentially or in parallel, and necessitates using a second matrix of the same dimensions, into which the relaxed values are written. These dimensions however, do not have to include the 2n read-only values from the rows above and below.

This allocation on each of c processors, with an additional $n \times n$ on the root, gives a space complexity of $\mathcal{O}(3n^2 - 4n + 2nc)$. When calculating space complexity, c is constant as it is simply the number of processors so the space complexity is still asymptotic to $\mathcal{O}(n^2)$; the same space complexity as the shared memory equivalent solution which involved swapping two $n \times n$ arrays between iterations.

After each iteration, each process sends the $\frac{n-2}{c}$ rows which it has relaxed back to the root process. In actuality, this is not necessary because only the first and last relaxed rows contain values which are needed by any other process, so only they need to be sent. I decided not to attempt to exploit this because it introduced additional complexity, however if I were

attempting to scale my solution to much larger matrices, this would be the first optimisation I would make.

An additional optimisation I could have made was in the calculation of precision. My implementation avoids iterating over cells twice by both relaxing and calculating whether the precision has been reached in the same loop, rather than calculating precision once all cells have been relaxed within a process or from the root process. However, once a process encounters a cell whose new value differs from the old by more than the specified precision, it does not have to calculate the precision for any subsequent cell that iteration. I kept calculating every value however, as some of my testing used small precision values and it was useful that the values of local_continue and global_continue were exactly the number of cells where precision had yet to be reached.

1.3 MPI Strategy

There are three types of communication which need to happen during the execution of the program, all of them every iteration:

1. Sending $2 + \frac{n-2}{c}$ rows of the full matrix to each process.

As only a subset of the matrix is required by each process, MPI_Scatter was the logical solution. However, Scatter requires all chunks to be the same size, which is only the case when $(n-2) \mod c = 0$. The equivalent for unequal partitions is MPI_Scatterv, so this is how I send data from the root process at the start of each iteration.

2. Sending $\frac{n-2}{c}$ relaxed rows from each process back to the root.

This communication is essentially symmetric to the previous, so I used MPI_Scatterv's counterpart MPI_Gatherv to communicate the relaxed cells back to the root process.

3. Communication between all processes as to whether another iteration is required.

I considered adding an extra cell to each array sent back to the root process in the previous communication to piggyback the completion status of each processor with its data, but ultimately this seemed an untidy solution to a problem which MPI_Allreduce could solve. I therefore reduce the MPI_SUM operation over the values of local_continue on every processor (where any positive value indicates a cell which has not yet reached the required precision.) If any processor needs to continue, they must all continue.

2 Correctness Testing

To verify that my implementation of relaxation was correct, I first manually calculated the first three iterations of the top left corner of the initial matrix from my solution. I then confirmed that my solution generated the same intermediate matrices by running it in verbose mode so it would print the matrix state at the end of every iteration.

1.000000	1.000000	1.000000	1.000000	
1.000000	0.000000	0.000000	0.000000	
1.000000	0.000000	0.000000	0.000000	
1.000000	0.000000	0.000000	0.000000	
:	÷	:	:	٠.
1 000000	1 000000	1 000000	1 000000	
1.000000	1.000000	1.000000	1.000000	• • •
1.000000	0.500000	0.250000	0.250000	
1.000000	0.250000	0.000000	0.000000	
1.000000	0.250000	0.000000	0.000000	
:	÷	:	÷	٠.
1.000000	1.000000	1.000000	1.000000	
1.000000	0.625000	0.437500	0.375000	
1.000000	0.437500	0.125000	0.062500	
1.000000	0.375000	0.062500	0.000000	
:	÷	÷	:	٠.

To ensure my solution was exhaustively correct, I used one core on each of one to three nodes, relaxing a matrix of dimensions 1000×1000 and precision p = 0.01, which should require 37 iterations.

The output files were too large to manually check, so I used the Unix diffutility to programatically check the similarity of the two and three node runs against the single core on the single node (N1-TPN1-batch-1000.out). The only difference between the output files are the lines which contain jobspecific output from SLURM; the actual matrix content is identical.

These files are too large to include themselves, so instead I have included the output from diff for two and three nodes against one node, for verification.

3 Scalability Investigation

3.1 Fixed Problem Size

Once I had verified the correctness of my relaxation implementation, I chose a fixed array size and precision, and ran my program relaxing the same array with 1-64 cores across 1-4 nodes. The time, speedup and efficiency (speedup achieved by n processors divided by n [2]) relative to the serial program can be seen in Figures 2, 3, and 4. ¹




Figure 2: Time taken for 1-64 cores to relax the same matrix, d = 15000, p = 0.01

Each additional CPU saw efficiency reduce exponentially, as the speedup had a progressively smaller impact on the time reduction (the principle of diminishing returns; [1]). This is consistent with Amdahl's law, a corollary of which states that for P processors and a computation whose sequential proportion is denoted f, predicted speedup is bound by $\frac{1}{f}$ [3]. Working backwards from this upper bound and assuming a maximum speedup of 4.2, this would imply that the sequential proportion of my solution is ≤ 0.238 , or 23.8% of the total

¹Full data in Appendices A.1, A.2, A.3, and A.4.




Figure 3: Speedup achieved by 1-64 cores relaxing the same matrix, d = 15000, p = 0.01




Figure 4: Efficiency of 1-64 cores relaxing the same matrix, d = 15000, p = 0.01

computation for this fixed problem size. It is important to note that the sequential proportion is not fixed, as changing the number of cores, precision or dimensions would alter the overhead needed to allocate, assign process work, and wait at barriers.

The speedup I achieved for this problem size was significantly sub-linear in terms of Amdahl's law. The limiting factor is the relatively slow speed of communication between cores, and as the volume of communication necessary increases proportionally to the number of cores, the overhead increases in line with this. The fact that the timing, speedup and efficiency curves are similarly asymptotic for all numbers of nodes suggests that intra-node communication speeds are not as much of a limiting factor as memory access for sensibly large problem sizes.

Also consistent with expectation was the timing and efficiency of different configurations for the same number of cores; i.e. one node with 12 cores (1m 14s 745ms, 25.1% efficiency), two nodes each with six cores (1m 10s 12ms, 26.8% efficiency), three nodes with four cores (1m 5s 932ms, 28.4% efficiency), and four nodes with three (1m 4s 357ms, 29.1% efficiency). Although the absolute difference in timing between the slowest and fastest configuration is under 11 seconds, this translates to a difference in relative efficiencies of 4%.

These results demonstrate that not only does this problem size achieve diminishing returns when additional cores are added to the total number irrespective of configuration (shown by the exponential decay curve of all four lines in Figure 2 grouped as one) but also on a cores per node basis for every node (shown by the exponential decay of each individual curve in Figure 5.)




Figure 5: Diminishing returns from additional cores per node, d = 15000, p = 0.01

This difference in configuration speeds is due to the additional memory and bandwidth available to each core when cores are underpopulated on nodes (i.e. not every core is used on each node.) The performance gain from this outweighs the additional communication cost of adding another node for the problem size I initially tested (15000×15000), so to confirm that a smaller problem size requiring significantly less memory would not benefit from underpopulated nodes, I ran the same tests on a matrix nine times smaller; 5000×5000 . Figures 6, 7, and 8 show the results. ²




Figure 6: Time taken for 1-64 cores to relax the same matrix, d = 5000, p = 0.01

As predicted, with a smaller problem size cores no longer benefit as much from the memory access associated with underpopulated nodes, and because the matrix is smaller but the same number of messages are required, message-passing creates a more significant overhead when using multiple nodes. The one-node-12-core configuration performed best in this case, with the two-node-six-core configuration performing significantly worse than both three and four nodes. For this problem size, the messaging overhead dwarfed the gains of parallelism on four nodes above 36 cores.

²Full data in Appendices A.1, A.2, A.3, and A.4.




Figure 7: Speedup achieved by 1-64 cores relaxing the same matrix, $d=5000,\,p=0.01$




Figure 8: Efficiency of 1-64 cores relaxing the same matrix, d = 5000, p = 0.01

3.2 Variable Problem Size

The second factor I tested was the effect of varying the matrix dimensions on the time, for various numbers of cores. The results of this can be seen in Figures 9 and 10. The x-axis in the graph is scaled according to the square of the dimensions tested rather than the dimensions themselves, as the problem size is equal to the number elements of the matrix. ³




Figure 9: Matrix size against time for 16, 32, 48 and 64 cores.

Time taken increases roughly linearly for a linear increase in matrix size size, as diminishing returns does not apply in the same way to variable problem sizes with fixed computational resources. The maximum matrix dimension my solutions were able to relax was 45000×45000 , after which 32-64 cores exceed the ten minute timeout on Balena. Below 32 cores, the maximum dimensions reached were 42500×42500 .

Figure 10 shows the initial speedup achieved up until 20000×20000 , at which point the serial implementation times out and there is nothing against which to benchmark speedup. Initially, 16 cores exhibits the best speedup due to the small problem size; the overhead of sending data off-core to relax dwarfs the relaxation time below 5000×5000 . Above these dimensions, 16 cores settles to a stable speedup of 1.9, with 32 cores seeing an average speedup of 3.4 and 64 cores exhibiting slightly worse speedup than 48 cores above 15000×15000 .

³Full data in Appendices A.5 and A.6.




Figure 10: Matrix size against speedup for 16, 32, 48 and 64 cores.

Gustafson's Law argues that as problem size increases, the sequential part of a computation decreases relatively and therefore the speedup achieved by p processors for problem size n is not bound by the sequential proportion f as in Amdahl's law, but p itself (with $S_p = p$ being perfect speedup). However, this law has been shown to be equivalent to Amdahl's law [4] so I chose not to calculate speedup again.

3.3 Variable Precision

I conducted a single experiment into the effects of lowering the precision threshold on the time and iterations required for my solution to terminate. Below are the results for a fixed array with d=15000 and varying numbers of cores. The decreased performance of my distributed memory solution for smaller precision values is worse than the performance of my shared version because smaller precisions require many more iterations, and each iteration requires an additional MPI scatter, gather and reduce operation. Therefore, the benefits of parallelism are outweighed by the communication overheads for lower precision values. The exact precision value at which communication becomes the bottleneck is dependant on matrix size, and will decrease as matrix size increases. 4




Figure 11: Time taken relaxing to precision (logarithmic scale), d = 15000.

The behaviour my precision tests show is exacerbated by the data I tested it on. A matrix of all 1's on the boundary cells with every other cell initialised to 0 will propagate non-zero values towards the centre of the matrix slowly, and will take the same number of iterations to reach a given precision regardless of size.⁵ Had I used random doubles in every cell, a larger matrix would typically have taken more iterations and there would not have been as strong a correlation between precision and timing for every matrix.

⁴Full data in Appendix A.7.

⁵0.1 requires four iterations; 0.01 requires 37 iterations; 0.001 requires 360 iterations.

References

- [1] Gene M. Amdahl. Validity of the single processor approach to achieving large scale computing capabilities. In *Proceedings of the April 18-20, 1967, Spring Joint Computer Conference*, AFIPS '67 (Spring), pages 483–485, New York, NY, USA, 1967. ACM. doi: 10.1145/1465482.1465560. URL http://doi.acm.org/10.1145/1465482.1465560.
- [2] Derek L Eager, John Zahorjan, and Edward D Lazowska. Speedup versus efficiency in parallel systems. *IEEE Transactions on Computers*, 38(3):408–423, 1989.
- [3] John L. Gustafson. *Amdahl's Law*, pages 53–60. Springer US, Boston, MA, 2011. ISBN 978-0-387-09766-4. doi: 10.1007/978-0-387-09766-4_77. URL http://dx.doi.org/10.1007/978-0-387-09766-4_77.
- [4] Yuan Shi. Reevaluating amdahls law and gustafsons law. Computer Sciences Department, Temple University (MS: 38-24), 1996.

A Full Testing Results

A.1 Time, Speedup and Efficiency for 1 Node, 1-16 cores, p = 0.01

Cores	Time	Speedup	Efficiency	Time	Speedup	Efficiency
	(d=5000)	(d=5000)	(d=5000)	(d=15000)	(d=15000)	(d=15000)
1	25s 219ms	1.0000	1.0000	3m 44s 762ms	1.0000	1.0000
2	15s 817ms	1.5944	0.7972	$2 \text{m} \ 22 \text{s} \ 567 \text{ms}$	1.5765	0.7883
3	13s 24ms	1.9363	0.6454	1 m 54 s 972 ms	1.9549	0.6516
4	11s 752ms	2.1459	0.5365	1 m 42 s 839 ms	2.1856	0.5464
5	10s 660ms	2.3658	0.4732	1 m 33 s 131 ms	2.4134	0.4827
6	10s 171ms	2.4795	0.4133	$1 \text{m} \ 28 \text{s} \ 849 \text{ms}$	2.5297	0.4216
7	9s~866ms	2.5562	0.3652	1 m 24 s 269 ms	2.6672	0.3810
8	9s 425ms	2.6758	0.3345	1m 21s 848ms	2.7461	0.3433
9	9s 155ms	2.7547	0.3061	1 m 18 s 836 ms	2.8510	0.3168
10	8s 961ms	2.8143	0.2814	1 m 17 s 323 ms	2.9068	0.2907
11	8s 793ms	2.8681	0.2607	$1 \text{m} \ 15 \text{s} \ 589 \text{ms}$	2.9735	0.2703
12	8s~655ms	2.9138	0.2428	1m 14s 745ms	3.0071	0.2506
13	8s 511ms	2.9631	0.2279	$1 \text{m} \ 13 \text{s} \ 268 \text{ms}$	3.0677	0.2360
14	8s 542ms	2.9524	0.2109	1 m 12 s 783 ms	3.0881	0.2206
15	8s 345ms	3.0220	0.2015	$1 \mathrm{m} \ 11 \mathrm{s} \ 699 \mathrm{ms}$	3.1348	0.2090
16	8s 560ms	2.9461	0.1841	1m 11s 489ms	3.1440	0.1965

A.2 Time, Speedup and Efficiency for 2 Nodes, 2-32 cores, p = 0.01

Cores	Time	Speedup	Efficiency	Time	Speedup	Efficiency
	(d=5000)	(d=5000)	(d=5000)	(d=15000)	(d=15000)	(d=15000)
2	17s 672ms	1.4271	0.7135	2m 20s 616ms	1.5984	0.7992
4	$13s\ 506ms$	1.8672	0.4668	1m 37s 111ms	2.3145	0.5786
6	11s 791ms	2.1388	0.3565	$1 \text{m} \ 21 \text{s} \ 733 \text{ms}$	2.7500	0.4583
8	10s 944ms	2.3044	0.2880	1 m 17 s 103 ms	2.9151	0.3644
10	12s 315ms	2.0478	0.2048	1 m 12 s 6 ms	3.1214	0.3121
12	11s 569ms	2.1799	0.1817	$1 \text{m} \ 10 \text{s} \ 12 \text{ms}$	3.2103	0.2675
14	11s 346ms	2.2227	0.1588	1 m 6 s 158 ms	3.3974	0.2427
16	11s 196ms	2.2525	0.1408	1 m 5 s 165 ms	3.4491	0.2156
18	10s 447ms	2.4140	0.1341	1 m 4 s 749 ms	3.4713	0.1928
20	9s 899ms	2.5476	0.1274	1 m 3 s 186 ms	3.5571	0.1779
22	9s 311ms	2.7085	0.1231	1 m 2 s 197 ms	3.6137	0.1643
24	9s 120ms	2.7652	0.1152	1 m 3 s 414 ms	3.5444	0.1477
26	11s 630ms	2.1684	0.0834	1 m 2 s 998 ms	3.5678	0.1372
28	9s 588ms	2.6303	0.0939	1 m 2 s 742 ms	3.5823	0.1279
30	8s 113ms	3.1085	0.1036	1 m 2 s 88 ms	3.6201	0.1207
32	8s 140ms	3.0982	0.0968	$1 \text{m} \ 0 \text{s} \ 763 \text{ms}$	3.6990	0.1156

A.3 Time, Speedup and Efficiency for 3 Nodes, 3-48 cores, p = 0.01

Cores	Time	Speedup	Efficiency	Time	Speedup	Efficiency
	(d=5000)	(d=5000)	(d=5000)	(d=15000)	(d=15000)	(d=15000)
3	14s 5ms	1.8007	0.6002	1m 47s 343ms	2.0939	0.6980
6	11s 128ms	2.2663	0.3777	$1 \text{m} \ 20 \text{s} \ 113 \text{ms}$	2.8056	0.4676
9	10s 143ms	2.4863	0.2763	$1 \text{m} \ 10 \text{s} \ 61 \text{ms}$	3.2081	0.3565
12	9s 688ms	2.6031	0.2169	1 m 5 s 932 ms	3.4090	0.2841
15	$9s\ 205ms$	2.7397	0.1826	1 m 3 s 764 ms	3.5249	0.2350
18	9s 107ms	2.7692	0.1538	1 m 2 s 520 ms	3.5950	0.1997
21	8s 238ms	3.0613	0.1458	59s~677ms	3.7663	0.1793
24	8s 187ms	3.0804	0.1283	58s 995ms	3.8098	0.1587
27	9s759ms	2.5842	0.0957	$58s\ 57ms$	3.8714	0.1434
30	9s~32ms	2.7922	0.0931	57s $725ms$	3.8937	0.1298
33	7s 962ms	3.1674	0.0960	$57s\ 201ms$	3.9293	0.1191
36	7s 979ms	3.1607	0.0878	56s 996ms	3.9435	0.1095
39	7s 935ms	3.1782	0.0815	56s 839ms	3.9544	0.1014
42	7s 961ms	3.1678	0.0754	57s 288ms	3.9234	0.0934
45	7s~868ms	3.2053	0.0712	56s~800ms	3.9571	0.0879
48	7s 931ms	3.1798	0.0662	56s 917ms	3.9489	0.0823

A.4 Time, Speedup and Efficiency for 4 Nodes, 4-64 cores, p = 0.01

Cores	Time	Speedup	Efficiency	Time	Speedup	Efficiency
	(d=5000)	(d=5000)	(d=5000)	(d=15000)	(d=15000)	(d=15000)
4	12s 558ms	2.0082	0.5021	1m 35s 199ms	2.3610	0.5902
8	10s 191ms	2.4746	0.3093	1m 11s 843ms	3.1285	0.3911
12	9s 432ms	2.6738	0.2228	1 m 4 s 357 ms	3.4924	0.2910
16	9s 78ms	2.7780	0.1736	$1 \mathrm{m} \ 1 \mathrm{s} \ 139 \mathrm{ms}$	3.6762	0.2298
20	8s 426ms	2.9930	0.1496	58s 757ms	3.8253	0.1913
24	8s 375ms	3.0112	0.1255	58s 621ms	3.8342	0.1598
28	8s 230ms	3.0643	0.1094	57s $669ms$	3.8974	0.1392
32	8s 203ms	3.0744	0.0961	56s 67ms	4.0088	0.1253
36	7s 934ms	3.1786	0.0883	$57s\ 213ms$	3.9285	0.1091
40	9s~585ms	2.6311	0.0658	54s 948ms	4.0904	0.1023
44	9s 512ms	2.6513	0.0603	55s 715ms	4.0341	0.0917
48	9s 534ms	2.6452	0.0551	54s $502ms$	4.1239	0.0859
52	10s 147ms	2.4854	0.0478	55s 304ms	4.0641	0.0782
56	10s 295ms	2.4496	0.0437	54s 57ms	4.1579	0.0742
60	10s 75ms	2.5031	0.0417	53s $661ms$	4.1886	0.0698
64	10s 177ms	2.4780	0.0387	54s 159ms	4.1500	0.0648

A.5 Increasing d until timeout for 1-64 cores, p = 0.01

d	Problem Size	1 Core	16 Cores	32 Cores	48 Cores	64 Cores
	(Elements)	(1 Node)	(1 Node)	(2 Nodes)	(3 Nodes)	(4 Nodes)
2500	6250000	$6s\ 552ms$	1s 859ms	3s 974ms	5s 911ms	5s $567ms$
5000	25000000	25s 234ms	8s 412ms	7s 949ms	11s 629ms	8s 142ms
7500	56250000	56s 154ms	18s 444ms	17s 274ms	18s 28ms	14s 416ms
10000	100000000	1 m 39 s 576 ms	31s 959ms	30s 678ms	26s 471ms	29s 895ms
12500	156250000	2 m 35 s 101 ms	50s 576ms	45s 430ms	40s 419ms	42s 529ms
15000	225000000	3m 44s 801ms	1m 11s 543ms	1m 2s 813ms	56s 98ms	57s 996ms
17500	306250000	5m 4s 816ms	1m 38s 726ms	1m 24s 808ms	$1 \text{m} \ 16 \text{s} \ 225 \text{ms}$	1m 16s 873ms
20000	400000000	6 m 39 s 895 ms	2m 6s 760ms	1m 47s 544ms	1m 36s 847ms	1m 37s 549ms
22500	506250000	Timeout	2m 42s 738ms	2m 15s 975ms	2 m 5 s 643 ms	1m 58s 543ms
25000	625000000	Timeout	3m 18s 213ms	2m 44s 362ms	2 m 31 s 978 ms	2m 25s 799ms
27500	756250000	Timeout	4 m 3 s 95 ms	3m 18s 385ms	3 m 5 s 9 ms	2m 57s 622ms
30000	900000000	Timeout	4m 44s 190ms	3 m 52 s 550 ms	3 m 37 s 376 ms	3m 27s 204ms
32500	1056250000	Timeout	5m 38s 698ms	4m 36s 622ms	4m 15s 270ms	4m 6s 17ms
35000	1225000000	Timeout	6m 26s 794ms	5m 19s 397ms	4 m 51 s 592 ms	4m 41s 424ms
37500	1406250000	Timeout	7m 31s 775ms	6m 7s 474ms	5m 39s 128ms	5m 24s 8ms
40000	1600000000	Timeout	8m 25s 86ms	6m 52s 615ms	6m 18s 391ms	6m 3s 799ms
42500	1806250000	Timeout	10m 7s 186ms	7m 51s 536ms	7m 14s 315ms	6m 57s 435ms
45000	2025000000	Timeout	Timeout	8m 39s 503ms	8m 1s 642ms	7m 41s 298ms
47500	2256250000	Timeout	Timeout	Timeout	Timeout	Timeout

A.6 Speedup and Efficiency for variable problem size on 1-64 cores until serial timeout, p = 0.01

d	Speedup	Efficiency	Speedup	Efficiency	Speedup	Efficiency	Speedup	Efficiency
	(16 Cores)	(16 Cores)	(32 Cores)	(32 Cores)	(48 Cores)	(48 Cores)	(64 Cores)	(64 Cores)
2500	3.52448	0.22028	1.64872	0.05152	1.10844	0.02309	1.1769	0.0184
5000	2.99976	0.18749	3.17449	0.09920	2.16992	0.04521	3.0992	0.0484
7500	3.04457	0.19029	3.25078	0.10159	3.11482	0.06489	3.8953	0.0609
10000	3.11574	0.19473	3.24584	0.10143	3.76170	0.07837	3.3309	0.0520
12500	3.06669	0.19167	3.41407	0.10669	3.83733	0.07994	3.6469	0.0570
15000	3.14218	0.19639	3.57889	0.11184	4.00729	0.08349	3.8761	0.0606
17500	3.08749	0.19297	3.59419	0.11232	3.99890	0.08331	3.9652	0.0620
20000	3.15474	0.19717	3.71843	0.11620	4.12914	0.08602	4.0994	0.0641

A.7 Decreasing p until timeout for 16-64 cores, d = 15000

p	Iterations	16 Cores (1	32 Cores (2	48 Cores (3	64 Cores (4	
		Node)	Nodes)	Nodes)	Nodes)	
0.100000	4	10s 812ms	11s 410ms	11s 37ms	10s 755ms	
0.050000	8	18s 145ms	$17s\ 718ms$	18s 273ms	16s 231ms	
0.010000	37	1m 11s 543ms	$1\mathrm{m}\ 0\mathrm{s}\ 581\mathrm{ms}$	56s 133ms	53s 876ms	
0.005000	73	$2 \mathrm{m} \ 18 \mathrm{s} \ 259 \mathrm{ms}$	$1\mathrm{m}\ 54\mathrm{s}\ 97\mathrm{ms}$	$1m\ 45s\ 55ms$	1m 41s 139ms	
0.001000	360	Timeout	$8m\ 59s\ 277ms$	8m 16s 915ms	7m 55s 18ms	