


Don Miller

# 13/20/22 Homework 06

1)


- a. 5 decoders are necessary
- b. 9 decoders are necessary
- c. 7 mux are necessary
- d. 8 mux are necessary

2)




3)

- a. \* ask Marc about decoders inputs






b.




4)


a.




b.



c.



d.






5)

a. already solved

b.




\* C. The 4-2 binary encoder's inputs are contrary to its input assumptions as binary encoders are one hot encoded, & there are multiple points in the timing diagram where more than one input is high.

6)

	clock	set	reset	Q=1	Q=0
a.	G	S	R	Q	P
	0	0	0	0/1	1/0
	0	0	1	0/1	1/0
	0	1	0	0/1	1/0
	0	1	1	0/1	1/0
	1	0	0	0/1	1/0
	1	0	1	0	1
	1	1	0	1	0
	1	1	1	X	X





\* --- denotes  
undesirable states