



03/26/22 Quiz 7: Dmell

1) Gated D Latch



- $CLK = 1$, $Q = D$
- $CLK = 0$, Q remains unchanged




2) This circuit scales me.



3) Negative Edge Triggered T Flip-Flop



4) Positive Edge Triggered JK Flip Flap



• Kind of confused, in lecture the clock oscillated more often than in this example. However, I will follow the timing diagram from the quiz.