


Dr. Smith

3/20/22 Homework 06

1)


- a. 5 decoders are necessary
- b. 9 decoders are necessary
- c. 7 mux are necessary
- d. 8 mux are necessary

2)




3)


- a. * ask Marat about decodes (invertors, inputs, Σ , Σ , Σ , w_0)




b.




4)




b.



c.




d.



5)

a. already solved

b.




* C. The 4-to-2 binary encoder's inputs are contrary to its input assumptions as binary encoders are one hot encoded, & there are multiple points in the timing diagram where more than one input is high.

6)

clock set reset $\nearrow Q=1$ $\nearrow Q=0$

a.	S	R	Q	P
0	0	0	0/1	1/0
0	0	1	0/1	1/0
0	1	0	0/1	1/0
0	1	1	0/1	1/0
1	0	0	0/1	1/0
1	0	1	0	1
1	1	0	1	0
			X	X



* --- denotes
undesirable states