

Name and Student ID: DmMall 053855830 Lab Section: 1Date: 08/22/22

PRELAB:

- Q1.** Use Figure 1 and the table below to fill in the truth table on the next page.

X ₃	X ₂	X ₁	X ₀	Display
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7

X ₃	X ₂	X ₁	X ₀	Display
1	0	0	0	8
1	0	0	1	9
1	0	1	0	A
1	0	1	1	b
1	1	0	0	C
1	1	0	1	d
1	1	1	0	E
1	1	1	1	F

Lab 5 Answer Sheet

X_3	X_2	X_1	X_0	A	B	C	D	E	F	G
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Lab 5 Answer Sheet

Q2. Write the verilog code for the 7-Segment Display Decoder based on the truth table from Q1. You only need to write the skeleton code (i.e., a code which shows only a rough outline and no unnecessary or repetitive details) below.

```
module seven_seg_decoder(x0,x1,x2,x3,A,B,C,D,E,F,G);
    input x0,x1,x2,x3;
    output A,B,C,D,E,F,G;
    reg t,B,C,D,E,F,G;
    always @((x0 or x1 or x2 or x3))
    begin
        case({x0,x1,x2,x3})
            4'b0000: A='0,B='0,C='0,D='0,E='0,F='0,G='1;
            4'b0001: A='1,B='0,C='0,D='1,E='1,F='1,G='1;
            4'b0010: A='0,B='0,C='1,D='0,E='0,F='1,G='0;
            4'b0011: A='0,B='0,C='0,D='0,E='1,F='1,G='0;
            4'b0100: A='0,B='0,C='1,D='1,E='1,F='0,G='0;
            4'b0101: A='0,B='1,C='0,D='0,E='1,F='0,G='0;
            4'b0110: A='0,B='1,C='0,D='0,E='0,F='0,G='0;
            4'b0111: A='0,B='0,C='0,D='1,E='1,F='1,G='1;
            4'b1000: A='1,B='0,C='0,D='0,E='0,F='0,G='0;
            4'b1001: A='0,B='1,C='0,D='0,E='1,F='0,G='0;
            4'b1010: A='0,B='0,C='1,D='0,E='0,F='0,G='0;
            4'b1011: A='0,B='1,C='0,D='0,E='0,F='0,G='0;
            4'b1100: A='0,B='1,C='1,D='0,E='0,F='0,G='1;
            4'b1101: A='0,B='0,C='1,D='0,E='0,F='1,G='0;
            4'b1110: A='0,B='1,C='1,D='0,E='0,F='0,G='0;
            4'b1111: A='0,B='0,C='1,D='1,E='0,F='0,G='0;
        endcase
    end
endmodule
```

TA Initials: _____

LAB:

3.0 Lab5step0 (seven_seg_decoder)

Hardware demonstrates a good circuit. TA Initials: M.K.S

4.0 Lab5step1

Hardware demonstrates a good circuit. TA Initials: M.K.S