

Name and Std ID: Dan Miller 053855830Lab Section: 1Date: 03/28/22

## PRELAB:


Q1. Read section 2.2 and write the Verilog code for a 4-to-1 multiplexer.

```

module mux4to1 (w0, w1, w2, w3, s, F);
    input w0, w1, w2, w3, s[1:0];
    output F;
    reg F;
    always @ (s[1:0])
    begin
        case ({s[1:0]})
            a'b00: F = w0;
            a'b01: F = w1;
            a'b10: F = w2;
            a'b11: F = w3;
        endcase
    end
endmodule

```

Q2. Design a 4-bit shifter as described in Section 3.1 of the lab description. Sketch the block diagram for your design showing the multiplexers, the inputs, outputs and the selectors to each multiplexer.





## Lab 8 Answer Sheet

**Q3.** Refer to Section 3.1 of the lab description and complete the following table before you come to the lab:

X3	X2	X1	X0	Xc1	Xc2	Xc3	S1	S0	F3	F2	F1	F0
1	0	0	1	1	1	0	0	1	0	0	1	1
1	1	1	0	0	0	0	1	1	0	0	0	0
1	1	1	0	0	1	1	0	0	1	1	1	0
1	1	0	1	0	1	0	1	0	0	1	0	1
1	0	1	1	0	1	1	0	1	0	1	1	0

TA Initials: \_\_\_\_\_

**LAB:**

2.4 Hardware results demonstrate a good circuit. TA Initials: M.K.S.

3.1 ModelSim results demonstrate correct code. TA Initials: M.K.S.