

Devin Amundahl

Lab 2 Answer Sheet

Name and Student ID: Devin Amundahl 053855830 Lab Section: 1
Date: 1/31/22

PRELAB:

Q1. Read section 3.0 and fill in the truth table below for *lab2step1*. Then use it to construct the SOP expression and draw the resulting circuit using logic gates.


A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

SOP Logic Expression:

$$\overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C}$$

Circuit Diagram:

$$\begin{aligned} &\Rightarrow \overline{B}\overline{C}(A + \overline{A}) + A\overline{B}\overline{C} \Rightarrow \overline{B}\overline{C}(1) + A\overline{B}\overline{C} \\ &\Rightarrow \overline{B}\overline{C} + A\overline{B}\overline{C} \Rightarrow (\overline{B} + A) \cdot \overline{C} \Rightarrow (A + \overline{B}) \cdot \overline{C} \\ &\Rightarrow (B + A) \cdot \overline{C} \Rightarrow (A + B) \cdot \overline{C} \end{aligned}$$



TA Initials: _____

Lab 2 Answer Sheet

Q2. Read section 4.0 and fill in the truth table below for *lab2step2*. Then use it to construct the SOP expression and draw the resulting circuit using logic gates.


Cabbage	Goat	Wolf	Alarm
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

SOP Logic Expression: $\overline{C}\overline{G}\overline{W} + \overline{C}\overline{G}W + \overline{C}G\overline{W} + C\overline{G}\overline{W} + CG\overline{W} + CGW$

$\Rightarrow \overline{C}\overline{G}(\overline{W} + W) + G\overline{W}(\overline{C} + C) + C\overline{W}(\overline{G} + G)$

Circuit Diagram:

$\Rightarrow \overline{C}\overline{G} + G\overline{W} + C\overline{W}$



TA Initials: _____

LAB:

3.0 Hardware results demonstrate a correct circuit. TA Initials: M.K.S

4.0 Hardware results demonstrate a correct circuit. TA Initials: M.K.S