


NUMBER CONVERSIONS:

- Decimal to any other base:
 - Divide by the 'base' and keep track of the remainder.
 - Let the remainders topple over to the right. I.E. -> Start writing from the bottom.
- Any base to decimal:
 - Take the value times the base to the corresponding power; the power of 0 starts from the right.
- Any base other than decimal to binary:
 - Convert to decimal and then convert.
 - For octal, each number is represented by THREE binary digits.
 - For hexadecimal, each number is represented by FOUR binary digits.
- Hexadecimal to octal:
 - Write each digit of hexadecimal in binary, then split each four digit-binary to three digit binary -> octal.

BOOLEAN ALGEBRA LAWS AND THEOREMS:

- | | |
|---|------------|
| • $x \cdot y = \bar{x} + \bar{y}$ | DUALITY |
| • $x + y = \bar{x} \cdot \bar{y}$ | DUALITY |
| • $x \cdot 1 = x$ | |
| • $x + 1 = 1$ | |
| • $x \cdot 0 = 0$ | |
| • $x + 0 = x$ | |
| • $x \cdot x = x$ | |
| • $x + x = x$ | |
| • $x \cdot (x + y) = x$ | ABSORPTION |
| • $x + x \cdot y = x$ | ABSORPTION |
| • $x \cdot y + x \cdot \bar{y} = x$ | COMBINING |
| • $(x + y) \cdot (x + \bar{y}) = x$ | COMBINING |
| • $\overline{x \cdot y} = \bar{x} + \bar{y}$ | DEMOGRAN'S |
| • $\overline{x + y} = \bar{x} \cdot \bar{y}$ | DEMOGRAN'S |
| • $x + \bar{x} \cdot y = x + y$ | |
| • $x \cdot (\bar{x} + y) = x \cdot y$ | |
| • $x \cdot y + y \cdot z + \bar{x} \cdot z = x \cdot y + \bar{x} \cdot z$ | CONSENSUS |
| • $(x + y) \cdot (y + z) \cdot (\bar{x} + z) = (x + y) \cdot (\bar{x} + z)$ | CONSENSUS |


VENN DIAGRAMS:




(a) Constant 1




(b) Constant 0



(c) Variable x



(d) \bar{x}



	A	B	C	F
m_0	0	0	0	0
m_1	0	0	1	0
m_2	0	1	0	0
m_3	0	1	1	1
m_4	1	0	0	1
m_5	1	0	1	1
m_6	1	1	0	0
m_7	1	1	1	1

- AND - combining only INTERSECTING 'filled' portions..
- OR - combining all 'filled' portions.

TRUTH TABLE & K-MAP TEMPLATES:

x_1	x_2	
0	0	m_0
0	1	m_1
1	0	m_2
1	1	m_3

		x_1	
		0	1
x_2	0	m_0	m_2
	1	m_1	m_3

x_1	x_2	x_3	
0	0	0	m_0
0	0	1	m_1
0	1	0	m_2
0	1	1	m_3
1	0	0	m_4
1	0	1	m_5
1	1	0	m_6
1	1	1	m_7

		$x_1 x_2$			
		00	01	11	10
x_3	0	m_0	m_2	m_6	m_4
	1	m_1	m_3	m_7	m_5

(b) Karnaugh map

x_1	x_2	x_3	x_4	
0	0	0	0	m_0
0	0	0	1	m_1
0	0	1	0	m_2
0	0	1	1	m_3
0	1	0	0	m_4
0	1	0	1	m_5
0	1	1	0	m_6
0	1	1	1	m_7
1	0	0	0	m_8
1	0	0	1	m_9
1	0	1	0	m_{10}
1	0	1	1	m_{11}
1	1	0	0	m_{12}
1	1	0	1	m_{13}
1	1	1	0	m_{14}
1	1	1	1	m_{15}


		$x_1 x_2$			
		00	01	11	10
$x_3 x_4$	00	m_0	m_4	m_{12}	m_8
	01	m_1	m_5	m_{13}	m_9
	11	m_3	m_7	m_{15}	m_{11}
	10	m_2	m_6	m_{14}	m_{10}

COST:

- Count the number of the gates.
- Count all wires to the gates (including NOT gates)..

NAND AND NOR GATES:

- NAND - SOP; just replace normal gates with NAND gates.
- NOR - POS; just replace normal gates with NOR gates.



VERILOG:

- Verilog HDL and VHDL are different hardware description languages.
- AND (&), OR (|), NOT (~), XOR (^).
- Ex)

```
module question4(x1, x2, x3, x4, f);
```

```
    input x1, x2, x3, x4;
```

```
    output f;
```

```
    assign a = x1 & x2;
```

```
    assign b = ~x3 & ~x4;
```

```
    assign f = a | b;
```


```
endmodule
```

JOINT OPTIMIZATION:


- When given two K-maps, prioritize similar implicants so gates can be reused.

MULTIPLEXERS:

- 2-to-1, 4-to-1, '8-to-1'.
- Number of select lines = Number of inputs = 2^x
- 2-to-1:




AND THEN IN CIRCUIT FORM: $\bar{s} \cdot x_1 + s \cdot x_2$




(b) Circuit


- 4-to-1



OR



- 8-to-1



OR

