

Name and Student ID: Devon Andahl 053855830 Lab Section: 1
 Date: 1/31/22


PRELAB:

Q1. Read section 3.0 and fill in the truth table below for *lab2step1*. Then use it to construct the SOP expression and draw the resulting circuit using logic gates.

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

SOP Logic Expression: $\overline{ABC} + \overline{AB}\overline{C} + \overline{A}\overline{B}\overline{C}$
 $\Rightarrow B\overline{C}(A + \overline{A}) + A\overline{B}\overline{C} \Rightarrow B\overline{C}(1) + A\overline{B}\overline{C}$
 $\Rightarrow B\overline{C} + A\overline{B}\overline{C} \Rightarrow (B + (\overline{B} \cdot A)) \cdot C \Rightarrow (B + A) \cdot C$
 $\Rightarrow (B + A) \cdot \overline{C} \Rightarrow (A + B) \cdot \overline{C}$

Circuit Diagram:




TA Initials: _____

Q2. Read section 4.0 and fill in the truth table below for *lab2step2*. Then use it to construct the SOP expression and draw the resulting circuit using logic gates.

Cabbage	Goat	Wolf	Alarm
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

SOP Logic Expression: $\overline{C}\overline{G}\overline{W} + \overline{C}\overline{G}W + \overline{C}GW + C\overline{G}\overline{W} + C\overline{G}W + CGW$
 $\Rightarrow \overline{C}\overline{G}(\overline{W}+W) + GW(\overline{C}+C) + C\overline{G}(\overline{G}+G)$
 Circuit Diagram: $\Rightarrow \overline{C}\overline{G} + GW + CW$



TA Initials: _____

LAB:

3.0 Hardware results demonstrate a correct circuit. TA Initials: _____

4.0 Hardware results demonstrate a correct circuit. TA Initials: _____