

Compilation for cyber-security in embedded systems

Workshop SERTIF

Damien Couroussé
CEA – LIST / LIALP; Grenoble Université Alpes
damien.courousse@cea.fr

PHYSICAL ATTACKS



Typology of attacks

Cryptanalysis

Out of our scope

Passive attacks. side channel attacks

Observations: power, electro-magnetic, execution time, temperature, etc.

Active attacks. fault attacks

Over/under voltage, laser, ion beam, EM, clock glitches...

Reverse engineering

Hardware inspection: mechanical or chemical etching, scope observation... Software inspection: debug, memory dumps, code analysis... Using physical attacks: SCARE, FIRE...

Logical attacks


Not (yet) considered

Real world attacks are different from research literature

- First step. Global analysis, calibration of the attack bench(es), identification of weaknesses
- **Second step.** The textbook attack: a focused attack on a known weakness




FROM THE IDEA TO A PRODUCT: A DETAILED PLAN



STATIC COMPILATION OF PROTECTIONS AGAINST FAULT ATTACKS



AUTOMATED APPLICATION OF COUNTERMEASURES WITH STATIC COMPILATION



- ✓ Access to program's semantics (e.g. secret variable)
- Security properties are not guaranteed, post compilation
- Corollary: can lead to bigger overheads



← our approach

- ✓ Access to program semantics
- ✓ Control over machine code
- ✓ Benefit from compiler optimisations
- Implementation within the compiler is difficult

Assembly approach

Binary code



- ✓ Naturally fits to low-level / machine code protection schemes
- × (Re-)construction of a program representation is difficult
- Mostly ad hoc protection schemes



COMPILATION OF A COUNTERMEASURE AGAINST INSTRUCTION SKIP FAULT ATTACKS

- Attack model: faults, instruction skip
- Protection model: instruction redundancy
 - Formally verified countermeasure model [Moro et al., 2014]


Platform

STM32 F100: ARM Cortex-M3

Frequency: 24 MHZ


Instruction Set: Thumb2

Workflow






INSTRUCTION DUPLICATION SCHEME



"An instruction is idempotent when it can be **re-executed** several times with always the same result"

Example



Issues


- How to find a free register at the assembly code level?
 - [Barenghi et al. 2010]: ad hoc implementation. the number of free registers is known for their implemented AES
 - [Moro et al. 2014]: use of the scratch register r12

Overhead:

- \blacksquare At least \times **4** for each instruction
- [Moro et al. 2014] Reported × 14 for the ARM instruction: umlal



INSTRUCTION DUPLICATION WITH LLVM



- Instruction selection
 - Force three-operands instructions
- Register allocation
 - Force the use of different registers for source and destination operands

add r0, r0, r1
$$\Rightarrow$$
 add r2, r0, r1

- Transformation passes
 - Transformation of non-idempotent instructions into a sequence of idempotent ones
- Instruction duplication
 - Straightforward. Could (should?) be executed after instruction scheduling



COMPILATION OF A COUNTERMEASURE AGAINST INSTRUCTION SKIP FAULT ATTACKS

- Attack model: faults, instruction skip
- Protection model: instruction redundancy
 - Formally verified countermeasure model [Moro et al., 2014]

Platform

STM32 F100: ARM Cortex-M3

Frequency: 24 MHZ

Instruction Set: Thumb2

Experimental results for AES

	Opt. level	Unprotected		Protected		Overhead		Moro et al [3]	
		exec. time	size	exec. time	size	exec. time	\mathbf{size}	exec. time	size
Moro et al.'s AES	-O0	17940	1736	29796	3960	×1.66	$\times 2.28$		
	-O1	9814	1296	18922	2936	×1.92	$\times 2.26$		
	-O2	5256	1936	9934	4184	×1.89	$\times 2.16$	$\times 2.14$	$\times 3.02$
	-O3	5256	1936	9934	4184	×1.89	$\times 2.16$		
	-Os	7969	1388	16084	3070	$\times 2.02$	$\times 2.21$		
MiBench AES	-O0	1890	6140	3502	13012	×1.85	$\times 2.12$		
	-O1	1226	3120	2172	7540	×1.77	$\times 2.42$		
	-O2	1142	3120	2111	7540	$\times 1.85$	$\times 2.42$	$\times 2.86$	$\times 2.90$
	-O3	1142	3120	2111	7540	$\times 1.85$	$\times 2.42$		
	-Os	1144	3116	2111	7512	$\times 1.85$	$\times 2.41$		

T. Barry, D. Couroussé, and B. Robisson "Compilation of a Countermeasure Against Instruction-Skip Fault Attacks," in Proceedings of the Third Workshop on Cryptography and Security in Computing Systems (CS2), 2016.

DYNAMIC PROTECTION: CODE POLYMORPHISM




COGITO:

POLYMORPHIC RUNTIME CODE GENERATION

Definition

Regularly changing the behavior of a (secured) component, at runtime, while maintaining unchanged its functional properties, with runtime code generation





COGITO:


POLYMORPHIC RUNTIME CODE GENERATION

Definition

- Regularly changing the behavior of a (secured) component, at runtime, while maintaining unchanged its functional properties, with runtime code generation
- Protection against physical attacks: side channel & fault attacks
 - polymorphism changes the spatial and temporal properties of the secured code
 - Compatible with State-of-the-Art HW & SW Countermeasures
- Protection against reverse engineering of SW
 - the secured code is not available before runtime
 - \blacksquare the secured code regularly changes its form (code generation interval ω)
- deGoal: runtime code generation for embedded systems
 - **—** fast code generation, tiny memory footprint




ILLUSTRATION







Ceatech IMPACT OF POLYMORPHISM ON 1st ORDER CPA






IMPACT OF POLYMORPHISM ON CPA

Effect of the code generation interval

Reference implementation

best wrong key 80.0% confidence interval for the correc 80.0% confidence interval for the best wrong key distinguish threshold 0.8 Peak correlation coefficient
O
O
O
9 0.2 50 100 150 200 Number of traces

Polymorphic version, code generation intervall: **500**




Distinguish threshold = 39 traces

Distinguish threshold = 89 traces




IMPACT OF POLYMORPHISM ON CPA

Polymorphic version code generation interval: **20**



Polymorphic version, code generation intervall: **500**




Distinguish threshold > 10000 traces

Distinguish threshold = 89 traces




IMPLEMENTATION

Reference version:



Polymorphic version, with COGITO:





POLYMORPHIC SUBBYTES: FIRST IMPLEMENTATION

AES SubBytes: polymorphic loop

```
void subBytes compilette(cdg insn t* code, const byte* sbox addr, unsigned char* state addr)
    #Г
        Begin code Prelude
        Type uint32 int 32
        Alloc uint32 rstate, rstatei, rsbox, rsboxi, i
       mv rsbox, #((unsigned int)sbox addr)
       noise load setup rsbox, #(256)
       mv rstate, #((unsigned int)state addr)
    1#
    /* insert [0; 32[ noise instructions */
    cdg gennoise ((((PRELUDE NOISE LEVEL - 1) << 4) & cdg rand()) >> 4);
    # [
        mv i, #(0)
        loop:
            lb rstatei, rstate, i
                                      //statei = state[i]
            lb rsboxi, rsbox, rstatei //sboxi = sbox[statei]
                                       //state[i] = sboxi
            sb rstate, i, rsboxi
                                                                        Side channel leakage of key data
            add i, i, \#(1)
            bneq loop, i, \#(16)
        rt.n
        End
    1#;
```



SUBBYTES:

SAMPLES OF GENERATED MACHINE CODE

Reference version

movw movt movw movt movs ldrb ldrb strb addw cmp bne.n ldmia.w	sp!, {r4, r7} r2, #33380 r2, #2049 r0, #44 r0, #8192 r4, #0 r1, [r0, r4] // statei = state[i] r3, [r2, r1] // sboxi = sbox[statei] r3, [r0, r4] // state[i] = sboxi r4, r4, #1 r4, #16 0x20000852 sp!, {r4, r7}

Random register allocation Instruction substitution Insertion of noise instructions Instruction shuffling No code suppression

Polymorphic instances


stmdb	sp!, {r5, r6, r7,	ა8 ეო 9 ხ r10, r11	L,s l ø}, {r4, r5, r6, r7	7,st9n,d1b0, r11, l	r}sp!, {r4, r5, r6, r7,
movw	r12, #58220	movw	r12, #58220	movw	lr, #58220
movt	r12, #2049	movt	r12, #2049	movt	lr, #2049
movw	r2, #64	movw	lr, #0	subs	r2, r2, r2
subs	r3, r3, r3	movw	r5, #64	movw	r8, #64
movt	r2, #8192	movt	r5, #8192	subs	r2, r2, r2
subs	r3, r3, r3	ldr.w	r0, [r12, #128]	movt	r8, #8192
eor.w	r3, r3, r12	eor.w	r0, r0, r12	subs	r2, r2, r2
ldr.w	r3, [r12, #43]	eor.w	r0, r0, r12	eor.w	r2, r2, lr
eor.w	r3, r3, r12	adds	r0, r0, r0	ldr.w	r2, [lr, #152]
movw	r9, #0	adds	r0, r0, r0	ldr.w	r2, [lr, #250]
eor.w	r10, r10, r12	adds	r0, r0, r0	subs	r2, r2, r2
add.w	r10, r10, r10	adds	r0, r0, r0	subs	r2, r2, r2
sub.w	r10, r10, r10	ldrb.w	r2, [r5, lr]	ldr.w	r2, [lr, #123]
ldr.w	r3, [r12, #207]	ldrb.w	r11, [r12, r2]	ldr.w	r2, [lr, #158]
eor.w	r10, r10, r12	strb.w	r11, [r5, lr]	eor.w	r2, r2, lr
eor.w	r10, r10, r12	movs	r7, #16	subs	r2, r2, r2
add.w	r10, r10, r10	addw	lr, lr, #1	movs	r5, #0
ldrb.w	r0, [r2, r9]	cmp	lr, r7	eor.w	r2, r2, lr
movs	r7, #16	bne.n	0x2000087c <tm< td=""><td>plo69449+44></td><td>r2, [lr, #245]</td></tm<>	plo69449+44>	r2, [lr, #245]
ldrb.w	r11, [r12, r0]	ldmia.w	sp!, {r4, r5, r6, r7	7,ar⊕ds10, r11, l	r}r2, r2, r2
strb.w	r11, [r2, r9]	bx	lr	ldrb.w	r0, [r8, r5]
addw	r9, r9, #1			eor.w	r2, r2, lr
cmp	r9, r7			eor.w	r2, r2, lr
bne.n	0x20000894 <	tmp.6949+68>		eor.w	r2, r2, lr
ldmia.w	sp!, {r5, r6, r7, r8, r9, r10, r11, lr}			ldrb.w	r4, [lr, r0]
bx	Ir			subs	r2, r2, r2
				strb.w	r4, [r8, r5]
				subs	r2, r2, r2 20



TIME DISPERSI

AES SubBytes: polymorphic loop

```
void subBytes compilette(cdg insn t* code, const byte*
    #[
        Begin code Prelude
        Type uint32 int 32
        Alloc uint32 rstate, rstatei, rsbox, rsboxi, i
        mv rsbox, #((unsigned int)sbox addr)
        noise load setup rsbox, #(256)
        mv rstate, #((unsigned int)state addr)
    1#
    /* insert [0; 32[ noise instructions */
    cdg_gennoise_((((PRELUDE_NOISE_LEVEL - 1) << 4) & cdg \stackrel{\text{\tiny w}}{=} 0.014
    # [
        mv i, #(0)
                                      loop:
            lb rstatei, rstate, i
            lb rsboxi, rsbox, rstatei //sboxi = sbox[sta 5 0.008
            sb rstate, i, rsboxi
            add i, i, \#(1)
            bneq loop, i, \#(16)
        rtn
        End
    1#;
```



0.000

2000

4000

6000

Execution time in samples

8000

10000



TIME DISPERSION OF THE LEAKAGE POINT

AES SubBytes: polymorphic loop + shuffling

```
void subBytes compilette(cdg insn t* code, const byte* sbox addr, unsigned char* state addr)
{
  #[
    Begin code Prelude
    Type uint32 int 32
    Alloc uint32 rstate, rstatei, rsbox, rsboxi, i
    mv rsbox, #((unsigned int)sbox addr)
    noise load setup rsbox, #(256)
    mv rstate, #((unsigned int)state addr)
  1#
  /* insert [0; 32[ noise instructions */
  cdg gennoise ((((PRELUDE NOISE LEVEL - 1) << 4) & cdg rand()) >> 4);
  int indices[SBOX INDICES LEN];
  init and permute table (indices, SBOX INDICES LEN);
  for(i=0; i<16; i++) {
   #[
      Alloc uint32 rstatei, rsboxi
      lb rsboxi, rsbox, rstatei
                                          //sboxi = sbox[statei]
      sb rstate, #(indices[i]), rsboxi
                                          //state[i] = sboxi
      Free rstatei, rsboxi
    ]#
```



SUBBYTES:

SAMPLES OF GENERATED MACHINE CODE

Reference version

sp!, {r4, r7} stmdb r2, #33380 movw r2, #2049 movt r0, #44 movw movt r0, #8192 r4, #0 movs ldrb r1, [r0, r4] r3, [r2, r1] ldrb strb r3, [r0, r4] addw r4, r4, #1 cmp r4, #16 0x20000852 bne.n ldmia.w sp!, {r4, r7} bx

New reference version, unrolled

stmdb	sp!, {r7}
movw	r1, #7723
movt	r1, #2048
movw	r0, #44
movt	r0, #8192
ldrb	r3, [r0, #0]
ldrb	r2, [r1, r3]
strb	r2, [r0, #0]
ldrb	r3, [r0, #1]
ldrb	r2, [r1, r3]
strb	r2, [r0, #1]
ldrb	r3, [r0, #2]
ldrb	r2, [r1, r3]
strb	r2, [r0, #2]
ldrb	r3, [r0, #3]
ldrb	r2, [r1, r3]
strb	r2, [r0, #3]
ldrb	r3, [r0, #4]
ldrb	r2, [r1, r3]
strb	r2, [r0, #4]
ldrb	r3, [r0, #5]
ldrb	r2, [r1, r3]
strb	r2, [r0, #5]
ldrb	r3, [r0, #6]
ldrb	r2, [r1, r3]
strb	r2, [r0, #6]
ldrb	r3, [r0, #7]
ldrb	r2, [r1, r3]
strb	r2, [r0, #7]

Polymorphic instance

stmdb movw	sp!, {r4, r5, r6, r7, r8, r9, r10, r11, lr} r4, #52988 ; 0xcefc
movt	r4, #2049 ; 0x801
ldr.w	r2, [r4, #193] ; 0xc1
movw	r0, #64 ; 0x40
ldr.w	r2, [r4, #159] ; 0x9f
movt	r0, #8192 ; 0x2000
subs	r2, r2, r2
ldr.w	r2, [r4, #125] ; 0x7d
ldr.w	r2, [r4, #92] ; 0x5c
eor.w	r2, r2, r4
ldr.w	r2, [r4, #118] ; 0x76
ldr.w	r2, [r4, #192] ; 0xc0
adds	r2, r2, r2
adds	r2, r2, r2
ldr.w	r2, [r4, #245] ;0xf5
eor.w	r2, r2, r4
adds	r2, r2, r2
subs	r2, r2, r2
ldrb.w	r12, [r0, #14]
subs	r2, r2, r2
adds	r2, r2, r2
ldrb.w	r5, [r4, r12]
strb	r5, [r0, #14]
ldrb.w	r9, [r0]
ldrb.w	r12, [r4, r9]
strb.w	r12, [r0]
ldrb.w	r8, [r0, #7]



TIME DISPERSION OF THE LEAKAGE POINT

AES SubBytes: polymorphic loop

+ shuffling

```
void subBytes compilette(cdg insn t* code, const byte* sbox addr, unsigned char* state addr)
{
                                                                    0.07
  #[
    Begin code Prelude
                                                                 of the execution time
                                                                   0.06
    Type uint32 int 32
    Alloc uint32 rstate, rstatei, rsbox, rsboxi, i
                                                                    0.05
    mv rsbox, #((unsigned int)sbox addr)
    noise load setup rsbox, #(256)
                                                                   0.04
    mv rstate, #((unsigned int)state addr)
  1#
                                                                   0.012
  /* insert [0; 32[ noise instructions */
  cdg_gennoise_((((PRELUDE_NOISE_LEVEL - 1) << 4) & cdg_ & =
  int indices[SBOX INDICES LEN];
  init and permute table (indices, SBOX INDICES LEN);
                                                                   0.008
  for(i=0; i<16; i++) {
    # [
      Alloc uint32 rstatei, rsboxi
                                                                  0.006
                                                                Normalised distribution
      lb rsboxi, rsbox, rstatei
                                               //sboxi = sbox
      sb rstate, #(indices[i]), rsboxi
                                                //state[i] =
                                                                  0.004
      Free rstatei, rsboxi
    ]#
                                                                  0.002
                                                                   0.000
                                                                                2000
                                                                                            4000
                                                                                                       6000
                                                                                                                  8000
                                                                                                                            10000
                                                                                         Execution time in samples
```



Polymorphism is a hiding countermeasure

- **The leakage instruction:**
 - is not modified as compared to the same instruction in the reference version (for eval purposes)
- Unprotected AES: N < 50 traces => Polymorphic: N > 1000000 traces
 - But data leakage is still available in the traces

... compatible with masking

Compilation for cyber-security in embedded systems

Damien Couroussé
CEA – LIST / LIALP; Grenoble Université Alpes
damien.courousse@cea.fr