

Compilation pour la cyber-sécurité des systèmes embarqués

Cyber in Bretagne – Rennes 2016 – 07 – 05

Damien Couroussé, CEA – LIST / LIALP; Grenoble Université Alpes damien.courousse@cea.fr





CEA TECH DACLE









List Saclay

DACLE

Architectures, IC Design & Embedded Software Division

300 members
160 permanent
researchers

60 PhD students & postdocs

> 150 scientific papers per year


45 patents per year



Digital design



Programming



Analog & MEMs



Signal processing



Imaging



Test





LIALP

One team on code generation for performance & cybersecurity

- Runtime code generation
 - —deGoal Code specialisation with runtime code generation
 - COGITO Code polymorphism for security in embedded components
- Compilation of countermeasures with LLVM

PRÉAMBULE



- Il ne s'agit pas d'un cours de compilation
- Plan de la présentation
 - Structure, droits et devoirs du compilateur
 - Pourquoi il ne faut pas accorder (trop) de confiance au compilateur
 - **Exemples** de protections contre les fautes et le side channel
 - Comment produire (quand même) du code sécurisé
- Don't try this at home! Or even at work!
- Cette présentation est illustrée avec des exemples naïfs, qui ont pour seul but d'illustrer mes propos.





BESTIARY OF EMBEDDED SYSTEMS

... IN NEED FOR SECURITY CAPABILITES



Smart Card









... And many other things









Security

Smart Card



IoT Node Sensor


Product

Performance

(execution time, energy consumption)



CYBER-PHYSICAL ATTACKS




Courtesy of Sylvain Guilley, Télécom ParisTech - Secure-IC

COMPILATION?




DU CONCEPT AU PRODUIT : PLAN DÉTAILLÉ






DU CONCEPT AU PRODUIT : LA VRAIE VIE



ARCHITECTURE DE COMPILATION MODERNE : LE MODÈLE LLVM



Ceatech



TURING AWARD LECTURE

Reflections on Trusting Trust

To what extent should one trust a statement that a program is free of Trojan horses? Perhaps it is more important to trust the people who wrote the software.

Communications of the ACM August 1984, vol 28 number 8

KEN THOMPSON

INTRODUCTION

I thank the ACM for this award. I can't help but feel that I am receiving this honor for timing and serendipity as much as technical merit. UNIX¹ swept into popularity with an industry-wide change from central mainframes to autonomous minis. I suspect that Daniel Bobrow [1] would be here instead of me if he could not afford a PDP-10 and had had to "settle" for a PDP-11. Moreover, the current state of UNIX is the result of the labors of a large number of people.


There is an old adage, "Dance with the one that brought you," which means that I should talk about programs. I would like to present to you the cutest program I ever wrote. I will do this in three stages and try to bring it together at the end.

STAGE I


In college, before video games, we would amuse ourselves by posing programming exercises. One of the favorites was to write the shortest self-reproducing program. Since this is an exercise divorced from reality, the usual vehicle was FORTRAN. Actually, FORTRAN was the language of choice for the same reason that



REFLECTIONS ON TRUSTING TRUST. INSERTION SILENCIEUSE DE TROJANS




Compilateur étage 1:





REFLECTIONS ON TRUSTING TRUST. INSERTION SILENCIEUSE DE TROJANS



COMPILATION CLASSIQUE ET IMPACT SUR LA SÉCURITÉ

(FAUT-IL FAIRE CONFIANCE AU COMPILATEUR ?)

Ceatech

DEVOIRS D'UN COMPILATEUR

Devoirs

- Garantir l'équivalence fonctionnelle prog. source -> prog. machine
 - « fonctionnel »/« fonctionnalité » est un terme vague et difficile à décrire
 - Effets de bords?
 - Déterminisme temporel pour le temps réel ?
 - Évaluation paresseuse ?
 - Pas de garantie formelle,
 - Quelques exceptions, par exemple CompCert.
 - Pas d'exactitude (correctness) par construction (en tout cas pas en C)
 - Encore faut-il que le programme écrit par le développeur soit correct...

Objectif: optimiser un ou plusieurs critères de performance

- Temps d'exécution
- Ressources: taille du programme
- Énergie, consommation électrique, puissance
- Il n'existe pas de critère complet pour l'optimalité ou la convergence
 - Nature de l'algorithme
 - Architecture / micro-architecture
 - Données

Ceatech

DROITS D'UN COMPILATEUR

Droits

- Réorganiser le programme cible, en respectant la sémantique du programme décrite par le développeur
 - opérations machines, blocs de base
- Choix de la meilleure traduction code source --> code machine
- Ne pas conserver tout le code écrit par le développeur (s'il ne participe pas au calcul du résultat final)

Quelques Passes d'optimisation:

- dead code elimination
- global value numbering
- common-subexpression elimination
- strength reduction
- loop strength reduction, loop simplification, loop-invariant code motion
- Etc.

• LLVM's Analysis and Transform Passes, le 30/06/2016

- 40 passes d'analyse
- 56 passes de transformation
- 10 passes utilitaires
- ... backends, etc.

COMPILATION CLASSIQUE ET IMPACT SUR LA SÉCURITÉ

ATTAQUES EN FAUTES





int main(void)

size t i;

pin[i] = i;

for (i=0; i<SIZE OF PIN; i++) {

```
Compilation en –00:
typedef uint32 t bool t;
typedef uint8 t byte t;
                                                              Dump of assembler code for function verify:
                                                                 0 \times 0000084e4 <+0>:
                                                                                            push {r11}
                                                                                                                         ; (str r11, [sp, #-4
#define true OxAA
                                                                 0 \times 0000084e8 < +4>:
                                                                                            add r11, sp, #0
#define false 0x66
                                                                 0x000084ec <+8>:
                                                                                            sub sp, sp, #28
#define SIZE OF PIN 4
                                                                 0x000084f0 <+12>:
                                                                                            str r0, [r11, #-24]
                                                                 0 \times 0000084f4 < +16>:
                                                                                            mov r3, #102
                                                                                                                         : 0x66
byte t pin[SIZE OF PIN]; // is initialized elsewhere
                                                                 0x000084f8 <+20>:
                                                                                            str r3, [r11, #-12]
byte t user[SIZE OF PIN];
                                                                 0 \times 0000084 fc < +24>:
                                                                                            mov r3, #102
                                                                                                                         : 0x66
                                                                 0x00008500 <+28>:
                                                                                            str r3, [r11, #-16]
bool t verify(byte t buffer[SIZE OF PIN])
                                                                 0 \times 000008504 < +32 > :
                                                                                            mov r3, #0
  size t i:
                                                                 0 \times 000008508 < +36 > :
                                                                                            str r3, [r11, #-8]
  bool t diff = false;
                                                                 0x0000850c <+40>:
                                                                                            b 0x854c <verify+104>
                                                                 0 \times 000008510 < +44>:
                                                                                            ldr r2, [r11, #-24]
  bool t status = false;
                                                                 0 \times 000008514 < +48 > :
                                                                                            ldr r3, [r11, #-8]
  for (i=0; i<SIZE OF PIN; i++) {
                                                                 0x00008518 <+52>:
                                                                                            add r3, r2, r3
    if (buffer[i] != pin[i]) {
                                                                 0x0000851c <+56>:
                                                                                            ldrb r2, [r3]
       diff = true;
                                                                 0 \times 000008520 < +60>:
                                                                                            ldr r1, [pc, #100]
                                                                                                                         ; 0x858c <verify+168
  if ((SIZE OF PIN == i) && (false == diff)
                                                      Extrait du manuel gcc:
    status = true;
                                                      -O0: This level (that is the letter "O" followed by a zero) turns
  return status;
```

-O0: This level (that is the letter "O" followed by a zero) turns off optimization entirely and is the default if no -O level is specified in CFLAGS or CXXFLAGS. This reduces compilation time and can improve debugging info, but some applications will not work properly without optimization enabled. This option is not recommended except for debugging purposes.





```
typedef uint32 t bool t;
typedef uint8 t byte t;
#define true OxAA
#define false 0x66
#define SIZE OF PIN 4
byte t pin[SIZE OF PIN]; // is initialized elsewhere
byte t user[SIZE OF PIN];
bool t verify(byte t buffer[SIZE OF PIN])
  size t i;
  bool t diff = false;
  bool t status = false;
  for (i=0: i<SIZE OF PIN: i++) {
    if (buffer[i] != pin[i]) {
      diff = true;
 if ((SIZE OF PIN == i) && (false == diff)) { |#2
    status = true;
  return status;
int main(void)
   size t i;
  for (i=0; i < SIZE OF PIN; i++) {
    pin[i] = i;
```

Compilation en -Os:

```
Dump of assembler code for function verify:
   0 \times 000008518 < +0>:
                                 push
                                                 {r4, lr}
   0x0000851c <+4>:
                                 ldr
                                                 r4, [pc, #48] ; 0x8554 <verify+60>
   0 \times 000008520 <+8>:
                                                 r2, #102
                                                                  ; 0x66
                                 mov
   0x00008524 <+12>:
                                                 r3, #0
                                 mov
   0x00008528 <+16>:
                                 ldrb
                                                 r12, [r0, r3] ; r12 <- buffer[i]
   0x0000852c <+20>:
                                 ldrb
                                                 r1, [r3, r4] ; r1 <- pin[i]
                                                 r3, r3, #1
                                                                  ; i <- i+1
   0 \times 000008530 < +24 > :
                                 add
   0x00008534 <+28>:
                                                 r12, r1
                                                                  ; r12 ?= r1
                                 cmp
   0x00008538 <+32>:
                                                 r2, #170
                                 movne
                                                                  ; 0xaa
   0x0000853c <+36>:
                                                 r3, #4
   0x00008540 <+40>:
                                                 0x8528 <verify+16>
                                 bne
   0x00008544 <+44>:
                                                 r2, #102
                                                                  ; 0x66
                                 cmp
   0×00008548 <+48>:
                                                 r0, #170
                                                                  ; 0xaa
                                 moveq
   0x0000854c <+52>:
                                 movne
                                                 r0, #102
                                                                  ; 0x66
   0x00008550 <+56>:
                                                 {r4, pc}
                                 pop
   0 \times 000008554 < +60>:
                                                 r0, r1, r9, ror #14
                                 andeq
End of assembler dump.
```

Il manque déjà un test!!! Lequel ?





```
typedef uint32 t bool t;
typedef uint8 t byte t;
#define true OxAA
#define false 0x66
#define SIZE OF PIN 4
byte t pin[SIZE OF PIN]; // is initialized elsewhere
byte t user[SIZE OF PIN];
bool t verify(byte t buffer[SIZE OF PIN])
  size t i:
  bool t diff = false;
  bool t status = false;
  for (i=0; i<SIZE OF PIN; i++) {
    if (buffer[i] != pin[i]) {
      diff = true;
  if ((SIZE OF PIN == i) && (false == diff)) {
    status = true;
  return diff;
int main(void)
   size t i;
  for (i=0; i<SIZE OF PIN; i++) {
    pin[i] = i:
  return verify(user);
```

Compilation en -O3:

End of assembler dump.

```
Dump of assembler code for function verify:
   0x00008504 <+0>: ldr r3, [pc, #100]
                                                           r3 <- pin[]
   0x00008508 < +4>: push {r4, r5}
   0x0000850c <+8>: ldrb r2, [r0]
                                                          r2 <- user[0]
   0x00008510 <+12>: ldrb r12, [r3]
                                                          r12 <- pin[0]
   0 \times 000008514 < +16>: ldrb r1, [r0, #1]
                                                           r1 <- user[1]
   0x00008518 <+20>: ldrb r5, [r3, #1]
                                                          r5 <- user[1]
   0 \times 00000851c < +24>: cmp r12, r2
                                                 ; user[0] ?= pin[0]
   0 \times 00008520 < +28 >  move r2, #102
                                                 ; OK => r2 < -0x66
   0x00008524 <+32> ldrb r4, [r0, #2]
                                                           r4 <- user[2]
   0x00008528 <+36> ldrb r12, [r3, #2]
                                                          r12 <- pin[2]
   ; NOK => r2 <- 0xAA
   0x00008530 < +44>: cmp r1, r5
                                                 ; user[1] ?= pin[1]
   0 \times 000008534 < +48>: ldrb r0, [r0, #3]
                                                          r0 <- user[3]
                                                 ; OK \Rightarrow r1 \leftarrow r2 // ???
   0x00008538 <+52> moveg r1, r2
   0 \times 00000853c < +56>: ldrb r2, [r3, #3]
                                                          r2 <- pin[3]
   0 \times 000008540 < +60>: movne
                                r1, #170
                                                 ; NOK => r1 <- 0xAA
   0 \times 000008544 < +64 > : cmp
                                r4, r12
                                                 ; user[2] ?= pin[2]
   0 \times 000008548 < +68 > : moveq
                                r3, r1
                                                 ; OK => r3 <- r1 // ???
   0 \times 00000854c < +72 > : movne
                                r3, #170
                                                 ; NOK => r3 <- 0XAA
   0 \times 000008550 < +76 > : cmp
                                r0, r2
   0 \times 000008554 < +80 > : moveq
                                r0, r3
   0 \times 000008558 < +84>: movne
                                r0, #170
                                                 ; 0xaa
   0x0000855c <+88> cmp
                                r0, #102
                                                 ; 0x66
   0x00008560 <+92> moveq
                                r0, #170
                                                 ; 0xaa
   0x00008564 <+96> movne
                                r0, #102
                                                 ; 0x66
   0x00008568 <+100>:pop
                                {r4, r5}
   0x0000856c <+104>:bx
                                lr
   0x00008570 <+108>:andeg
                                r0, r1, r8, lsl #15
```



VERIFY PIN -> DOUBLE IF?

```
typedef uint32 t bool t;
typedef uint8 t byte t;
#define true OxAA
#define false 0x66
#define SIZE OF PIN 4
byte t pin[SIZE OF PIN]; // is initialized elsewhere
byte t user[SIZE OF PIN];
bool t verify(byte t buffer[SIZE OF PIN])
  size t i:
  bool t diff = false;
  bool t status = false;
  for (i=0; i<SIZE OF PIN; i++) {
   if (buffer[i] != pin[i]) {
      diff = true:
 if ((SIZE OF PIN == i) && (false == diff)) {
      status = true;
 for (i=0; i<SIZE_OF_PIN; i++) {</pre>
   if (buffer[i] != pin[i]) {
      diff = true;
 if ((SIZE OF PIN == i) && (false == diff)) {
      status = true;
  return status;
int main(void)
```

Compilation en -Os:

```
Dump of assembler code for function verify:
   0 \times 000008518 < +0>:
                                    push
                                                      {r4, lr}
   0 \times 00000851c < +4>:
                                    ldr
                                                      r4, [pc, #48] ; 0x8554 <verify+60>
   0 \times 000008520 <+8>:
                                                      r2, #102
                                    mov
                                                                         ; 0x66
   0×00008524 <+12>:
                                                      r3, #0
                                    mov
   0x00008528 <+16>:
                                    ldrb
                                                      r12, [r0, r3] ; r12 <- buffer[i]
   0 \times 00000852c < +20>:
                                    ldrb
                                                      r1, [r3, r4] ; r1 <- pin[i]
                                                      r3, r3, #1
   0 \times 000008530 < +24 > :
                                    add
                                                                         ; i <- i+1
   0 \times 000008534 < +28 > :
                                                      r12, r1
                                                                         ; r12 ?= r1
                                    cmp
   0 \times 000008538 < +32 > :
                                    movne
                                                      r2, #170
                                                                         ; 0xaa
   0x0000853c <+36>:
                                                      r3, #4
                                    cmp
   0 \times 000008540 < +40 > :
                                                      0x8528 <verify+16>
                                    bne
   0 \times 000008544 < +44>:
                                                      r2, #102
                                    cmp
                                                                         ; 0x66
   0 \times 000008548 < +48 > 
                                                      r0, #170
                                    moveq
                                                                         ; 0xaa
   0 \times 00000854c < +52 > :
                                    movne
                                                      r0, #102
                                                                         ; 0x66
   0x00008550 <+56>:
                                                      {r4, pc}
                                    pop
   0 \times 000008554 < +60>:
                                                      r0, r1, r9, ror #14
                                    andeq
End of assembler dump.
```

ier -00 ? émentation assembleur ? ier des « recettes » de cuisine ?

COMPILATION CLASSIQUE ET IMPACT SUR LA SÉCURITÉ

CANAUX CACHÉS

Ceatech

INSERTION OF DUMMY INSTRUCTIONS

• Insertion statique d'une routine de désynchronisation:

```
/* subBytes
  * Table Lookup

*/
void subBytes_f(void)
{
   int i;

   for(i = 0; i < 16; i += 4)
   {
        CORON();
        state[i+0] = sbox[ state[i+0] ];
        state[i+1] = sbox[ state[i+1] ];
        state[i+2] = sbox[ state[i+2] ];
        state[i+3] = sbox[ state[i+3] ];
   }
}</pre>
```

Possible aussi avec un timer et un gestionnaire d'interruptions

```
void noiseCoron(void)
{
    size_t i;
    if(nbIt_Coron == N) {
        genNoiseCoron();
    }

    /* random delay */
    i = 0;
    while(i < table_d[nbIt_Coron]) {
        i++;
    }

    nbIt_Coron++;
}</pre>
```





INSERTION OF DUMMY INSTRUCTIONS

```
void noiseCoron(void)
{
    size_t i;
    if(nbIt_Coron == N) {
        genNoiseCoron();
    }

    /* random delay */
    i = 0;
    while(i < table_d[nbIt_Coron]) {
        i++;
    }

    nbIt_Coron++;
}</pre>
```

```
Dump of assembler code for function noiseCoron:
   0 \times 00000859c <+0>:
                              push
                                              {r4, lr}
   0 \times 0000085 a0 < +4>:
                              ldr
                                             r4, [pc, #28]; <noiseCoron+40>
   0 \times 0000085a4 <+8>:
                              ldr
                                             r3, [r4]
   0 \times 0000085a8 < +12>:
                                              r3, #160
                                                             ; 0xa0
                              cmp
   0 \times 0000085 ac < +16>:
                              bne
                                              0x85b4 <noiseCoron+24>
                                             0x8524 <genNoiseCoron>
   0 \times 0000085 \text{b0} < +20 > :
                              bl
   0 \times 000085b4 < +24 > :
                                             r3, [r4]
                              ldr
   0 \times 0000085b8 < +28 > :
                                             r3, r3, #1
                              add
                                             r3, [r4]
   0 \times 0000085 bc < +32>:
                              str
   0 \times 0000085 c0 < +36 > :
                                             {r4, pc}
                              pop
   0 \times 0000085 c4 < +40>:
                                             r0, r1, r0, lsr r8
                              andeg
End of assembler dump.
```



INSERTION OF DUMMY INSTRUCTIONS

```
void noiseCoron(void)
{
    size_t i;
    if(nbIt_Coron == N) {
        genNoiseCoron();
    }

    /* random delay */
    i = 0;
    while(i < table_d[nbIt_Coron]) {
        i++;
        asm("nop;");
    }

    nbIt_Coron++;
}</pre>
```

```
Dump of assembler code for function noiseCoron:
    0 \times 00000859c <+0>:
                              push
                                              {r4, lr}
    0 \times 0000085a0 < +4>:
                              ldr
                                              r4, [pc, #60]
                                                                       ; <noiseCoron+72>
    0 \times 0000085a4 <+8>:
                                              r3, [r4]
                              ldr
    0x000085a8 < +12>:
                                              r3, #160
                                                             ; 0xa0
                              cmp
    0 \times 0000085 ac < +16>:
                                              0x85b4 <noiseCoron+24>
                              bne
    0 \times 0000085 \text{b}0 < +20>:
                              bl
                                              0x8524 <genNoiseCoron>
    0 \times 0000085b4 < +24 > :
                                              r3, [pc, #44] ; <noiseCoron+76>
                               ldr
                                              r2, [r4]
    0 \times 0000085b8 < +28 > :
                              ldr
    0 \times 0000085 bc < +32>:
                              ldr
                                              r1, [r3, r2, lsl #2]
    0 \times 0000085 c0 < +36 > :
                                              r3, #0
                              mov
    0 \times 0000085 c4 < +40 > :
                                              r3, r1
                               cmp
    0 \times 0000085c8 < +44>:
                                              0x85d8 <noiseCoron+60>
                              bea
    0 \times 0000085 cc < +48>:
                              add
                                              r3, r3, #1
    0 \times 0000085 d0 < +52 > :
                              nop
    0 \times 0000085d4 < +56 > :
                              b
                                              0x85c4 < noiseCoron+40>
                                              r2, r2, #1
    0 \times 0000085d8 < +60 > :
                               add
    0 \times 0000085 dc < +64 > :
                                              r2, [r4]
                               str
    0 \times 0000085 = 0 < +68 > :
                                              {r4, pc}
                              pop
    0 \times 0000085e4 < +72 > :
                                              r0, r1, r4, asr r8
                               andeg
    0 \times 0000085 = 8 < +76 > :
                                              r0, r1, r12, asr r8
                              andeg
End of assembler dump.
```



INSERTION OF DUMMY INSTRUCTIONS

Compilation en -Os:

End of assembler dump.

```
void noiseCoron(void)
{
    size_t i;
    if(nbIt_Coron == N) {
        genNoiseCoron();
    }

    /* random delay */
    i = 0;
    while(i < table_d[nbIt_Coron]) {
        i++;
        asm("");
    }

    nbIt_Coron++;
}</pre>
```

```
Dump of assembler code for function noiseCoron:
    0 \times 00000859c <+0>:
                               push
                                              {r4, lr}
    0 \times 0000085a0 < +4>:
                               ldr
                                              r4, [pc, #56]; <noiseCoron+68>
    0 \times 0000085a4 <+8>:
                                              r3, [r4]
                               ldr
    0x000085a8 < +12>:
                                              r3, #160
                                                              : 0xa0
                               cmp
    0 \times 0000085 ac < +16>:
                                              0x85b4 < noiseCoron+24>
                              bne
    0 \times 0000085 \text{b}0 < +20>:
                              bl
                                              0x8524 <genNoiseCoron>
    0 \times 0000085b4 < +24 > :
                                              r3, [pc, #40]; <noiseCoron+72>
                               ldr
    0 \times 0000085b8 < +28 > :
                                              r2, [r4]
                               ldr
    0 \times 0000085bc < +32 > :
                               ldr
                                              r1, [r3, r2, lsl #2]
    0 \times 0000085 c0 < +36 > :
                                              r3, #0
                              mov
    0 \times 0000085 c4 < +40 > :
                                              r3, r1
                               cmp
    0 \times 0000085c8 < +44>:
                                              0x85d4 <noiseCoron+56>
                               bea
    0 \times 0000085 cc < +48>:
                               add
                                              r3, r3, #1
    0 \times 0000085 d0 < +52 > :
                                              0x85c4 < noiseCoron+40>
                               b
                                              r2, r2, #1
    0 \times 0000085d4 < +56 > :
                               add
    0 \times 0000085d8 < +60 > :
                                              r2, [r4]
                               str
    0 \times 0000085 dc < +64 > :
                                              {r4, pc}
                              pop
    0 \times 0000085 = 0 < +68 > :
                               andeg
                                              r0, r1, r0, asr r8
                                              r0, r1, r8, asr r8
    0 \times 0000085e4 < +72 > :
                               andeg
```

RANDOM PRECHARGING



- Protection contre les fuites par canaux cachés en distance de Hamming
- Fuite sur la valeur v, stockée dans un registre ou en mémoire:

```
insn_k
mem <- v
    ou:
insn_k
reg <- v
    Fuite: HD(v,k)</pre>
```

 Random precharging: l'affectation est précédée du chargement d'un masque aléatoire m, inconnue de l'attaquant:

```
mem <- m
mem <- v
ou:
reg <- m
reg <- v
Fuite: HD(v,m) = HW(v⊕m)</pre>
```

```
#define SBOX_SIZE 16
uint8_t sbox[SBOX_SIZE];
uint8_t state[SBOX_SIZE];

/* subBytes, table Lookup */
void subBytes(void)
{
    size_t i;

    for(i = 0; i < SBOX_SIZE; i++) {
        state[i] = sbox[state[i]];
    }
}</pre>
```

```
Dump of assembler code for function subBytes:
    0x000084f4 <+0>: ldr r3, [pc, #28]; <subBytes+36>
    0x000084f8 <+4>: ldr r0, [pc, #28]; <subBytes+40>
    0x000084fc <+8>: add r2, r3, #16
    0x00008500 <+12>: ldrb r1, [r3, #1]; r1 <- state[i]
    0x00008504 <+16>: ldrb r1, [r0, r1]; r1 <- sbox[r1]
    0x00008508 <+20>: strb r1, [r3, #1]!; leakage hypothe
    0x0000850c <+24>: cmp r3, r2
    0x00008510 <+28>: bne 0x8500 <subBytes+12>
    0x00008514 <+32>: bx lr
    0x00008518 <+36>: andeq r0, r1, r8, lsr r7
    0x0000851c <+40>: andeq r0, r1, r9, asr #14
End of assembler dump.
```

Ceatech

RANDOM PRECHARGING

```
#define SBOX SIZE
uint8 t sbox[SBOX SIZE];
uint8 t state[SBOX SIZE];
/* subBytes
* Table Lookup
void subBytes(void)
    size t i;
    uint8 t mask, tmp state;
    for(i = 0; i < SBOX SIZE; i++) {
        tmp state = state[i];
        mask = rand() & 0x000F;
        state[i] = mask;
        state[i] = sbox[tmp state];
```

```
Dump of assembler code for function subBytes:

0x00008524 <+0>: push {r3, r4, r5, r6, r7, lr}

0x00008528 <+4>: ldr r4, [pc, #32]; 0x8550 <subBytes+44>
0x0000852c <+8>: ldr r7, [pc, #32]; 0x8554 <subBytes+48>
0x00008530 <+12>: add r5, r4, #16
0x00008534 <+16>: ldrb r6, [r4, #1]; tmp <- state[i]
0x00008538 <+20>: bl 0x83c8 <rand>; mask <- rand()
0x0000853c <+24>: ldrb r3, [r7, r6]; r3 <- ??
0x00008540 <+28>: strb r3, [r4, #1]!; state[i] <- r3
0x00008544 <+32>: cmp r4, r5
0x00008548 <+36>: bne 0x8534 <subBytes+16>
0x00008560 <+44>: pop {r3, r4, r5, r6, r7, pc}
0x00008550 <+44>: andeq r0, r1, r4, ror r7
0x00008554 <+48>: andeq r0, r1, r5, lsl #15
End of assembler dump.
```



ceatech

RANDOM PRECHARGING

```
#define SBOX SIZE
uint8 t shox[SBOX SIZE];
uint8 t (volatile state[SBOX SIZE];
/* subBvtes
 * Table Lookup
void subBytes(void)
    size t i;
    uint8 t mask, tmp state;
    for(i = 0; i < SBOX SIZE; i++) {</pre>
        tmp state = state[i];
        mask = rand() & 0x000F;
        state[i] = mask;
        state[i] = sbox[tmp state];
```

```
Dump of assembler code for function subBytes:
   0 \times 000008524 <+0>: push {r3, r4, r5, r6, r7, lr}
   0x00008528 <+4>: ldr r5, [pc, #48]; 0x8560 <subBytes+60>
   0x0000852c <+8>: ldr r7, [pc, #48]; 0x8564 < subBytes+64>
   0x00008530 < +12>: mov r4, #0
   0 \times 000008534 < +16>: ldrb r6, [r5, r4]
   0x00008538 < +20>: bl 0x83c8 < rand>
   0x0000853c < +24>: and r6, r6, #255; 0xff
   0x00008540 < +28>: ldrb r3, [r7, r6]
   0 \times 000008544 < +32 > : and r0, r0, #15
   0 \times 000008548 < +36>: strb r0, [r5, r4]
   0x0000854c < +40>: strb r3, [r5, r4]
   0 \times 000008550 < +44>: add r4, r4, #1
   0x00008554 < +48>: cmp r4, #16
   0x00008558 < +52>: bne 0x8534 < subBytes+16>
   0x0000855c <+56>: pop {r3, r4, r5, r6, r7, pc}
   0x00008560 < +60>: andeq r0, r1, r5, lsl #15
   0x00008564 <+64>: muleq r1, r5, r7
End of assembler dump.
```

Ceatech

RANDOM PRECHARGING

```
#define SBOX SIZE
uint8 t shox[SBOX SIZE];
uint8 t (volatile state[SBOX SIZE];
/* subBytes
 * Table Lookup
void subBytes(void)
    size t i;
    uint8 t mask, tmp state;
    for(i = 0; i < SBOX SIZE; i++) {</pre>
        tmp state = state[i];
        mask = rand() & 0x000F;
        state[i] = mask;
        state[i] = sbox[tmp state];
```

Compilation en -O1:

```
Dump of assembler code for function subBytes:
   0x00008514 <+0>: push {r3, r4, r5, r6, r7, lr}
   0 \times 000008518 < +4>: mov r4, #0
   0x0000851c <+8>: ldr r5, [pc, #44]; 0x8550 <subBytes+60>
   0x00008520 <+12>: ldr r7, [pc, #44]; 0x8554 <subBytes+64>
   0 \times 000008524 < +16>: ldrb r6, [r5, r4]
   0x00008528 < +20>: and r6, r6, #255; 0xff
   0x0000852c < +24>: bl 0x83c8 < rand>
   0 \times 000008530 < +28>: and r0, r0, #15
   0x00008534 < +32>: strb r0, [r5, r4]
   0 \times 000008538 < +36>: ldrb r3, [r7, r6]
   0x0000853c < +40>: strb r3, [r5, r4]
   0 \times 000008540 < +44>: add r4, r4, #1
   0x00008544 < +48>: cmp r4, #16
   0x00008548 < +52>: bne 0x8524 < subBytes +16>
   0x0000854c <+56>: pop {r3, r4, r5, r6, r7, pc}
   0x00008550 < +60>: andeq r0, r1, r8, lsl #15
   0x00008554 < +64>: muleg r1, r8, r7
End of assembler dump.
```



COMPILATION EN -OO? REGISTER SPILLING!!

- Register spilling : la variable registre est copiée sur la pile pour libérer l'utilisation du registre
- Compilation –O0 : spill systématique de toutes les variables du programme !
 - => fuite d'information!

APPLICATION DE PROTECTIONS PAR COMPILATION STATIQUE

NO MORE -O0, PROGRAMMING IN ASSEMBLY, AND COOKING RECIPES

THÈSE DE THIERNO BARRY



APPLICATION AUTOMATISÉE DE PROTECTIONS





Source to source approach

- ✓ Accès à la sémantique du programme (e.g. variable secrète ?)
- × Propriétés sécuritaires : pas de garantie de conservation après compilation [Eldib 2014]

Corrolaire : peut donner lieu à des overheads importants +400% dans [Lalande 2014]





← Notre approche

- ✓ Accès à la sémantique
- ✓ Accès au code machine
- ✓ Accès aux optimisations du compilateur
- Mise en œuvre complexe

Assembly approach





- ✓ Application de protections sur le code machine (e.g. duplication d'instructions)
- × Reconstruction d'une représentation du programme : complexe au-delà du bloc de base
- Application de la contremesure souvent ad hoc (e.g. [Barenghi 2010])



COMPILATION OF A COUNTERMEASURE AGAINST INSTRUCTION-SKIP FAULT ATTACK

Fault Attack

Deliberate injection of a fault to disrupt the normal functioning of the device

Fault Model


Instruction skip: The injected fault causes an instruction skip

It's the most common case according to [1,2,3,4]

Countermeasure :

[Moro et al., 2014] Moro N., Heydemann K. and Robisson B.. Formal verification of a software countermeasure against instruction skip attacks Journal of Cryptographic Engineering, 2014, 4, 145-156

Instruction redundancy: such as instruction duplication




Actually, at assembly level most of instructions need to be transformed before duplication. This potentially leads to considerable overheads



OUR APPROACH


We implemented the instruction duplication inside the LLVM compiler





OUR APPROACH

We implemented the instruction duplication inside the LLVM compiler



This pass is responsible for selecting the appropriate target instructions for each operation described by the program developer

This pass is modified in such a way that idempotent instructions are the ones privileged during the selection

Example:

For the operation: a * b + c


mul and add are selected instead of mla

mla is not idempotent
But mul and add can be idempotent if the
source and destination registers are different

Ceatech

OUR APPROACH

We implemented the instruction duplication inside the LLVM compiler



This pass is responsible for mapping the endless number of program variables to a limited number of physical registers

This pass is modified to introduce a constraint so that:

destinations registers are always different to sources ones

Example:

For the operation: a = b + c


instead of having: add RO, RO, R1

we have something like: add R0, R1, R2 Duplication add R0, R1, R2 add R0, R1, R2




OUR APPROACH

We implemented the instruction duplication inside the LLVM compiler




The role of these passes is to handle instructions that need special treatments





OUR APPROACH


We implemented the instruction duplication inside the LLVM compiler



The role of the scheduler is to rearrange the execution order of instruction in order to improve the execution time while preserving the original behavior of the program

Example:

add R0, R1, R2 add R0, R1, R2 ldr R3, [R1, #4] ldr R3, [R1, #4] Before





EXPERIMENTAL EVALUATION

	Unprotected		Overhead		Moro et al. 2014	
	Cycles	Size	Cycles	Size	Cycles	Size
Moro et al.'s AES	14407	11552	× 1.71	× 1.15	× 2.14	× 3.02
MiBench AES	1908	67644	× 1.76	× 1.18	× 2.86	× 2.90

Target Architecture: ARM Cortex-M3

Cycles: clock cycles

Size: Bytes

- More than 95% of instructions we generate are idempotent
 - Only less than 5% need to be transformed
- The impact of the scheduler

- Our ARM-based Microcontroller supports both 32-bit and 16-bit instruction set
 - The compiler selects 16-bit instructions whenever it is possible



EXPERIMENTAL EVALUATION

Algo.	Opt. flags	Unprotected		Overhead		Moro et al's overhead	
		Cycles	Size	Cycles	Size	Cycles	Size
AES 8-bit	00	17940	1736	× 1.66	× 2.28	× 2.14 (-Os)	× 3.02
	01	9814	1296	× 1.93	× 2.27		
	02	5256	1936	× 1.89	× 2.16		
	03	5056	2552	× 1.98	× 2.16		
	Os	7969	1388	× 2.01	× 2.21		
AES 32-bit MiBench	00	1890	6140	× 1.85	× 2.11	× 2.86 (-Os)	× 2.90
	01	1226	3120	× 1.77	× 2.42		
	02	1142	3120	× 1.85	× 2.42		
	03	1142	3120	× 1.85	× 2.42		
	Os	1144	3116	× 1.85	× 2.41		

■ Target architecture: ARM Cortex-M3

Cycles: clock cycles

Size: bytes

