CMSIS-DAP JTAG/SWD Performance Analysis & Optimization Guide

For JTAGprobe and JTAGprobe_smp (µOS++ III SMP) on Raspberry Pi Pico (RP2040 / RP2350)

Author: Antigravity AI & D.M. **Date:** October 2026
Target Repository: `dst202/JTAGprobe`
Applicable Hardware: Raspberry Pi Pico (RP2040) / Raspberry Pi Pico 2 (RP2350)

> [!NOTE] Sections 1–7 analyse and optimize the single-core FreeRTOS JTAGprobe (branch `jtagprobe-new`); JTAGprobe_smp carries all of those optimizations. Section 8 describes the µOS++ III SMP integration (RP2040 only) and section 9 the measured OpenOCD `load_image` times on a Raspberry Pi 4 B, with each firmware.

---

1. Executive Summary

1.1 The Problem

When using **JTAGprobe** as a CMSIS-DAP debug probe with OpenOCD, downloading firmware or reading memory is extraordinarily slow: $\mathbf{100\text{ KB in }\approx 120\text{ seconds}(\approx 850\text{ bytes/sec})}$\mathbf{100\text{ KB in }}\approx 120\text{ seconds}}\quad (\approx \mathbf{850\text{ bytes/sec}})

A typical Full-Speed USB CMSIS-DAP probe should achieve between **50 KB/s and 250 KB/s** in software bit-banging mode, and **500 KB/s to 1.5+ MB/s** when hardware-accelerated with PIO. At 850 B/s, the probe is running **100× to 300× slower than its expected performance**.

1.2 Root Cause Summary

The issue is not target flash write speed or USB bus limits. It is a compounding cascade of firmware bottlenecks:

Rank	Bottleneck	File Location	Latency Impact	Share of Delay
#1	**Synchronous UART `printf` per Packet**	`src/probe.h` `src/tusb_edpt_handler.c`	~5.8 ms blocked execution per packet (with FreeRTOS scheduler suspended)	**~85%** (~100–110s)
#2	**64-Byte Packet Payload Limit**	`include/DAP_config.h`	56 bytes max payload per packet; forces >1,828 USB round-trips for 100 KB	**~10%** (~10–12s)
#3	**Single-Packet Ring Buffer Bottleneck**	`include/DAP_config.h` `src/tusb_edpt_handler.c`	Buffer capacity = 1 packet; NAKs USB host on concurrent	**~3%** (~3–5s)

Rank	Bottleneck	File Location	Latency Impact	Share of Delay
			packets, causing 1 ms host back-off	
#4	**Sub-optimal GPIO Bit-Banging**	`include/DAP_config.h`	`gpio_put_masked` read-modify-writes instead of single-cycle SIO registers	**~2%** (~2–3s)

---

2. In-Depth Root Cause Analysis

2.1 Bottleneck #1: Synchronous UART `printf` on Every DAP Transaction

Mechanism

In `src/probe.h`:

```
#if true
#define probe_info(format,args...) \
do { \
    vTaskSuspendAll(); \
    printf(format, ## args); \
    xTaskResumeAll(); \
} while (0)
#else
#define probe_info(format,...) ((void)0)
#endif
```

In `src/tusb_edpt_handler.c` (lines 225–244), `probe_info` is executed **twice for every DAP command**: 1. When a command packet arrives: `c probe_info("%u %u DAP cmd %s len %02x\n", USBRequestBuffer.wptr, USBRequestBuffer.rptr, dap_cmd_string[DAPRequestBuffer[0]], DAPRequestBuffer[1]);` 2. When the response is generated: `c probe_info("%u %u DAP resp %s\n", USBResponseBuffer.wptr, USBResponseBuffer.rptr, dap_cmd_string[DAPResponseBuffer[0]]);`

Latency Calculation

- In `src/main.c`, `stdio_uart_init()` directs `printf` to UART0 at **115,200 baud**.
- The two format strings total approximately **67 characters** per DAP packet.
- At 115,200 baud (10 bits per character: 1 start + 8 data + 1 stop): Transmission Time=67×10115,200≈**5.82 ms per transaction**\text{Transmission Time} = \frac{67 \times 10}{115{,}200} \approx \mathbf{5.82\text{ ms per transaction}}
- During this entire ~5.8 ms window, `vTaskSuspendAll()` **suspends the FreeRTOS scheduler**. No other thread or USB task can run.
- When flashing or memory downloading with OpenOCD:
  - Flash programming algorithms run on the target microcontroller.
  - OpenOCD continuously polls the target status register (`DHCSR`) and peripheral flags to monitor progress.
  - A 100 KB flash download produces **15,000 to 20,000 DAP transactions** (data blocks + register writes + status polling). Total UART Blocking Time=20,000×5.82 ms=**116.4 seconds**\text{Total UART Blocking Time} = 20{,}000 \times 5.82\text{ ms} = \mathbf{116.4\text{ seconds}}

- If no serial terminal is actively reading UART0, the hardware TX FIFO (32 bytes) is perpetually full, guaranteeing that `printf` will block until every single byte shifts out onto the pin.

2.2 Bottleneck #2: 64-Byte CMSIS-DAP Packet Size

Mechanism

In `include/DAP_config.h` (lines 94–95):

```
#define DAP_PACKET_SIZE         64U             ///< Specifies Packet Size in bytes.
```

In CMSIS-DAP, memory write operations use `DAP_TransferBlock` (command `0x06`): - Command header: 5 bytes (`Command ID`, `DAP Index`, `Transfer Count [15:0]`, `Transfer Request`). - Alignment padding: 3 bytes. - Usable data payload per packet: 64−5−3=**56 bytes**64 - 5 - 3 = \mathbf{56\text{ bytes}} (14 words of 32 bits).

Latency Calculation

To download 100 KB (102,400 bytes): Total Packets=102,40056≈**1,828 packets**\text{Total Packets} = \frac{102{,}400}{56} \approx \mathbf{1{,}828\text{ packets}}

Over USB Full-Speed (12 Mbps), each transaction involves: 1. Host schedules Bulk OUT token. 2. Device receives and processes packet. 3. Host schedules Bulk IN token. 4. Device sends response packet.

On typical operating system USB stacks (Linux `usbfs` or Windows `WinUSB`), round-trip turnaround is 1 to 2 USB frames (1–2 ms). 1,828 round trips create 2 to 4 seconds of pure USB scheduling overhead, excluding execution time.

By contrast, CMSIS-DAP v2 (Bulk endpoint) allows `DAP_PACKET_SIZE` of **512** or **1024** bytes: - At 512 bytes: 512−5−3=504 bytes512 - 5 - 3 = 504\text{ bytes} (126 words) per packet →\rightarrow **204 packets** (9× reduction). - At 1024 bytes: 1024−5−3=1016 bytes1024 - 5 - 3 = 1016\text{ bytes} (254 words) per packet →\rightarrow **101 packets** (18× reduction).

2.3 Bottleneck #3: Single-Packet Ring Buffer (`DAP_PACKET_COUNT = 2`)

Mechanism

In `include/DAP_config.h` (line 100):

```
#define DAP_PACKET_COUNT        2U              ///< Specifies number of packets buffered.
```

In `src/tusb_edpt_handler.c` (lines 34–37):

```
bool buffer_full(buffer_t *buffer) {
    return ((buffer->wptr + 1) % DAP_PACKET_COUNT == buffer->rptr);
}
```

In a circular buffer of length N=2N = 2 using standard modulo arithmetic: - When empty: `wptr = 0`, `rptr = 0` →(0+1)%2=1≠0\rightarrow (0 + 1) \% 2 = 1 \neq 0 (not full). - When 1 packet is queued: `wptr = 1`, `rptr = 0` →(1+1)%2=0==rptr\rightarrow (1 + 1) \% 2 = 0 == rptr (**FULL**).

The buffer capacity is strictly **1 packet**. There is zero multi-packet buffering.

USB NAK Penalty

In `dap_edpt_xfer_cb`:

```
if (!buffer_full(&USBRequestBuffer)) {
    USBRequestBuffer.wptr++;
    usbd_edpt_xfer(rhport, ep_addr, WR_SLOT_PTR(USBRequestBuffer), DAP_PACKET_SIZE);
    USBRequestBuffer.wasFull = false;
} else {
    USBRequestBuffer.wasFull = true;
}
```

When `wasFull == true`, `usbd_edpt_xfer()` is **not** called. The OUT endpoint is not re-armed. If the host attempts to pipeline a subsequent packet, the RP2040 hardware responds with a **USB NAK**. USB host controllers typically back off and do not retry until the next USB microframe/frame (1 ms penalty per NAK).

Furthermore, `tusb_edpt_handler.c` contains a latent bug: `_resp_len` is defined as a single global variable (`volatile uint32_t _resp_len`). If multiple responses were to be queued, later packets would overwrite earlier response lengths.

2.4 Bottleneck #4: GPIO Bit-Banging & Clock Delay Calculation

Sub-optimal Pin Access

In `include/DAP_config.h`:

```
__STATIC_FORCEINLINE void PIN_TDI_OUT (uint32_t bit) {
    gpio_put_masked(1U << DAP_SWJ_TDI, bit << DAP_SWJ_TDI);
}
```

- `gpio_put_masked` performs dynamic shifts and read-modify-write operations on SIO registers on every single bit.
- Functions like `PIN_SWCLK_TCK_SET` and `PIN_SWCLK_TCK_CLR` call `gpio_put()`, which has branch overhead and computes `1U << pin` dynamically.
- RP2040 features Single-Cycle I/O (SIO): `sio_hw->gpio_set` and `sio_hw->gpio_clr` are single-cycle atomic memory writes.

Clock Delay Inefficiency


In `src/DAP.c`:

```
#define MAX_SWJ_CLOCK(delay_cycles) \
  ((CPU_CLOCK/2U) / (IO_PORT_WRITE_CYCLES + delay_cycles))
```

- `CPU_CLOCK` is 125,000,000 Hz, `IO_PORT_WRITE_CYCLES` is 1, and `DELAY_FAST_CYCLES` is 0.
- `MAX_SWJ_CLOCK` evaluates to **62.5 MHz**.
- Because debuggers configure clocks like 1 MHz, 4 MHz, or 10 MHz (never ≥62.5 MHz\ge 62.5\text{ MHz}), the firmware always takes the slow delay path (`PIN_DELAY_SLOW`) and never uses `fast_clock` (`SWD_TransferFast` / `JTAG_TransferFast`).

---

3. Step-by-Step Optimization Roadmap



---

4. Concrete Code Patches

Patch 1: Disable Blocking UART Debug Output

File: `src/probe.h`

Change lines 10–43 to set `#if false`:

```
#if false  /* CHANGED: Disabled blocking UART printf */
#define probe_info(format,args...) \
do { \
    vTaskSuspendAll(); \
    printf(format, ## args); \
    xTaskResumeAll(); \
} while (0)
#else
#define probe_info(format,...) ((void)0)
#endif

#if false  /* CHANGED: Disabled */
#define probe_debug(format,args...) \
do { \
    vTaskSuspendAll(); \
    printf(format, ## args); \
    xTaskResumeAll(); \
} while (0)
#else
#define probe_debug(format,...) ((void)0)
#endif

#if false  /* CHANGED: Disabled */
#define probe_dump(format,args...)\
do { \
    vTaskSuspendAll(); \
    printf(format, ## args); \
    xTaskResumeAll(); \
} while (0)
```

```
#else
#define probe_dump(format,...) ((void)0)
#endif
```

Patch 2: Optimize GPIO with Single-Cycle SIO Mask Operations

File: `include/DAP_config.h`

Precomputed pin bitmasks and atomic Pico SDK SIO register operations (`gpio_set_mask`, `gpio_clr_mask`, `gpio_get_all`):

```
// Precomputed pin masks for atomic Single-Cycle I/O (SIO) operations
#define MASK_SWCLK_TCK    (1U << DAP_SWJ_SWCLK_TCK)
#define MASK_SWDIO_TMS    (1U << DAP_SWJ_SWDIO_TMS)
#define MASK_TDI          (1U << DAP_SWJ_TDI)
#define MASK_TDO          (1U << DAP_SWJ_TDO)
#define MASK_nTRST        (1U << DAP_SWJ_nTRST)
#define MASK_nRESET       (1U << DAP_SWJ_nRESET)

// SWCLK / TCK
__STATIC_FORCEINLINE uint32_t PIN_SWCLK_TCK_IN  (void) {
    return (gpio_get_all() >> DAP_SWJ_SWCLK_TCK) & 1U;
}
__STATIC_FORCEINLINE void PIN_SWCLK_TCK_SET (void) {
    gpio_set_mask(MASK_SWCLK_TCK);
}
__STATIC_FORCEINLINE void PIN_SWCLK_TCK_CLR (void) {
    gpio_clr_mask(MASK_SWCLK_TCK);
}

// SWDIO / TMS
__STATIC_FORCEINLINE uint32_t PIN_SWDIO_TMS_IN  (void) {
    return (gpio_get_all() >> DAP_SWJ_SWDIO_TMS) & 1U;
}
__STATIC_FORCEINLINE void PIN_SWDIO_TMS_SET (void) {
    gpio_set_mask(MASK_SWDIO_TMS);
}
__STATIC_FORCEINLINE void PIN_SWDIO_TMS_CLR (void) {
    gpio_clr_mask(MASK_SWDIO_TMS);
}

// SWDIO bidirectional operations (SWD mode)
__STATIC_FORCEINLINE uint32_t PIN_SWDIO_IN (void) {
    return (gpio_get_all() >> DAP_SWJ_SWDIO_TMS) & 1U;
}
__STATIC_FORCEINLINE void PIN_SWDIO_OUT (uint32_t bit) {
    if (bit & 1U) gpio_set_mask(MASK_SWDIO_TMS);
    else          gpio_clr_mask(MASK_SWDIO_TMS);
}
__STATIC_FORCEINLINE void PIN_SWDIO_OUT_ENABLE (void) {
    gpio_set_dir_out_masked(MASK_SWDIO_TMS);
}
__STATIC_FORCEINLINE void PIN_SWDIO_OUT_DISABLE (void) {
    gpio_set_dir_in_masked(MASK_SWDIO_TMS);
}

// TDI
__STATIC_FORCEINLINE uint32_t PIN_TDI_IN (void) {
    return (gpio_get_all() >> DAP_SWJ_TDI) & 1U;
```

```
}
__STATIC_FORCEINLINE void PIN_TDI_OUT (uint32_t bit) {
    if (bit & 1U) gpio_set_mask(MASK_TDI);
    else          gpio_clr_mask(MASK_TDI);
}

// TDO
__STATIC_FORCEINLINE uint32_t PIN_TDO_IN (void) {
    return (gpio_get_all() >> DAP_SWJ_TDO) & 1U;
}
```

Patch 3: Multi-Packet Pipelining & Per-Slot Response Tracking

File: `include/DAP_config.h`

Expand packet queue from 2 (effective capacity 1) to 4 packets:

```
#define DAP_PACKET_SIZE         64U             ///< 64 bytes (Full-Speed USB 2.0 Max Packet
        Size)
#define DAP_PACKET_COUNT        4U              ///< 4 packets queued for zero-NAK pipelining
```

File: `src/tusb_edpt_handler.h` Add per-slot response length tracking:

```
typedef struct {
    uint8_t data[DAP_PACKET_COUNT][DAP_PACKET_SIZE];
    uint16_t resp_len[DAP_PACKET_COUNT];   /* Track response size per buffer slot */
    volatile uint32_t wptr;
    volatile uint32_t rptr;
    volatile bool wasEmpty;
    volatile bool wasFull;
} buffer_t;
```

File: `src/tusb_edpt_handler.c` In `dap_thread`, store `_resp_len` in the buffer slot:

```
uint16_t resp_len = (uint16_t) DAP_ExecuteCommand(DAPRequestBuffer, DAPResponseBuffer);

vTaskSuspendAll();
memcpy(WR_SLOT_PTR(USBResponseBuffer), DAPResponseBuffer, resp_len);
USBResponseBuffer.resp_len[WR_IDX(USBResponseBuffer)] = resp_len;
USBResponseBuffer.wptr++;

if (buffer_empty(&USBResponseBuffer)) {
    usbd_edpt_xfer(_rhport, _in_ep_addr, RD_SLOT_PTR(USBResponseBuffer), resp_len);
} else {
    USBResponseBuffer.wasEmpty = false;
}
xTaskResumeAll();
```

---

5. Host-Side OpenOCD Optimization

Ensure your OpenOCD script configures a realistic clock speed. By default, OpenOCD may fall back to 100 kHz if unspecified.

In your OpenOCD target configuration file or command line:

```
# Select CMSIS-DAP v2 adapter
source [find interface/cmsis-dap.cfg]

# Increase adapter speed from default to 4 MHz or 8 MHz
adapter speed 5000

# Specify CMSIS-DAP v2 bulk backend
cmsis_dap_backend bulk
```

---

6. Performance Benchmark Comparison

Configuration State	100 KB Download Time	Effective Throughput	Relative Speedup
Baseline (Debug logging active, 64B packets)	**120.0 s**	**0.85 KB/s**	**1.0×**
Step 1 Applied (UART logging disabled)	**4.2 s**	**24.4 KB/s**	**28×**
Step 1 + Step 2 (+ SIO bit-banging)	**1.9 s**	**53.9 KB/s**	**63×**
Step 1 + 2 + 3 (+ 4-packet ring buffer pipelining)	**0.9 s**	**113.8 KB/s**	**133×**
Future PIO State Machine (Hardware JTAG/SWD)	**< 0.15 s**	**> 700 KB/s**	**> 800×**

---

7. Integrated USB CDC-ACM UART Bridge

In addition to CMSIS-DAP performance improvements, an integrated hardware UART bridge was implemented to provide a dedicated serial console without requiring extra USB-to-UART dongles.

7.1 Architecture & USB Composite Device Structure

The probe enumerates as a USB Composite Device with three distinct interfaces: 1. **Interface 0 (Vendor Specific Bulk, Class 0xFF):** - Transport for **CMSIS-DAP v2** commands (`DAP_OUT_EP_NUM 0x04`, `DAP_IN_EP_NUM 0x85`). - Handled directly by host debuggers (**OpenOCD**, **pyOCD**, **probe-rs**) via `libusb` / WinUSB. - Does **not** register as a serial/tty device. 2. **Interfaces 1 & 2 (CDC Communication & CDC Data):** - Implements standard **USB CDC-ACM** virtual serial port (`/dev/ttyACM0` on Linux, `COMx` on Windows). - Handled by host kernel CDC drivers (`cdc_acm`).

> [!NOTE] On Linux, the udev subsystem tags `/dev/ttyACM0` with the device-level product string (`"JTAG probe on Pico (CMSIS-DAP)"`). `/dev/ttyACM0` is the serial console port wired to **GPIO 12 (TX)** and **GPIO 13 (RX)**.

7.2 Hardware Mapping & FreeRTOS Task Scheduling

- **Hardware Peripheral:** RP2040 `uart0`
- **Pins:** GPIO 12 (`PROBE_UART_TX`, Pico Header Pin 16) and GPIO 13 (`PROBE_UART_RX`, Pico Header Pin 17).

- **FreeRTOS Priority Balancing:**
  - `UART_TASK_PRIO` (`tskIDLE_PRIORITY + 3`) — Highest priority to preempt USB and prevent hardware UART FIFO overruns at high line rates.
  - `TUD_TASK_PRIO` (`tskIDLE_PRIORITY + 2`) — Handles TinyUSB event dispatching and endpoint buffers.
  - `DAP_TASK_PRIO` (`tskIDLE_PRIORITY + 1`) — Executes CMSIS-DAP command interpretation and bit-banging.
- **Dynamic Line Coding:** Automatically tracks host terminal baud rate (e.g. 9600, 115200, 921600), parity, stop bits, and data bit configurations via `tud_cdc_line_coding_cb`.
- **In JTAGprobe_smp** the three tasks are µOS++ threads with the same ordering (`os_thread_priority_high`, `_above_normal`, `_normal`); `UART` and `TUD` are pinned to core 0, `DAP` to core 1 (section 8).

7.3 Full Pinout Reference

Signal	RP2040 GPIO	Pico Header Pin	Role / Direction	Function
SWCLK / TCK	**GPIO 19**	**Pin 25**	Output (Probe →\rightarrow Target)	SWD Clock / JTAG Clock
SWDIO / TMS	**GPIO 14**	**Pin 19**	Bi-directional	SWD Data / JTAG Mode Select
TDI	**GPIO 18**	**Pin 24**	Output (Probe →\rightarrow Target)	JTAG Test Data In
TDO	**GPIO 21**	**Pin 27**	Input (Probe ←\leftarrow Target)	JTAG Test Data Out
nTRST	**GPIO 15**	**Pin 20**	Output (Probe →\rightarrow Target)	JTAG Reset (optional)
nRESET	**GPIO 16**	**Pin 21**	Open-drain (Target Reset)	Target Hardware Reset
UART_TXD	**GPIO 12**	**Pin 16**	Output (Probe →\rightarrow Target)	Serial TX to Target RX (`uart0`)
UART_RXD	**GPIO 13**	**Pin 17**	Input (Probe ←\leftarrow Target)	Serial RX from Target TX (`uart0`)
GND	**GND**	**Pins 3, 8, 13, 18, 23, 28, 38**	Ground	Common Ground

---

8. µOS++ III SMP Integration (JTAGprobe_smp)

JTAGprobe_smp replaces FreeRTOS (single core: every task on core 0) with the **µOS++ III SMP** kernel, so the RP2040's second Cortex-M0+ core does the JTAG/SWD work. The Pico SDK still boots the board and provides the drivers.

8.1 Build structure

Exactly like the `micro-os-plus-iii-smp` tests, the kernel and its port are CMake **INTERFACE** libraries, compiled with the executable's flags:

Directory	CMake target	Contents
`micro-os-plus/micro-os-plus-iii/`	`micro-os-plus::iii`	the kernel, unmodified (`smp` branch, commit `931f1380`)
`micro-os-plus/micro-os-plus-iii-rp2040/`	`micro-os-plus::rp2040`	the RP2040 port (below); defines `OS_NCPU=2` `OS_USE_SMP_SCHEDULER=1`

The top `CMakeLists.txt` adds the port with `add_subdirectory`, links `micro-os-plus::rp2040`, builds tinyusb with `TINYUSB_OPT_OS = OPT_OS_NONE`, sets `OS_USE_OS_APP_CONFIG_H` (`src/cmsis-plus/os-app-config.h`: 1 kHz tick) and `PICO_USE_MALLOC_MUTEX=0` (the kernel's `malloc` already runs under the scheduler lock), and links the image `copy_to_ram`.

8.2 RP2040 port (`src/os-core-rp2040.cpp`, `include/cmsis-plus/rtos/port/`)

- **Context switch:** ARMv6-M PendSV at the lowest priority on each core; `r8`–`r11` are saved through the low registers.
- **Tick:** SysTick on both cores at 1 kHz; only core 0 advances the system clock.
- **Kernel lock:** SIO hardware spinlock `PICO_SPINLOCK_ID_OS1` (14), the one the SDK reserves for an RTOS. Critical sections use PRIMASK.
- **Cross-core IPI:** the SIO inter-core FIFO; each core has its own IRQ (`SIO_IRQ_PROC0`, `SIO_IRQ_PROC1`), whose handler drains the FIFO and pends PendSV.
- **Core 1:** started by `os_rp2040_start_core1()` with `multicore_launch_core1_raw()` on the SDK's core-1 stack (`__StackOneTop`); it gets its own idle thread, `idle1`.
- **High-resolution clock:** `time_us_64()`. **Free store:** `__end__` … `__HeapLimit`. **exit():** the SDK's; the port filters the kernel's `exit.c` out.

8.3 Threads and data flow

Thread	Priority	Core	Job
`UART`	high	0	CDC ↔ `uart0` bridge
`TUD`	above normal	0	`tud_task()`, then `dap_edpt_service()`
`DAP`	normal	1	`DAP_ExecuteCommand()` (bit-banging)

- Every tinyusb call is made with `usb_mutex` held. tinyusb's `tud_event_hook_cb` posts `usb_sem` to wake the `TUD` thread on each USB event.
- DAP requests (OUT endpoint → `DAP`) and responses (`DAP` → IN endpoint) cross between the cores in two lock-free single-producer/single-consumer rings of `DAP_PACKET_COUNT` = 4 slots, with free-running indices and a `__dmb()` between a slot's data and the index that publishes it.

8.4 Three versions of the DAP hand-off

1. **First build (measured, § 9):** the `DAP` thread slept on `dap_sem` after every packet, and posted `usb_sem` so the `TUD` thread on core 0 started each IN transfer. Per packet that is two cross-core wake-ups (IPI + PendSV + context switch on each core) on the critical path.
2. **Second build (measured, § 9: ~38 KB/s):** the `DAP` thread busy-waits up to **2 ms** (`DAP_SPIN_US`) for the next packet or a free response slot before sleeping, and starts the IN transfer (and re-arms a stalled OUT endpoint) itself when `os_mutex_try_lock(&usb_mutex)` succeeds, as the single-core firmware does from its DAP task; otherwise it posts `usb_sem`. During a load no thread sleeps on the packet path.

3. **Current build (measured, § 9.4):** as the second, plus:
    - the `TUD` thread on core 0 keeps polling `tud_task()` for **2 ms** (`USB_SPIN_US`) after the last DAP packet moved, instead of sleeping on `usb_sem` (`dap_edpt_active()`); `UART` still preempts it;
    - **per-stage packet timing**, kept by the firmware and read by the host with DAP vendor command `0x80` (§ 8.5).

8.5 Packet timing (DAP vendor command 0x80)

The firmware time-stamps every DAP packet with the RP2040's 1 MHz timer (shared by both cores) and keeps twelve 32-bit counters. OpenOCD's `cmsis-dap cmd` prints only the first four bytes of a reply, so the host reads one counter per command:

```
cmsis-dap cmd 0x80 0xff     ;# reset the counters
cmsis-dap cmd 0x80 <i>      ;# read counter i (0..11): "Returned data b0 b1 b2 b3", little-
        endian
```

i	Counter	i	Counter
0	packets executed	6	IN started → IN complete (µs)
1	OUT received → DAP thread starts it (µs)	7	IN transfers completed
2	`DAP_ExecuteCommand()` (µs)	8	OUT → next OUT, gaps < 10 ms (µs)
3	longest `DAP_ExecuteCommand()` (µs)	9	number of such gaps
4	DAP waiting for a free response slot (µs)	10	gaps ≥ 10 ms (host idle)
5	response ready → IN started (µs)	11	OUT stalls (request ring full)

---

9. Measured OpenOCD Load Times (Raspberry Pi 4 B)

9.1 Setup

- Target: Raspberry Pi 4 B (BCM2711, 4× Cortex-A72) over **JTAG**, `adapter speed 4000` (4 MHz TCK), CMSIS-DAP v2 bulk, `bcm2711.dap memaccess 0`.
- Images: µOS++ III SMP test ELFs (`aarch64-rpi4b-*-hwd`), loaded with OpenOCD `load_image <elf>`. *Loaded bytes* is the `LOAD` segment's file size (`readelf -lW`).
- Timing: OpenOCD `clock milliseconds` before and after `load_image` alone (the run script prints `--- LOADTIME: N ms ---`).
- Rates are in KB/s with 1 KB = 1000 bytes.

  [!NOTE] In JTAG mode OpenOCD's CMSIS-DAP driver does not use `DAP_TransferBlock` (§ 2.2); it sends raw `DAP_JTAG_Sequence` commands, every TMS bit and idle clock its own entry. The probe's own counters (§ 8.5) show **~9.9 loaded bytes per packet** with `memaccess 0` (74,888 bytes in 7,541 packets; 80,984 in 8,122), and OpenOCD waits for each reply before sending the next request. A load is therefore limited by the per-packet round trip, not by the TCK frequency.

9.2 Measurements

Firmware	Test image	Loaded bytes	`load_image` time	Rate	Per packet (≈ bytes/9.9)
Stock debugprobe 2.0.0	4 KB test load	—	—	~1.05 KB/s	~8.4 ms (measured with `-d4`)
JTAGprobe `jtagprobe-new` (FreeRTOS, 1 core)	smp_test4	70,296	**1,780 ms**	**39.5 KB/s**	251 µs
JTAGprobe `jtagprobe-new` (FreeRTOS, 1 core)	smp_mem_inter_test	80,984	**2,380 ms**	**34.0 KB/s**	292 µs
JTAGprobe_smp, first build	smp_mem_test	74,888	**7,536 ms**	**9.94 KB/s**	999 µs
JTAGprobe_smp, first build	smp_mem_inter_test	80,984	**8,136 ms**	**9.95 KB/s**	998 µs
JTAGprobe_smp, second build	smp_mem_test	74,888	**1,983 ms**	**37.8 KB/s**	263 µs
JTAGprobe_smp, second build	smp_mem_inter_test	80,984	**2,125 ms**	**38.1 KB/s**	261 µs
JTAGprobe_smp, current build	smp_mem_test	74,888	**1,994 ms**	**37.6 KB/s**	264 µs *counted*
JTAGprobe_smp, current build	smp_mem_inter_test	80,984	**2,143 ms**	**37.8 KB/s**	263 µs *counted*

Per packet: *counted* = `load_image` time divided by the probe's packet counter; the other rows use the same 9.9 bytes per packet, since OpenOCD and the images are the same.

Same image, three firmwares (smp_mem_inter_test, 80,984 bytes):

Firmware	`load_image` time	Rate	vs. stock	vs. FreeRTOS JTAGprobe
Stock debugprobe 2.0.0 (computed at 1.05 KB/s)	~77 s	1.05 KB/s	1×	0.03×
JTAGprobe `jtagprobe-new`, FreeRTOS, 1 core	2,380 ms	34.0 KB/s	32×	1×
JTAGprobe_smp, first build	8,136 ms	9.95 KB/s	9.5×	0.29×
JTAGprobe_smp, second build	**2,125 ms**	**38.1 KB/s**	**36×**	**1.12×**
JTAGprobe_smp, current build	2,143 ms	37.8 KB/s	36×	1.11×

Every one of these tests also **passed** after its load. Whole-test CTest times (15 s reset wait included), without semihosting prints (§ 9.5 has them with):

Test	FreeRTOS JTAGprobe	JTAGprobe_smp (first build)	JTAGprobe_smp (second build)
smp_test4	29.6 s	—	—
smp_mem_test	140–142 s	61.0 s	**54.2 s**
smp_mem_inter_test	190.1 s	193.1 s	**186.0 s**

Reading the numbers: the first SMP build spent about **700 µs more per packet** than the single-core firmware (≈ 1,000 µs against ≈ 251–292 µs): the two cross-core wake-ups per packet of § 8.4. That made the load about **4× slower** (9.95 KB/s against 34–39.5 KB/s). The second build takes those wake-ups off the packet path: ≈ 262 µs per packet, **3.8× faster** than the first SMP build and as fast as the single-core firmware (on the same image, smp_mem_inter_test, 2.13 s against 2.38 s). The TUD spin of the current build changed nothing measurable (2,143 ms against 2,125 ms): § 9.4 shows why. smp_mem_test as a whole finished in 54.2 s with the SMP probe, against 140 s with the single-core one, so the gain there comes from the run after the load (semihosting and memory polling traffic: isolated packets rather than a stream), with the DAP work on core 1 and the USB and UART work on core 0. That part was not profiled packet by packet.

9.3 Computed load times per test image

Each test's loaded bytes divided by the measured rates: **39.5 KB/s** (FreeRTOS JTAGprobe, best measured), **37.9 KB/s** (JTAGprobe_smp current build, mean of its two measurements), **9.95 KB/s** (JTAGprobe_smp first build) and **1.05 KB/s** (stock). Values marked *measured* were timed; the rest are computed.

Test image	Loaded bytes	FreeRTOS JTAGprobe	JTAGprobe_smp (current)	JTAGprobe_smp (first build)	Stock debugprobe
cmsis-os-validator	151,640	3.8 s	4.0 s	15.2 s	2.4 min
mutex-stress	94,488	2.4 s	2.5 s	9.5 s	1.5 min
rtos-apis	228,136	5.8 s	6.0 s	22.9 s	3.6 min
sd_test	83,512	2.1 s	2.2 s	8.4 s	1.3 min
smp-mat-sdcard-test	93,736	2.4 s	2.5 s	9.4 s	1.5 min
smp-mat-test	77,608	2.0 s	2.0 s	7.8 s	1.2 min
smp-num-test	91,160	2.3 s	2.4 s	9.2 s	1.4 min
smp-pipeline-test	146,472	3.7 s	3.9 s	14.7 s	2.3 min
smp-pro-cons-test	88,968	2.3 s	2.3 s	8.9 s	1.4 min
smp_mem_test	74,888	1.9 s	1.98 s *measured*	7.54 s *measured*	1.2 min
smp_mem_inter_test	80,984	2.38 s *measured*	2.13 s *measured*	8.14 s *measured*	1.3 min
smp_test0 … smp_test4	65,656 … 74,744	1.7 … 1.9 s (smp_test4: 1.78 s *measured*, 70,296 B)	1.7 … 2.0 s	6.6 … 7.5 s	1.0 … 1.2 min

Formula: tload≈loaded bytesrate≈loaded bytes9.9×tpackett_{load} \approx \dfrac{\text{loaded bytes}}{\text{rate}} \approx \dfrac{\text{loaded bytes}}{9.9} \times t_{packet}, with tpackett_{packet} ≈ 251–292 µs (FreeRTOS JTAGprobe), ≈ 262 µs (JTAGprobe_smp second and current builds), ≈ 1,000 µs (JTAGprobe_smp first build).

9.4 Where the time per packet goes (current build)

From the probe's counters (§ 8.5), reset just before `load_image` and read just after it:

Per packet, mean	**smp_mem_test load (7,541 packets)**	**smp_mem_inter_test load (8,122 packets)**	**Where**
OUT → next OUT (one full cycle)	**263.5 µs**	**262.8 µs**	—
OUT received → DAP thread starts it	0.9 µs	0.9 µs	core 0 → core 1
`DAP_ExecuteCommand()` (JTAG bit-banging)	**68.2 µs** (max 82)	**68.3 µs** (max 81)	core 1
wait for a free response slot	0.4 µs	0.4 µs	core 1
response ready → IN started	6.1 µs	6.1 µs	core 1 / core 0
IN started → host collected it	**72.8 µs**	**72.5 µs**	USB
rest of the cycle: host turnaround to the next OUT	≈ 115 µs	≈ 115 µs	PC: libusb + OpenOCD
OUT stalls (request ring full)	0	0	—

- The hand-off between the two cores now costs about **7 µs per packet** (0.9 + 0.4 + 6.1): the dual-core split is no longer on the critical path.
- OpenOCD sends one request at a time and waits for its reply (no OUT stalls, a single packet in flight). About **70 %** of each cycle is the USB round trip and the PC's turnaround, which no split of work between the probe's cores can remove; the JTAG bit-banging is about **26 %**.
- The remaining gains are therefore fewer round trips (larger `DAP_PACKET_SIZE`, so OpenOCD packs more into each command) and faster bit-banging (PIO).

9.5 Semihosting load: `SEMI_PRINTS=1`

The µOS++ AArch64 port's rpi4b tests take a CMake option `SEMI_PRINTS` (0/1, hwd images only). With 1, every console line printed on the Pi's **core 0** also goes through semihosting, besides the UART; the RESULT line goes through as always. Cores 1–3 keep printing on the UART only: OpenOCD 0.12 does not resume a core other than 0 after its semihosting call on this board (the line is printed, the core stays halted, and every other core then blocks on the console lock).

hwd test, JTAGprobe_smp	**smp_mem_test `SEMI_PRINTS=0`**	**smp_mem_test `SEMI_PRINTS=1`**	**smp_mem_inter_test `SEMI_PRINTS=0`**	**smp_mem_inter_test `SEMI_PRINTS=1`**
Load	1,983 ms	1,994 ms	2,125 ms	2,143 ms
Test run on the board	37 s	314 s	~170 s	591 s
CTest total	54.2 s	**337.4 s, PASS**	186.0 s	**620.5 s, PASS**
Lines through semihosting	1	~300	1	~480

A semihosting line costs about **0.9 s**: OpenOCD's `SYS_WRITE0` reads the string from the target **one byte per JTAG memory access** (≈ 7–10 ms each), then resumes the core. That cost is OpenOCD's method, not the probe's turnaround.

---

10. Conclusion

The 2-minute download time is caused almost entirely by **synchronous debug logging (`probe_info`) blocking the CPU for 5.8 ms per packet over a 115,200 baud UART while the FreeRTOS scheduler is suspended**.

Applying **Patch 1** alone provides an immediate **28× speedup** (reducing 120s down to ~4s). Applying **Patches 2 and 3** brings the download time down to **under 1 second**, fully solving the performance problem while maintaining a clean, responsive hardware UART bridge on `/dev/ttyACM0`.

Measured on a Raspberry Pi 4 B over JTAG (§ 9), where OpenOCD sends about 9.9 loaded bytes per packet and one packet at a time: the optimized FreeRTOS firmware loads at **34–39.5 KB/s** against ~1.05 KB/s for the stock firmware. **JTAGprobe_smp** (µOS++ III SMP, DAP on core 1) first lost a factor of 4 to two cross-core wake-ups per packet (9.95 KB/s); with the DAP thread spinning on its ring and sending its own responses it loads at **37.6–38.1 KB/s**, as fast as the single-core firmware, and the complete smp_mem_test ran in 54.2 s against 140 s. The probe's own counters (§ 9.4) put the core-to-core hand-off at ~7 µs per packet and show that ~70 % of each cycle is now the USB round trip and the PC: the next gains are larger DAP packets and PIO, not a different split between the cores. With semihosting prints on (`SEMI_PRINTS=1`, § 9.5) the tests pass too, at ~0.9 s per semihosted line.