|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  | # Clock Cycles to Compute 5! | Critical Path Timing (ns) | Maximum Clock Frequency | Space required on FPGA |
| WC16 | Somewhere between 64 and 300 | 0.906 ns | 1.1GHz | 602 LUTs |
| Special-Purpose Hardware | 5 | 1.817ns | 842.5 MHz | 76 LUTs |