





USB Host only gets power from Debug USB

All TP's, SMT Pads
Bottom Side Only!

APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA				
ENG:	K Braun	--/--/--	00319								
DSN:	K Braun	--/--/--			TITLE						
CHK:	n/a	--/--/--									
REFERENCE DOCUMENTS			EAGLE DEV KIT								
BOM:	250-00319										
ASSY DWG:	120-00319										
FAB DWG:	210-00319										
PCB DWG:	110-00319		SCALE:	none	FILE NAME	2-PowerInput.SchDoc		SHEET	2	OF	15



VDD Main Jumper
1-2 = 1.8V*
2-3 = 3.3V


Flex I/O Jumper
1-2 = 1.8V*
2-3 = 3.3V

VBATT Jumper
1-2 = VDD_MAIN
2-3 = coin & 3.3V *


HW99
PPT-3/8

On Rev A PCBs, if using Coin Cell,
8-10mm sq Kapton tape under BT1 to cover vias

NOTE: VREG_DIG_1V8
1uF + 10 ohm for 1.9V - 4.2V VDD_MAIN operation
100nF for 1.8V VDD_MAIN operation*
For Eagle A0, always 1uF + 0 ohm, any voltage
JP6 in -2 -3 position only




APPROVALS		DATE	PROJECT			Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--	00319				
DSN:	K Braun	--/--		TITLE		EAGLE DEV KIT	
CHK:	n/a	--/--					
REFERENCE DOCUMENTS				SIZE	CAGE CODE	DWG NO.	REV
BOM:	250-00319			B	none	220-00319	A1
ASSY DWG:	120-00319			SCALE:	none	FILE NAME	
FAB DWG:	210-00319					3-CPUPower.SchDoc	
PCB DWG:	110-00319						




2		1	
REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA					
ENG:	K Braun	--/--/--	00319							
DSN:	K Braun	--/--/--	TITLE							
CHK:	n/a	--/--/--								
REFERENCE DOCUMENTS			EAGLE DEV KIT							
BOM:	250-00319									
ASSY DWG:	120-00319					SIZE	CAGE CODE	DWG NO.	REV	
FAB DWG:	210-00319					B	none	220-00319	A1	
PCB DWG:	110-00319		SCALE:	none	FILE NAME	4-CPUMipiXo.SchDoc	SHEET	4	OF	15



REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--/--	00319			
DSN:	K Braun	--/--/--	TITLE			
CHK:	n/a	--/--/--				
REFERENCE DOCUMENTS			EAGLE DEV KIT			
BOM: 250-00319						
ASSY DWG: 120-00319		SIZE	CAGE CODE	DWG NO.	REV	
FAB DWG: 210-00319		B	none	220-00319	A1	
PCB DWG: 110-00319		SCALE:	none	FILE NAME	5-Memory.SchDoc	SHEET 5 OF 15



REVISION		DESCRIPTION		DATE	APPROVED

APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--/--	00319					
DSN:	K Braun	--/--/--	TITLE					
CHK:	n/a	--/--/--						
REFERENCE DOCUMENTS			EAGLE DEV KIT					
BOM: 250-00319								
ASSY DWG: 120-00319								
FAB DWG: 210-00319								
PCB DWG: 110-00319			SIZE	CAGE CODE	DWG NO.		REV	
			B	none	220-00319		A1	
			SCALE:	FILE NAME	SHEET		OF	
			none	7-CODEC.SchDoc	7		15	





Table 29: Mapping of the secondary interface pins						
Pin#	Name	I/O Type	Description	Connect to (secondary IF)		
				in SPI4W	in SPI3W	in I2C
2	ASDx	Digital I/O	Secondary Magnetometer interface	MOSI	SISO	SDA
3	ASCx	Digital I/O	Secondary Magnetometer interface	SCK	SCK	SCL
10	OCSB	Digital in	Secondary OIS interface	CSB	CSB	DNC
11	OSDO	Digital out	Secondary OIS interface	MISO	DNC	DNC

APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA				
ENG:	K Braun	--/--/--	00319								
DSN:	K Braun	--/--/--	TITLE								
CHK:	n/a	--/--/--									
REFERENCE DOCUMENTS			EAGLE DEV KIT								
BOM:	250-00319										
ASSY DWG:	120-00319							SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	210-00319							B	none	220-00319	A1
PCB DWG:	110-00319		SCALE:	none	FILE NAME	8-SensorsAndJTAG.SchDoc		SHEET	8	OF	15



MIPI Camera Datasheet: ARX3A0/D (page 21)



www.onsemi.com

TIMING SPECIFICATIONS


Power-Up Sequence

The recommended power-up sequence for ARX3A0 is shown in Figure 21, the available power supplies must have the separation specified below.


1. Set XSHUTDOWN LOW.
2. Power up VDD_IO (1.8 V only)
3. After 1–500 ms, power up VDD, VDD_ANA, VDD_PLL VDD_PHY (1.2 V) and VAA, VAA_PIX (2.7 V) (any order).
4. Apply EXTCLK (can be applied anytime).
5. After 1–500 ms, set XSHUTDOWN.
6. HOST configuration through I2C (PLL, output, etc).
7. Set stream = 1 (R0x301A[2]).
8. PLL internally enables and locks.
9. ARX3A0 enters streaming mode.



APPROVALS		DATE		PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor	
ENG: K Braun		--/--/--		00319				7901 Stoneridge Drive	
DSN: K Braun		--/--/--						Suite 300	
CHK: n/a		--/--/--						Pleasanton, CA 94588 USA	
REFERENCE DOCUMENTS				EAGLE DEV KIT					
BOM: 250-00319									
ASSY DWG: 120-00319									
FAB DWG: 210-00319									
PCB DWG: 110-00319				SIZE	CAGE CODE	DWG NO.		REV	
				B	none	220-00319		A1	
				SCALE:	FILE NAME			SHEET	OF
				none	9-MIP1 1_SchDoc			9	15





APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--/--	00319					
DSN:	K Braun	--/--/--	EAGLE DEV KIT					
CHK:	n/a	--/--/--						
REFERENCE DOCUMENTS								
BOM: 250-00319			SIZE	CAGE CODE	DWG NO.		REV	
ASSY DWG: 120-00319			B	none	220-00319		A1	
FAB DWG: 210-00319			SCALE: none FILE NAME 10-MIP1 2.SchDoc					SHEET 10 OF 15
PCB DWG: 110-00319								




2		1	
REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS		DATE	PROJECT	 Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG: K Braun		--/--/--	00319		
DSN: K Braun		--/--/--			
CHK: n/a		--/--/--			
REFERENCE DOCUMENTS				TITLE	
BOM: 250-00319				EAGLE DEV KIT	
ASSY DWG: 120-00319		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG: 210-00319		B	none	220-00319	A1
PCB DWG: 110-00319		SCALE: none	FILE NAME	11-Ethernet.SchDoc	SHEET 11 OF 15




APPROVALS		DATE	PROJECT		ALIF SEMICONDUCTOR Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG: K Braun		--/--/--	00319			
DSN: K Braun		--/--/--				
CHK: n/a		--/--/--			TITLE	
REFERENCE DOCUMENTS						
BOM: 250-00319			EAGLE DEV KIT			
ASSY DWG: 120-00319						
FAB DWG: 210-00319						
PCB DWG: 110-00319			SIZE	CAGE CODE	DWG NO.	REV
			B	none	220-00319	A1
SCALE:			none	FILE NAME		12-Click.SchDoc
					SHEET	12 OF 15




REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--/--	00319			
DSN:	K Braun	--/--/--				
CHK:	n/a	--/--/--				
REFERENCE DOCUMENTS			TITLE EAGLE DEV KIT			
BOM:	250-00319					
ASSY DWG:	120-00319					
FAB DWG:	210-00319					
PCB DWG:	110-00319		SIZE	CAGE CODE	DWG NO.	REV
			B	none	220-00319	A1
SCALE:			none	FILE NAME	13-CPU GPIO.SchDoc	
					SHEET	13 OF 15



REVISION	DESCRIPTION	DATE	APPROVED


APPROVALS		DATE	PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA				
ENG:	K Braun	--/--	00319								
DSN:	K Braun	--/--			EAGLE DEV KIT						
CHK:	n/a	--/--									
REFERENCE DOCUMENTS											
BOM: 250-00319											
ASSY DWG: 120-00319											
FAB DWG: 210-00319											
PCB DWG: 110-00319			SCALE:	none	FILE NAME	14-JLINK 1.SchDoc		SHEET	14	OF	15



SW4

CL-SB-23A-01T

Target UART Selection - 3 position switch
 Top = SEUART to JLink-OB
 Center = UART2 to JLink-OB (shown)
 Bottom = UART4 to JLink-OB



APPROVALS		DATE		PROJECT 00319				Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG: K Braun		--/--/---							
DSN: K Braun		--/--/---							
CHK: n/a		--/--/---		TITLE		EAGLE DEV KIT			
REFERENCE DOCUMENTS									
BOM: 250-00319									
ASSY DWG: 120-00319									
FAB DWG: 210-00319				SIZE B	CAGE CODE none	DWG NO. 220-00319			REV A1
PCB DWG: 110-00319				SCALE: none	FILE NAME 15-JLINK 2.SchDoc			SHEET 15 OF 15	