## MIPS operands

Vana	Example	Comments  August the in registers to perform arithmetic.
	\$s0-\$s7, \$t0-\$t9, \$gp, \$fp, \$zero, \$sp, \$ra, \$at, Hi, Lo	Fast locations for data. In MIPS, data must be in registers to perform the assembler MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants. Hi and Lo contain the results of multiply and divide.
words	Memory[0],	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

## MIPS assembly language

Category	Instruction (	14.1	xample		Comments		
	SOUTH THE PARTY OF	add			Three operands; overflow detected		
F				\$s1 = \$s2 - \$s3	Three operands; overflow detected		
<u> </u>		sub		\$s1 = \$s2 + \$s3	+ constant; overflow detected		
<u></u>		addi	\$51,\$52,\$63	\$s1 = \$s2 + \$s3	Three operands; overflow undetected		
<b>1</b> —	da aneigne	<u>addu</u>		\$s1 = \$s2 - \$s3	Three operands; overflow undetected		
L-	ADDITAGE ATTENDED	subu	\$\$1,\$\$2,\$\$3	\$s1 = \$s2 + \$s3	+ constant; overflow undetected		
1	da minioarea	addiu	\$s1,\$s2,100	431 = 432 · · · · ·			
L	unsigned	mfc0	\$sl.\$epc	\$s1 = \$epc	Used to copy Exception PC plus		
	move from coprocessor register	1100 +32110			other special registers		
<u> </u>		mult	\$s2,\$s3	Hi, Lo = \$52 × \$53	64-bit signed product in Hi, Lo		
L.	Thursday,	multu	\$s2,\$s3	Hi, $Lo = $52 \times $53$	64-bit unsigned product in Hi, Lo		
L	divide	div	\$s2,\$s3	Lo = \$s2 / \$s3.	Lo = quotient, Hi = remainder		
	aiviae	u i v		Hi = \$52 mod \$53	time and remainder		
	divide unsigned	divu	\$s2,\$s3	Lo = \$52 / \$53,	Unsigned quotient and remainder Used to get copy of Hi		
	divido diisiBir			Hi = \$s2 mod \$s3			
	move from Hi	mfhi	\$51	\$s1 = Hi	Used to get copy of Lo		
	move from Lo	mflo	\$s1	\$s1 = Lo	Three reg. operands; logical AND		
	and	and .	\$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; logical OR		
	or	or	\$s1,\$s2,\$s3	\$s1 = \$s2 I \$s3	Logical AND reg, constant		
	and immediate	andi ·	\$s1,\$s2,100	\$s1 = \$s2 & 100			
Logical	or immediate	ori	\$s1,\$s2,100	\$s1 = \$52   100	Logical OR reg, constant		
	shift left logical	s11	\$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant		
	shift right logical	srl	\$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant		
	load word	1w	\$s1.100(\$s2)	\$s1 = Memory[\$s2+100]	Word from memory to register		
	store word	SW	\$s1,100(\$s2)	Memory[ $$s2 + 100$ ] = $$s1$	Word from register to memory		
Data	load byte unsigned	1bu	\$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register		
transfer	store byte	sb	\$s1,100(\$s2)	Memory[ $$52 + 100$ ] = $$51$	Byte from register to memory		
	load upper immediate		\$s1,100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits		
	branch on equal	beq \$s1,\$s2,25		if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch		
	branch on not equal	bne	\$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative		
	set on less than	slt	\$s1,\$s2,\$s3	if $(\$s2 < \$s3) \$s1 = 1$ ; else $\$s1 = 0$	Compare less than; two's complement		
Conditional branch	set less than	slti	\$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1;	Compare < constant; two's complement		
Diancii	immediate			else \$s1=0	Compare less than; natural		
	set less than	sltu	\$s1,\$s2,\$s3	if (\$52 < \$53) \$51 = 1; else \$51=0	numbers		
	unsigned		- 1 t-0 100	if $(\$52 < 100)$ $\$51 = 1$ ;	Compare < constant; natural		
	set less than	sltiu	\$s1,\$s2,100	else $\$$ $\$$ $\$$ $\$$ $\$$ $\$$ $\$$ $\$$ $\$$ $\$$	numbers		
	immediate unsigned		2500	go to 10000	Jump to target address		
Unconditiona	jump	j		go to \$ra	For switch, procedure return		
	jump register	jr	\$ra	\$ra = PC + 4; go to 10000			
jump	jump and link	jal	2500	4, B = 10 ; 4, B to 1000	447 201 Apper		

Main MIPS assembly language instruction set. The floating-point instructions are shown in Figure 4.47 on page 291. Appendix A gives the full MIPS assembly language instruction set.

## MIPS machine language

mir a machine tanguage										
	Example									
Name	Format	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	C	omments	
add	R	0	2	3	1	0 -	32	add	\$1,\$2,\$3	
sub	R	0	2	3	1	0	34	sub	\$1,\$2,\$3	
addi	1	- 8	2	1		100		addi	\$1,\$2,100	
addu	R	0	2	3	1	0	33	addu	\$1,\$2,\$3	
subu	R	0	2	3	1	0	35	subu	\$1,\$2,\$3	
addiu	ı	9	2	1		100	•	addiu	\$1,\$2,100	
mfc0	R	16	0	1	14	0	0	mfc0	\$1,\$epc	
mult	R	0	2	3	0	0	24	mult	\$2,\$3	
multu	R	0	2	3	0	0	25	multu	\$2,\$3	
div	. R	0	2	- 3	- 0	0	26	div	\$2,\$3	
divu	R	0	2	3	0	0	27	divu	\$2,\$3	
mfhi	R	0	0	0	1	0	16	mfhi	\$1	
mflo	R	0	0	0	1	0	18	mflo	\$1	
and	R	0	2	3	1	0	36	and	\$1,\$2,\$3	
or	R	0	2	3	1	0	37	or _	\$1,\$2,\$3	
andi	1	12	2	1		100		andi	\$1,\$2,100	
ori	ı	13	2	1		100		ori	\$1,\$2,100	
s11	R	0	0	. 2	1	10	0	sll	\$1,\$2,10	
srl	R	0	0	2	1	10	2	srl	\$1,\$2,10	
lw	ı	35	2	1		100		1w	\$1,100(\$2)	
SW	ı	43	2	1		100		SW	\$1,100(\$2)	
lui	ı	15	0	1		100		lui	\$1,100	
beq	ı	4	1	2		25		beq	\$1,\$2,100	
bne	ı	5	1	2		25		bne	\$1,\$2,100	
slt	R	0	2	3	1	0	42	slt	\$1,\$2,\$3	
slti	1	10	2	1		100		slti	\$1,\$2,100	
sltu	R	0	2	3	1	0	43	sltu	\$1,\$2,\$3	
sltiu	1	11	2	1		100		1	\$1,\$2,100	
j	J	2	2500 j 10000					10000		
jr	R	0	31	0	0	0	8	jr	\$31	
jal	J	3			2500			jal	10000	

## **MIPS instruction formats**

Name			Fie	lds			Comments	
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions 32 bits	
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format	
I-format	ор	rs	rt	address/immediate		diate	Transfer, branch, imm. format	
J-format	ор		1	Jump instruction format				

Main MIPS machine language. Formats and examples are shown, with values in each field: op and funct fields form the opcode (each 6 bits), rs field gives a source register (5 bits), rt is also normally a source register (5 bits), rd is the destination register (5 bits), and shamt supplies the shift amount (5 bits). The field values are all in decimal. Floating-point machine language instructions are shown in Figure 4.47 on page 291. Appendix A gives the full MIPS machine language.

**利用于美国的建筑的建筑。**这种是中国工作的发展是一种企业的发展,并且使用的大型工作的发展。