

Lab3

1. Layout 2, 3 and 4 input NAND gates in 102 Standard Cell. (102 lambda tall BND, 61 CWN, 8 wide Vdd Gnd)
2. Layout 2, 3 and 4 input NOR gates ins 102 Standard Cell.

