


## Computer Assignment #1 (Booth Multiplier)

Helia Hoseini (810197491)

Daneshvar Amrollahi (810197685)

## Datapath:

### Block Diagram:




## Verilog Code:

```
1  `timescale 1ns/1ns
2
3  module dp(clk, inBus, LdA, LdX, LdY, LdNegX, selMux, ClrAX, shR, selOut, x0, xneg1, outBus);
4      input [4:0] inBus;
5      input LdA, LdX, LdY, LdNegX, ClrAX, shR, clk, selOut;
6      input [1:0] selMux;
7      output x0, xneg1;
8      output [4:0] outBus;
9
10     wire [4:0] a_out, x_out, y_out;
11     wire [4:0] mux_out;
12     wire [4:0] a_in;
13
14     wire sinX, sinNegX;
15
16     adder Adder(a_out, mux_out, a_in);
17
18     shreg_5b AReg(a_in, a_out[4], ClrAX, LdA, shR, clk, a_out, sinX);
19
20     shreg_5b Xreg(inBus, sinX, 0, LdX, shR, clk, x_out, sinNegX);
21     assign x0 = x_out[0];
22
23     dff XNeg(sinNegX, ClrAX, LdNegX, clk, xneg1);
24
25     wire [4:0] negY;
26     assign negY = ~(y_out) + 5'b00001;
27     mux4x1 MUX4x1(y_out, negY, 5'b00000, 5'b00000, selMux, mux_out);
28
29     reg_5b YReg(inBus, LdY, clk, y_out);
30
31
32     mux_2_to_1 MUX2x1(x_out, a_out, selOut, outBus);
33
34 endmodule
```

# Controller

## State Machine

Controller



## Verilog Code

```
1  `define S0      4'b0000
2  `define S1      4'b0001
3  `define S2      4'b0010
4  `define S3      4'b0011
5  `define S4      4'b0100
6  `define S5      4'b0101
7  `define S6      4'b0110
8  `define S7      4'b0111
9  `define S8      4'b1000
10 `define S9      4'b1001
11 `define S10     4'b1010
12 `define S11     4'b1011
13 `define S12     4'b1100
14 `define S13     4'b1101
15 `define S14     4'b1110
16 `define S15     4'b1111
17
18
19 module cu(clk, rst, start, x0, xneg1, ClrAX, LdX, LdY, LdA, ShR, LdNegX, selMux, done, selOut);
20     input clk, start, x0, xneg1, rst;
21     output reg ClrAX, LdX, LdY, LdA, ShR, LdNegX, done, selOut;
22     output reg [1:0] selMux;
23
24     reg[3:0] ps, ns;
25
26     always @(posedge clk)
27     begin
28         if (rst)
29             ps <= `S0;
30         else
31             ps <= ns;
32     end
33
34     always @(ps or start or x0)
35     begin
36         case (ps)
37             `S0: ns = start ? `S1 : `S0;
38             `S1: ns = `S2;
39             `S2: ns = `S3;
40             `S3: ns = `S4;
41             `S4: ns = `S5;
42             `S5: ns = `S6;
43             `S6: ns = `S7;
44             `S7: ns = `S8;
45             `S8: ns = `S9;
46             `S9: ns = `S10;
47             `S10: ns = `S11;
48             `S11: ns = `S12;
49             `S12: ns = `S13;
50             `S13: ns = `S14;
51             `S14: ns = `S15;
52             `S15: ns = `S0;
53         endcase
54     end
55
56     always @(ps)
57     begin
58         {ClrAX, LdX, LdY, LdA, ShR, LdNegX, done} = 7'b0000000;
59         selMux = 2'b10;
60         case (ps)
61             `S1: {ClrAX} = 1'b1;
62             `S2: {LdX} = 1'b1;
63             `S3: {LdY} = 1'b1;
```


```

64
65         `S4: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
66                                     {x0, xneg1} == 2'b11 ? 2'd3:
67                                     {x0, xneg1} == 2'b01 ? 2'd0:
68                                     2'd1, 1'b1};
69     `S5: {ShR, LdNegX} = 2'b11;
70
71
72
73     `S6: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
74                                     {x0, xneg1} == 2'b11 ? 2'd3:
75                                     {x0, xneg1} == 2'b01 ? 2'd0:
76                                     2'd1, 1'b1};
77
78     `S7: {ShR, LdNegX} = 2'b11;
79
80
81     `S8: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
82                                     {x0, xneg1} == 2'b11 ? 2'd3:
83                                     {x0, xneg1} == 2'b01 ? 2'd0:
84                                     2'd1, 1'b1};
85
86     `S9: {ShR, LdNegX} = 2'b11;
87
88     `S10: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
89                                     {x0, xneg1} == 2'b11 ? 2'd3:
90                                     {x0, xneg1} == 2'b01 ? 2'd0:
91                                     2'd1, 1'b1};
92
93     `S11: {ShR, LdNegX} = 2'b11;
94
95     `S12: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
96                                     {x0, xneg1} == 2'b11 ? 2'd3:
97                                     {x0, xneg1} == 2'b01 ? 2'd0:
98                                     2'd1, 1'b1};
99
100     `S13: {ShR, LdNegX} = 2'b11;
101
102     `S14: {selOut, done} = 2'b11;
103     `S15: {selOut, done} = 2'b01;
104
105         end                endcase
106
107     endmodule

```


## Testing

When the circuit receives a pulse on *start* signal, it inputs the multiplicand (y) and multiplier (x) during 2 clock cycles from inBus[4:0]. When the multiplication process is finished, the *done* signal becomes high and the results is sent on outBus[4:0] during 2 clock pulses (one for each 5 bit of the result which is 10 bits)



$$y = (01001)_2 = 9, x = (00011)_2 = 3$$

$$y \times x = 27 = 0000011011$$



$$y = (00101)_2 = 5, x = (10010)_2 = -14$$

$$y \times x = -70 = 1110111010 \text{ (with sign extension)}$$

```

1  `timescale 1ns/1ns;
2
3  module tb();
4      reg [4:0] inBus;
5      wire [4:0] outBus;
6      reg rst, start, clk;
7      wire done;
8
9      booth5b MUT(inBus, clk, rst, start, outBus, done);
10
11     initial begin
12         repeat(5) begin
13             rst = 1; #10;
14             clk = 1; #10;
15             rst = 0; #10;
16             clk = 0; #10;
17
18             start = 1; #10;
19             clk = 1; #10;
20             clk = 0; #10;
21
22             start = 0;
23             clk = 1; #10;
24             clk = 0; #10;
25
26             inBus = $random % 64; #10;
27             clk = 1; #10;
28             clk = 0; #10;
29
30             inBus = $random % 64; #10;
31             clk = 1; #10;
32             clk = 0; #10;
33             clk = 1; #10;
34             clk = 0; #10;
35
36             repeat(5) begin
37                 clk = 1; #10;
38                 clk = 0; #10;
39
40                 clk = 1; #10;
41                 clk = 0; #10;
42             end
43             clk = 1; #10;
44             clk = 0; #10;
45             clk = 1; #10;
46         end
47     end
48     $stop;
49 end
50
51 endmodule

```

Verilog Code for test bench

This test bench is testing the *booth5b* module with 5 pair of random signed 5 bit inputs.