
Computer Assignment #1 (Booth Multiplier)

Helia Hoseini (810197491) Daneshvar Amrollahi (810197685)

Datapath:

Block Diagram:




Verilog Code:

```
1 `timescale lns/lns
 3 module dp(clk, inBus, LdA, LdX, LdY, LdNegX, selMux, ClrAX, shR, selOut, xθ, xneg1, outBus);
4 input [4:0] inBus;
             input LdA, LdX, LdY, LdNegX, ClrAX, shR, clk, selOut;
 6
             input [1:0] selMux;
             output x0, xneg1;
 8
             output [4:0] outBus;
 9
 10
             wire [4:0] a out, x out, y out;
 11
             wire [4:0] mux out;
 12
             wire [4:0] a in;
 13
 14
             wire sinX, sinNegX;
 15
 16
             adder Adder(a out, mux out, a in);
 17
             shreg_5b AReg(a_in, a_out[4], ClrAX, LdA, shR, clk, a_out, sinX);
 18
 19
 20
             shreg_5b Xreg(inBus, sinX, 0, LdX, shR, clk, x_out, sinNegX);
 21
             assign x0 = x_out[0];
 23
             dff XNeg(sinNegX, ClrAX, LdNegX, clk, xneg1);
 24
             wire [4:0] negY;
assign negY = ~(y_out) + 5'b00001;
 25
 26
             mux4x1 MUX4x1(y_out, negY, 5'b00000, 5'b00000, selMux, mux_out);
 27
 28
 29
             reg_5b YReg(inBus, LdY, clk, y_out);
 30
 31
 32
             mux_2_to_1 MUX2x1(x_out, a_out, selOut, outBus);
 33
 34 endmodule
```

Controller

State Machine



Verilog Code

```
`define
              50
                     4'b0000
   `define
             51
                     4'b0001
 3
    `define
                     4'b0010
             52
   `define
                     4'b0011
 4
             53
   `define
5
             54
                    4'b0100
    `define
             55
                     4'b0101
 6
   `define
                     4'b0110
             56
   `define
                     4'b0111
 8
             57
    `define
 9
             58
                     4'b1000
   `define
                    4'b1001
10
             59
                    4'b1010
4'b1011
    `define
             510
11
12
     define
             511
13
    `define
             512
                    4'b1100
14
    `define
             513
                     4'b1101
   `define
             514
15
                     4'b1110
16 'define S15
                     4'b1111
17
18
output reg [1:0] selMux;
22
23
24
            reg[3:0] ps, ns;
25
26
            always @(posedge clk)
27
            begin
28
                            if (rst)
                                    ps <= `S0;
29
30
                            else
31
                                    ps <= ns;
32
            end
33
34
            always @(ps or start or x0)
35
            begin
                    36
37
                            `S1: ns = `S2;
`S2: ns = `S3;
`S3: ns = `S4;
38
39
40
                            `S4: ns = `S5;
`S5: ns = `S6;
41
42
                            `S6: ns = `S7;

S7: ns = `S8;

S8: ns = S9;
43
44
45
                            `S9: ns = S10;
46
47
                            `S10: ns = `S11;
48
                            `S11: ns = S12;
                            `S12: ns = `S13;

`S13: ns = `S14;

`S14: ns = `S15;
49
50
51
                            `S15: ns = `S0;
52
53
                    endcase
54
55
            always @(ps)
56
57
            begin
58
                    {ClrAX, LdX, LdY, LdA, ShR, LdNegX, done} = 7'b00000000;
                    selMux = 2'b10;
59
                    case (ps)
60
                                    `S1: {ClrAX} = 1'b1;


`S2: {LdX} = 1'b1;

`S3: {LdY} = 1'b1;
61
62
63
```

```
64
                                                 ^{\S}4: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
  65
                                                                                                    {x0, xneg1} == 2'b11 ? 2'd3:
{x0, xneg1} == 2'b01 ? 2'd0:
2'd1, 1'b1};
  66
  67
  68
                                                 `S5: {ShR, LdNegX} = 2'b11;
  69
  70
  71
  72
                                                 `S6: \{selMux, LdA\} = \{\{x0, xneg1\} == 2'b00 ? 2'd2:
  73
                                                                                                     {x0, xneg1} == 2'b11 ? 2'd3:
{x0, xneg1} == 2'b01 ? 2'd0:
2'd1, 1'b1};
  74
  75
  76
  77
  78
                                                 `S7: {ShR, LdNegX} = 2'b11;
  79
  80
                                                 `S8: {selMux, LdA} = {{x0, xneg1} == 2'b00 ? 2'd2:
  81
                                                                                                    {x0, xneg1} == 2'b11 ? 2'd3:
{x0, xneg1} == 2'b01 ? 2'd0:
2'd1, 1'b1};
  82
  83
  84
  85
                                                 `S9: {ShR, LdNegX} = 2'b11;
  86
  87
  88
                                                 `S10: \{selMux, LdA\} = \{\{x0, xneg1\} == 2'b00 ? 2'd2:
                                                                                                    {x0, xneg1} == 2'b11 ? 2'd3: {x0, xneg1} == 2'b01 ? 2'd0:
  89
  90
  91
                                                                                                     2'd1, 1'b1};
  92
  93
                                                 `S11: {ShR, LdNegX} = 2'b11;
  94
  95
                                                 `S12: \{selMux, LdA\} = \{\{x0, xneg1\} == 2'b00 ? 2'd2:
                                                                                                     {x0, xneg1} == 2'b11 ? 2'd3: {x0, xneg1} == 2'b01 ? 2'd0:
  96
  97
  98
                                                                                                     2'd1, 1'b1};
  99
 100
                                                `S13: {ShR, LdNegX} = 2'b11;
 101
                                                 `S14: {selOut, done} = 2'b11;
`S15: {selOut, done} = 2'b01;
 102
 103
 104
                            endcase
 105
                  end
 106
 107 endmodule
```

Testing

When the circuit receives a pulse on *start* signal, it inputs the multiplicand (y) and multiplier (x) during 2 clock cycles from inBus[4:0]. When the multiplication is process is finished, the *done* signal becomes high and the results is sent on outBus[4:0] during 2 clock pulses (one for each 5 bit of the result which is 10 bits)



$$y = (01001)_2 = 9$$
, $x = (00011)_2 = 3$
 $y \times x = 27 = 0000011011$



$$y = (00101)_2 = 5$$
, $x = (10010)_2 = -14$
 $y \times x = -70 = 1110111010$ (with sign extension)

```
'timescale lns/lns;
 3
    module tb();
            reg [4:0] inBus;
4
5
            wire [4:0] outBus;
 6
            reg rst, start, clk;
            wire done;
 8
9
            booth5b MUT(inBus, clk, rst, start, outBus, done);
10
            initial begin
11
12
            repeat(5) begin
                     rst = 1; #10;
clk = 1; #10;
13
14
15
                     rst = 0; #10;
16
                     clk = 0; #10;
17
                     start = 1; #10;
18
19
                     clk = 1; #10;
20
                     clk = 0; #10;
21
22
                     start = 0;
23
                     clk = 1; #10;
24
                     clk = 0; #10;
25
26
                     inBus = $random % 64; #10;
27
                     clk = 1; #10;
28
                     clk = 0; #10;
29
                     inBus = $random % 64; #10;
30
                     clk = 1; #10;
31
32
                     clk = 0; #10;
33
                     clk = 1; #10;
                     clk = 0; #10;
34
35
                     repeat(5) begin
36
37
                              clk = 1; #10;
clk = 0; #10;
38
39
40
                              clk = 1; #10;
                              clk = 0; #10;
41
                     end
42
                     clk = 1; #10;
clk = 0; #10;
43
44
45
                     clk = 1; #10;
46
            end
47
48
            $stop;
49
            end
50
51 endmodule
```

Verilog Code for test bench

This test bench is testing the *booth5b* module with 5 pair of random signed 5 bit inputs.