
## Hardware Implementation of a Multi-Layer Perceptron Neural Network

# Helia Hoseini (810197491) Daneshvar Amrollahi (810197685)

------

# Datapath:



## Mulxtiplexers:


- **1. Bias**: Selecting appropriate bias values based on the controller's state. They can be either hidden layer biases or output layer biases.
- 2. Weight: Selecting appropriate weight values based on the controller's state

**3. Input:** Selecting appropriate values to multiply by weights. They can be either inputs of the FNN or the output of hidden layers coming from registers.

#### Registers:

Used to store the calculation result of hidden layers


#### **Controller:**



- **1. State 0**: Neurons 0-9 of the hidden layer operate. The inputs of the neurons should be selected from the input memory. Weights and Biases associated with Neurons 0-9 are selected by issuing *sel\_inp*, *sel\_w*, *sel\_b* to appropriate values. The results are stored in registers 0-9.
- **2. State 1**: Neurons 10-19 of the hidden layer operate. The inputs of the neurons should be selected from the input memory. Weights and Biases associated with Neurons 10-19 are selected by issuing *sel\_inp*, *sel\_w*, *sel\_b* to appropriate values. The results are stored in registers 10-19.
- **3. State 2**: Neurons 20-29 of the hidden layer operate. The inputs of the neurons should be selected from the input memory. Weights and Biases

- associated with Neurons 20-29 are selected by issuing *sel\_inp*, *sel\_w*, *sel\_b* to appropriate values. The results are stored in registers 20-29.
- **4. State 3:** Neurons 0-9 of the output layer operate. The inputs of the neurons should be selected from the register holding the results of the hidden layer calculations. Weights and Biases associated with the output layer are selected by issuing *sel\_inp*, *sel\_w*, *sel\_b* to appropriate values.
- **5. State 4:** This is the final state. When all the inputs are feeded to the network (*addr\_cnt* reaches 750) we move to this state from State 3 and set the signal *done* to high.


### **Simulation Results:**





The signal named *accuracy* corresponds to the number of correct predictions.


$$Accuracy = \frac{correct}{total} = \frac{674}{750} = 89.86\%$$

# **Synthesis Results:**









Chip Planner

#### Power Consumption:





Table of Contents 구 &	Ana	lysis & Synthesis DSP Block Usage Si	ımmary
		Statistic	Number Used
	1	Simple Multipliers (9-bit)	601
📰 Flow Non-Default Global Settings	2	Simple Multipliers (18-bit)	0
	3	Simple Multipliers (36-bit)	0
➡ Flow OS Summary	4	Multiply Accumulators (18-bit)	0
Flow Log	5	Two-Multipliers Adders (9-bit)	0
Analysis & Synthesis	6	Two-Multipliers Adders (18-bit)	0
Summary	7	Four-Multipliers Adders (9-bit)	0
Settings	8	Four-Multipliers Adders (18-bit)	0
== Parallel Compilation	9	Embedded Multiplier Blocks	
■ Source Files Read	10	Embedded Multiplier 9-bit elements	601
Resource Usage Summary	11	Signed Embedded Multipliers	0
Resource Utilization by Entity	12	Unsigned Embedded Multipliers	601
■ DSP Block Usage Summary	13	Mixed Sign Embedded Multipliers	0
State Machines	14	Variable Sign Embedded Multipliers	0
Optimization Results	15	Dedicated Input Shift Register Chains	0
Parameter Settings by Entity Instance		<u> </u>	
LPM Parameter Settings			
Connectivity Checks			
Elapsed Time Per Partition			
Messages			
Suppressed Messages			
> 📋 Fitter			



Usage

Table of Contents

Flow Log

> iii Settings

> LPM Parameter Settings > iii Connectivity Checks Elapsed Time Per Partition