

RH850/F1x

R01AN1877ED0110

Rev.1.10

Low-Power Operations

May. 02, 2014

Introduction

To reduce the average current consumption and conserve energy, the RH850/F1x series provides a possibility of different low-power operations.

This document describes the hardware features implemented in the RH850/F1x devices as well as their usage in the sample applications:

- Cyclic digital and analog signal polling (with port expansion)
- Cyclic LIN communication
- CAN Partial networking and pretended networking
- Digital port expander

It should be used in conjunction with the corresponding RH850/F1x series user manuals and data sheets.

Target Device

This application note is intended to describe the low-power operations of RH850/F1x series.

And in this document, the RH850/F1L-176 device R7F7010352 WS 2.0 is employed to implement the example application. Still, the concept described in this document applies also to other members of the F1x series that feature the low-power related functions.

Contents

1.	Background	5
2.	Reference Documents	6
2.1	User's Manual	6
2.2	Data Sheet	6
3.	Overview of power domains and power supply	7
3.1	Power Supply Pins	7
3.2	Power Domains Arrangement	8
4.	Operation Modes	9
4.1	Overview	9
4.2	Details	10
4.2.1	HALT Mode	10
4.2.2	STOP Mode	11
4.2.3	DEEPSTOP Mode	14
4.2.4	Cyclic RUN and Cyclic STOP Mode	17
4.3	Wake-up Factors	20
4.4	Configuration	23
5.	Clock Controller for Low-Power Configuration	24
6.	Low-Power Sampler (LPS)	25
6.1	Overview	25
6.2	Operation Modes	26
6.2.1	Digital mode	26
6.2.2	Analog Mode	29
6.2.3	Mixed Mode	31
6.3	Configuration	33
6.3.1	General Configuration for LPS application	33
6.3.2	Digital mode	34
6.3.3	Analog Mode	36
6.3.4	Mixed Mode	38
7.	Use Cases	39
7.1	Digital and Analog	39
7.2	LIN Communication	40
7.3	CAN Communication	42
7.3.1	Partial Networking	42
7.3.2	Pretended Networking	43
7.4	Port Expander	47
8.	Summary	48
	Appendix A Device Related Configuration	49
A.1	RH850/F1L	49
A.2	RH850/F1H	51

Appendix B Sample Program 53

B.1 Digital and Analog 53

B.2 LIN Communication 71

B.3 CAN Pretended Networking 85

B.4 Port Expander 103

Website and Support 104

Revision Record 1

General Precautions in the Handling of MPU/MCU Products 2

Contents of Figures

Figure 4.1 State transition diagram of stand-by mode	9
Figure 4.2 Example of STOP mode transition	14
Figure 4.3 Example of DEEPSTOP mode transition	17
Figure 4.4 Example of Cyclic RUN mode transition	20
Figure 4.5 Example of Cyclic STOP mode transition	20
Figure 6.1 Block Diagram of the LPS	25
Figure 6.2 Block Diagram for the Digital mode of LPS (176-pin device).....	27
Figure 6.3 Operation of Digital Input Mode when the Input Value is not Changed (RUN Mode).....	28
Figure 6.4 Operation of Digital Input Mode when the Input Value is Changed (DEEPSTOP Mode).....	29
Figure 6.5 Operation of Analog Input Mode when the Conversion Result is within the Expected Range (RUN Mode).....	30
Figure 6.6 Operation of Analog Input Mode when the Conversion Result is not within the Expected Range (DEEPSTOP Mode).....	31
Figure 6.7 Basic Flow chart of the Mixed Mode	32
Figure 7.1 Cyclic Wake-up Calculation of Digital and Analog Inputs	39
Figure 7.2 Cyclic Wake-up Calculation of the LIN Communication Example.....	40
Figure 7.3 Flow Chart of the LIN Communication Example	42
Figure 7.4 Example of Partial Networking	43
Figure 7.5 Example of Pretended Networking.....	44
Figure 7.6 Flow Chart of the CAN Pretended Networking Example	45
Figure 7.7 Low-Power Calculation of the CAN Pretended Networking Example	46
Figure 7.8 Example of Port Expander (63-bit)	47

1. Background

The target of low-power operations is to reduce the average current consumption.

Typical low-power applications are *digital and analog I/O mode, periodic LIN communication, CAN communication with partial networking or pretended networking and port expander*. For these use cases, the following functionality is available:

- Support the stop or power-off operation of certain macros when there is no active operation.
- Support the usage of the Cyclic RUN and STOP operation, which is permitted for all peripherals of AWO area and RLIN3 only.
- Support the I/O toggle for digital and analog mode, compare the inputs with recent thresholds.

This document introduces the related macros:

- Power supply, described in section 3;
- Stand-by controller, described in section 4;
- Clock controller, described in section 5;
- Low-power sampler, described in section 6.

The typical use cases of low-power application are represented in section 7.

2. Reference Documents

This chapter contains information about the device reference documentation.

2.1 User's Manual

The user manual provides information about the functional behavior of the device.

- RH850/F1L User's Manual: R01UH0390EJxxxx
- RH850/F1M User's Manual: TBD
- RH850/F1H User's Manual: R01UH0445EJxxxx

2.2 Data Sheet

The data sheet provides information about the electrical behavior of the device.

- RH850/F1L Data Sheet:
 - 176 pin device: R01DS0170EJxxxx
 - 144 pin device: R01DS0210EJxxxx
 - 100 pin device: R01DS0211EJxxxx
 - 80 pin device: R01DS0212EJxxxx
 - 64 pin device: R01DS0213EJxxxx
 - 48 pin device: R01DS0214EJxxxx
- RH850/F1M Data Sheet: TBD
- RH850/F1H Data Sheet: TBD
 - 176 pin device: R01DS0234EJxxxx

3. Overview of power domains and power supply

The internal circuits of RH850/F1x are separated into two independent power domains:

- Always-On Area (AWO)
- Isolated Area (ISO)

These power domains are controlled by the power control of the AWO Area, which remains powered in all operating modes. To reduce the overall power consumption, the power supply of the ISO Area can be turned off based on the operation mode.

Dedicated on-chip voltage regulators generate the internal supply voltage for each power domain. The device RH850/F1x includes the following voltage supplies:

- Power supply REGVCC for the on-chip voltage regulators. The output voltages of the voltage regulators supply the digital circuits of its power domain.
- Power supplies EVCC and BVCC for I/O ports.
- Power supplies A0VREF and A1VREF for the A/D Converters and the associated I/O ports.

3.1 Power Supply Pins

Table 3.1 lists all power supply pins and the related macros:

Table 3-1 Power Supply Pins

Power supply	Power Supply Pins	Power Supply for	Voltage Range
Power supply for internal digital circuits	REGVCC	<ul style="list-style-type: none">• Voltage regulators for supply of the AWO area and ISO area• Port Group*¹ IP0	2.8V - 5.5V* ²
	AWOVCL		
	AWOVSS		
	ISOVCL		
	ISOVSS		
Power supply for I/O port	EVCC	<ul style="list-style-type: none">• Port groups*¹ JP0, P0, P1, P2, P8, P9, P20	2.8V - 5.5V* ²
	EVSS		
	BVCC	<ul style="list-style-type: none">• Port groups*¹ P10, P11, P12, P18	
	BVSS		
Power supply for A/D converters	A0VREF	<ul style="list-style-type: none">• Analog circuits of ADCA0, port group AP0	3V – 5.5V
	A0VSS		
	A1VREF	<ul style="list-style-type: none">• Analog circuits of ADCA1, port group*¹ AP1	
	A1VSS		

Notes: 1. The port groups in this table are related to RH850/F1L 176-pin device.

For other RH850/F1L devices please refer to *Hardware User's Manual R01UH0390EJxxxx* section 38.1.1 'Power Supply Pins'.

For RH850/F1H devices, please refer to *Hardware User's Manual R01UH0445EJxxxx* section 40.1.1 'Power Supply Pins'.

2. The maximum value of VPOC is 3.1V, for detailed information, please refer to *Data Sheet* section 1.26 'POC Characteristics'.

3.2 Power Domains Arrangement

Table 3.2 shows the functional distribution of the Power Domains:

Table 3-2 Functional modules and power domain

Power Domain	Functions
AWO Area	<ul style="list-style-type: none"> • STBC, Reset Controller • Retention RAM • MainOSC, SubOsc, Low Speed IntOSC, High Speed IntOSC, CLMA0, CLMA1 • WDTA0, RTCA_n, TAUJ0, ADCA0 • Port groups*1 JP0, P0, P1, P2, P8, AP0
ISO Area	<ul style="list-style-type: none"> • CPU Subsystem • Code Flash, Data Flash, Primary Local RAM, Secondary Local RAM • PLL, CLMA2 • WDAT1, DCRAN, TAUD_n, TAUB_n, TAUJ1*1, OSTM_n, PWM-Diag, CSIGN_n, CSIH_n, RSCAN_n, RLIN2_m, RLIN3_n, RIIC_n, ADCA1*1, Motor Control, ENCA_n, KR_n • Port groups*1 P9, P10, P11, P12, P18, P20, AP1

Notes: 1. The functions in this table are related to RH850/F1L 176-pin device.

For other RH850/F1L devices please refer to *Hardware User's Manual R01UH0390EJxxxx*.

For RH850/F1H devices, please refer to *Hardware User's Manual R01UH0445EJxxxx*.

4. Operation Modes

The RH850/F1x device supports the following operation modes:

- RUN mode
- HALT mode
- STOP mode
- DEEPSTOP mode
- Cyclic RUN mode
- Cyclic STOP mode

Figure 4.1 shows the transition of RUN mode and power-save modes.




Figure 4.1 State transition diagram of stand-by mode

4.1 Overview

Table 4.1 lists the definition and mode transition trigger of the operation modes:

Table 4-1 List of operation modes

Operation Mode	Definition	Mode Transition Trigger
RUN*1	All functions are operational	-
HALT	<ul style="list-style-type: none"> CPU operation stopped All clocks operation except clock for CPU core continue All areas are under power 	HALT instruction
STOP	Several clock supplies are stopped	Register
DEEPSTOP	Power supply of ISO area is turned off	Register
Cyclic RUN	<ul style="list-style-type: none"> CPU clock is 8MHz HS-IntOSC or MainOSC An instruction fetch from Retention RAM 	Wake-up factor (AWO interrupts)
Cyclic STOP	<ul style="list-style-type: none"> All functions stopped MOSC and RLIN3 still operating 	Register
Low-Power Sampler for cyclic wake-up*2	<ul style="list-style-type: none"> CPU operation stopped Port polling and A/D conversion executed by low-power sampler 	TAUJ interrupt

Notes: 1. The RUN mode is not discussed in this application note.

2. For detailed information of low-power sampler, please see section 6.

4.2 Details

4.2.1 HALT Mode

During HALT mode the CPU operation and the clock supply to CPU core are stopped, while clocks sources and peripherals (except ICU-S) continue to operate and all areas are under power.

HALT mode affects neither power domains nor clock domains.

According to Figure 4.1, the device can be transferred to HALT mode by HALT instruction executed on CPU.

The HALT mode can be terminated and the device returns to RUN mode, after any interrupt requests or exceptions such as debugging interrupts and relay breaks have been accepted.

Table 4.2 lists the operation status of the HALT mode.

Table 4-2 Operation status of HALT mode

Function	HALT Mode
Port	<ul style="list-style-type: none"> Port: Operable Pin: Operable
ISO	<ul style="list-style-type: none"> Port: Operable Pin: Operable
CPU core	Stop
DMA	Operable
Interrupt Controller (INTC)	Operable
External Memory Controller (MEMC)	Stop

External Interrupt		Operable
ICU-S		Stop
Power	AWO	Power on
	ISO	Power on
Clock	Main Oscillator	Oscillation enabled
	Sub Oscillator	Oscillation continues
	High Speed Internal Oscillator (HS IntOSC)	Oscillation continues
	Low Speed Internal Oscillator (LS IntOSC)	Oscillation continues
	PLL0	Operable
	CPUCLK	Run
Memory	Code Flash	Operable
	Data Flash	Operable
	Local RAM (Primary)	Operable
	Local RAM (Secondary)	Operable
	Retention RAM	Operable
Timer	Operating System Timer (OSTM)	Operable
	Window Watchdog Timer (WDTA0)	Operable
	Window Watchdog Timer (WDTA1)	Operable
	Timer Array Unit D (TAUD)	Operable
	Timer Array Unit B (TAUB)	Operable
	Timer Array Unit J0 (TAUJ0)	Operable
	Timer Array Unit J1 (TAUJ1)*1	Operable
	Real-time Counter (RTCA)	Operable
	Motor Control	Operable
	Encoder Timer (ENCA)	Operable
	PWM Diagnostic (PWM-Diag)	Operable
Communication	RLIN3	Operable
	RLIN2	Operable
	CSIG	Operable
	CSIH	Operable
	I2C Interface (RIIC)	Operable
	CAN Interface (RS-CAN)	Operable
Safety*2	CLMA0	Operable
	CLMA1	Operable
	CLMA2	Operable
	Data CRC (DCRA)	Operable
	Core Voltage Monitor (CVM)	Operable
	Power-On Clear (POC)	Operable
	Low-Voltage Indicator (LVI)	Operable
A/D Converter	AD-Converter (ADCA0)	Operable
	AD-Converter (ADCA1)*1	Operable
Key Return	Key return (KR)	Operable

Notes: 1. The functions in this table are related to RH850/F1L 176-pin device.

For other RH850/F1L devices please refer to *Hardware User's Manual R01UH0390EJxxxx*.

For RH850/F1H devices, please refer to *Hardware User's Manual R01UH0445EJxxxx*.

2. For the devices which support Temperature Sensor (TMPS), the TMPS is operable in HALT mode.

4.2.2 STOP Mode

In STOP mode, the clock supply to the CPU core and the CPU subsystem is stopped. The PLL operation is stopped, while the other clock sources can operate. In addition, all the related peripheral functions are stopped before the transition to STOP mode is made.

The contents of Local RAM and Retention RAM before the transition to STOP mode are remained. Limited peripherals on AWO and ISO area can operate.

The I/O buffers of areas in STOP mode (where the clock has been stopped) remain in the state before entering STOP mode (I/O buffer hold state is not entered).

Before starting STOP mode, the following setup is needed as the preparation for stand-by:


- Stop all of the peripheral functions to which the clock supply is to be stopped.
- Disable the interrupt handling by the CPU instruction “DI”.
- Set the interrupt control registers.
 - Set the RFxxx bit of **EI Level Interrupt Control** register ICxxx to 0, clear the interrupt request flag.
 - Set the MKxxx bit of the corresponding **EI Level Interrupt Control** register ICxxx.
To mask the interrupt of non-wake-up factor, this bit must be set to 1; to release the interrupt of wake-up factor, this bit must be set to 0.
- Set the wake-up related registers.
 - Clear the wake-up factor flag by using the **Wake-Up Factor Clear** registers WUFC0 and WUFC_ISO0.
 - Configure the corresponding bit of the **Wake-Up Factor Mask** registers WUFMSK0 and WUFMSK_ISO0: set 1 to disable the wake-up event; set 0 to enable wake-up event.
- Set the clock source related registers:
 - Set the xxxxSTPMSK bit of the corresponding **Stop Mask** registers CKSC_xxx_STPM.
To remain the clock domain of a macro in stand-by mode, this bit must be set to 1; to stop the clock domain of a macro, this bit must be set to 0.
 - Designate each clock source for oscillation or for stopping. Configure the **Stop Mask** register MOSCSTPM for MainOSC and ROSCSTPM for HS IntOSC to set the clock mask and select the clock source to be stopped or to continue operation.
 - For MOSCSTPM.MOSCSTPMSK =1 or ROSCSTPM.ROSCSTPMSK=1, the STOP request signal is masked, the corresponding clock source continues to operate in stand-by.
 - For MOSCSTPM.MOSCSTPMSK =0 or ROSCSTPM.ROSCSTPMSK=0, The STOP request signal is not masked, the clock source is stopped in stand-by. It is automatically restarted after wake-up from stand-by if was in operation before stand-by.

According to Figure 4.1, to shift the device into STOP mode, the STBC0STPT.STBC0STPTRG bit is set to 1.

The device can return to RUN mode from STOP mode, when a wake-up event is generated as configured in the corresponding WUF register.

For the detailed information for the operation status of STOP mode, please refer to Table 4.3 in section 4.2.3.

The transition procedure (example) to STOP mode is shown below in Figure 4.2.



5. This processing is optional. It is required to execute the interrupt handling after the wake-up.

Figure 4.2 Example of STOP mode transition

4.2.3 DEEPSTOP Mode

In DEEPSTOP mode, the clock supply to all areas and the power supply to the Isolated Area are stopped. Select the clock other than the PLL as the CPU operating clock, before the transition to DEEPSTOP mode is made.

The I/O buffers in DEEPSTOP mode are changing into I/O buffer hold state by default, i.e. the state of the buffer is frozen. The input or output remains in the state before entering DEEPSTOP mode, no external or internal signal can change its state until the I/O buffer hold state is terminated.

The preparation of DEEPSTOP mode is described in section 4.2.2.

According to Figure 4.1, if the STBC0PSC.STBC0DISTRG bit is set to 1, the device starts DEEPSTOP mode.

If a wake-up event is generated, the microcontroller returns from DEEPSTOP mode to RUN mode or Cyclic RUN mode:

- The wake-up factor 1 is determined by the wake-up factor flag WUF0 and WUF_ISO0. If a wake-up factor 1 is detected, the device returns from DEEPSTOP mode to RUN mode, and the operation is started from the reset address.
If a wake-up factor 2 is detected during DEEPSTOP mode, the device is transferred to Cyclic RUN mode.
- The wake-up factor 1 is determined by the wake-up factor flag WUF0 and WUF_ISO0.
The wake-up factor 2 is determined by the wake-up factor flag WUF20.
- If wake-up factor occurs, the ports in the Isolated Area maintain the I/O buffer hold state.
- Release the hold state of I/O buffer in the following order.
 - Re-configure the peripheral functions and port functions.
 - IOHOLD.IOHOLD = 0
- To execute an interrupt of the wake-up factor after the wake-up, evaluate the information of wake-up factor flag by software and set the interrupt request flag in the interrupt control register. When an interrupt is enabled by the CPU instruction “EI”, the generated wake-up interrupt is to be executed.

For the detailed information for the operation status of DEEPSTOP mode, please refer to table 4.3.

Table 4-3 Operation statuses of STOP and DEEPSTOP modes

Function		STOP Mode	DEEPSTOP Mode
Port	AWO	<ul style="list-style-type: none"> • Port: State before STOP/DEEPSTOP mode was set is retained • Pin: Operable 	
	ISO	<ul style="list-style-type: none"> • Port: State before STOP mode was set is retained • Pin: Operable 	<ul style="list-style-type: none"> • Port: Power off • Pin: State before DEEPSTOP mode was set is retained
CPU core		Stop	Power off
DMA		Stop	Power off
Interrupt Controller (INTC)		Stop	Power off
External Memory Controller (MEMC)		Stop	Power off
External Interrupt		Operable	Operable for wake-up

ICU-S		Stop	Power off
Power	AWO	Power on	Power on
	ISO	Power on	Power off
Clock	Main Oscillator	Oscillation enabled	
	Sub Oscillator	Oscillation continues	
	High Speed Internal Oscillator (HS IntOSC)	Oscillation enabled	
	Low Speed Internal Oscillator (LS IntOSC)	Oscillation continues	
	PLL0	Stop	Power off
	CPUCLK	Stop	Power off
Memory	Code Flash	Stop	Power off
	Data Flash	Stop	Power off
	Local RAM (Primary)	State before STOP mode was set is retained	Power off
	Local RAM (Secondary)	State before STOP mode was set is retained	Power off
	Retention RAM	State before STOP/DEEPSTOP mode was set is retained	
Timer	Operating System Timer (OSTM)	STOP	Power off
	Window Watchdog Timer (WDTA0)	Operable	Operable
	Window Watchdog Timer (WDTA1)	Operable	Power off
	Timer Array Unit D (TAUD)	STOP	Power off
	Timer Array Unit B (TAUB)	STOP	Power off
	Timer Array Unit J0 (TAUJ0)	Operable	Operable
	Timer Array Unit J1 (TAUJ1)*1	STOP	Power off
	Real-time Counter (RTCA)	Operable	Operable
	Motor Control	STOP	Power off
	Encoder Timer (ENCA)	STOP	Power off
	PWM Diagnostic (PWM-Diag)	STOP	Power off
Communication	RLIN3	Setting prohibited	Power off
	RLIN2	Setting prohibited	Power off
	CSIG	STOP	Power off
	CSIH	STOP	Power off
	I2C Interface (RIIC)	STOP	Power off
	CAN Interface (RS-CAN)	Operable	Power off
Safety*2	CLMA0	Operable	Operable
	CLMA1	Operable	Operable
	CLMA2	STOP	Power off
	Data CRC (DCRA)	STOP	Power off
	Core Voltage Monitor (CVM)	STOP	STOP
	Power-On Clear (POC)	Operable	Operable


	Low-Voltage Indicator (LVI)	Operable	Operable
A/D Converter	AD-Converter (ADCA0)	Setting prohibited	STOP
	AD-Converter (ADCA1)* ¹	STOP	Power off
Key Return	Key return (KR)	Operable	Power off

Notes: 1. The functions in this table are related to RH850/F1L 176-pin device.

For other RH850/F1L devices please refer to *Hardware User's Manual R01UH0390EJxxxx*.

For RH850/F1H devices, please refer to *Hardware User's Manual R01UH0445EJxxxx*.

2. For the devices which support Temperature Sensor (TMPS), the TMPS is not operable in STOP and DEEPSTOP mode.



- Notes: 1. When the operation of the peripheral function is stopped during operating due to the transition to the DEEPSTOP mode, the operation of the peripheral function may be incorrect. Therefore, before the transition to the DEEPSTOP mode, all of the peripheral functions whose clock supply is to be cut off, must be stopped.
2. After setting STBC0PSC = 02_H, wait for the transition to the DEEPSTOP mode by the unconditional loop.
3. The CPU starts the program from the reset vector after the generation of a wake-up event. The return from the DEEPSTOP mode by a reset can be checked by the RESF register. In addition, the generated wake-up event can be checked by the WUF0 and WUF_ISO0 registers.
4. This processing is optional. It is required to execute the interrupt handling after the wake-up.

Figure 4.3 Example of DEEPSTOP mode transition

The transition procedure (example) to DEEPSTOP mode is shown above in Figure 4.2.

4.2.4 Cyclic RUN and Cyclic STOP Mode

In Cyclic RUN mode, the functions except the CPU, AWO area peripheral function and RLIN3 are stopped.

In Cyclic STOP mode, the functions except the AWO area peripheral function and RLIN3 are stopped.

Before the transition to Cyclic RUN mode, the following preparation is necessary:

- Set up interval timer (TAUJ0) to serve as periodic wake-up trigger.
- Arrange the program for Cyclic RUN in the Retention RAM.
- Set the wake-up related registers.
 - Clear the wake-up factor flag by writing 1 to the register WUFC20.
 - Configure the corresponding bit of the WUGMSK20 register: set 1 to disable the wake-up event; set 0 to enable wake-up event.
- Make the transition to DEEPSTOP mode. For details on how to transit to DEEPSTOP mode, please refer to Section 4.2.3, DEEPSTOP mode.

As is shown in Figure 4.1, the operation shifts to Cyclic RUN mode from DEEPSTOP mode at the generation of wake-up factor 2, which is determined by the wake-up factor flag in register WUF20.

And the Cyclic RUN mode ends at the transition to the STOP mode by setting the STBC0STPT.STBC0STPTRG bit to 1, or the shift to the DEEPSTOP mode by setting the STBC0PSC.STBC0DISTRG bit to 1.

Table 4.4 lists the detailed operation status of Cyclic RUN mode.

Table 4-4 Operation Statuses of Cyclic RUN and Cyclic STOP modes

Function		Cyclic RUN Mode	Cyclic STOP Mode
Port	AWO	<ul style="list-style-type: none"> • Port: Operable • Pin: Operable 	<ul style="list-style-type: none"> • Port: State before Cyclic STOP mode was set is retained • Pin: Operable
	ISO	<ul style="list-style-type: none"> • Port: Operable • Pin: Operable 	<ul style="list-style-type: none"> • Port: Power off • Pin: State before Cyclic STOP mode was set is retained

CPU core		Instruction execution from Retention RAM	Stop
DMA		Setting prohibited	Stop
Interrupt Controller (INTC)		Operable	Stop
External Memory Controller (MEMC)		Setting prohibited	Stop
External Interrupt		Operable	Operable
ICU-S		Setting prohibited	Stop
Power	AWO	Power on	Power on
	ISO	Power on	Power off
Clock	Main Oscillator	Oscillation enabled	Stop or oscillation continues
	Sub Oscillator	Oscillation continues	
	High Speed Internal Oscillator (HS IntOSC)	Oscillation enabled	Setting prohibited
	Low Speed Internal Oscillator (LS IntOSC)	Oscillation continues	
	PLL0	Setting prohibited	Setting prohibited
	CPUCLK	Run	Stop
Memory	Code Flash	Access prohibited	Stop
	Data Flash	Access prohibited	Stop
	Local RAM (Primary)	Access prohibited	Stop
	Local RAM (Secondary)	Access prohibited	Stop
	Retention RAM	Operable	State before Cyclic STOP mode was set is retained
Timer	Operating System Timer (OSTM)	Setting prohibited	Setting prohibited
	Window Watchdog Timer (WDTA0)	Operable	Stop or operation continues
	Window Watchdog Timer (WDTA1)	STOP	STOP
	Timer Array Unit D (TAUD)	Setting prohibited	Setting prohibited
	Timer Array Unit B (TAUB)	Setting prohibited	Setting prohibited
	Timer Array Unit J0 (TAUJ0)	Operable	Stop or operation continues
	Timer Array Unit J1 (TAUJ1) ^{*1}	Setting prohibited	STOP
	Real-time Counter (RTCA)	Operable	Stop or operation continues
	Motor Control	Setting prohibited	Setting prohibited
	Encoder Timer (ENCA)	Setting prohibited	Setting prohibited
	PWM Diagnostic (PWM-Diag)	Setting prohibited	Setting prohibited
Communication	RLIN3	Operable	Stop or operation continues
	RLIN2	Setting prohibited	Setting prohibited
	CSIG	Setting prohibited	Setting prohibited
	CSIH	Setting prohibited	Setting prohibited
	I2C Interface (RIIC)	Setting prohibited	Setting prohibited
	CAN Interface (RS-CAN)	Setting prohibited	Setting prohibited
Safety ^{*2}	CLMA0	Operable	Operable
	CLMA1	Operable	Operable
	CLMA2	Setting prohibited	Setting prohibited

	Data CRC (DCRA)	Setting prohibited	Setting prohibited
	Core Voltage Monitor (CVM)	Setting prohibited	Setting prohibited
	Power-On Clear (POC)	Operable	Operable
	Low-Voltage Indicator (LVI)	Operable	Operable
A/D Converter	AD-Converter (ADCA0)	Operable	Operable
	AD-Converter (ADCA1) ^{*1}	Setting prohibited	Setting prohibited
Key Return	Key return (KR)	Setting prohibited	Setting prohibited


Notes: 1. The functions in this table are related to RH850/F1L 176-pin device.

For other RH850/F1L devices please refer to *Hardware User's Manual R01UH0390EJxxxx*.

For RH850/F1H devices, please refer to *Hardware User's Manual R01UH0445EJxxxx*.

2. For the devices which support Temperature Sensor (TMPS), the TMPS is not operable in Cyclic RUN and Cyclic STOP mode.

The transition procedure (example) to Cyclic RUN mode is shown below in Figure 4.4.



Notes: 1. When the mode shifts from the Cyclic RUN mode to the RUN mode by a wake-up event, it is via DEEPSTOP mode. The transition to the DEEPSTOP mode should be made in the processing of the interrupt vector for the wake-up event. In that case, the interrupt processing program on the Retention RAM must be allocated.

2. Before the transition to the DEEPSTOP mode, clear the flag for wake-up factor 2 in the WUFC20 register and set wake-up factor 2 that is to be used by the WUFMSK20 register. All the other processing for the transition to the DEEPSTOP mode is as usual.
3. The CPU starts the program from the top address on the Retention RAM after the generation of a wake-up event. The generated wake-up event can be checked by the WUF20 register.

Figure 4.4 Example of Cyclic RUN mode transition

For Cyclic STOP mode, the following setups must be done before the transition:

- The transition to Cyclic RUN mode must be finished.
- Set the wake-up related registers.
 - Clear the wake-up factor flag of the register WUFC20.
 - Configure the corresponding bit of the WUGMSK20 register: set 1 to disable the wake-up event; set 0 to enable wake-up event.

Referring to Figure 4.1, the operation shifts to Cyclic STOP mode when STBC0STPT.STBC0STPTR bit is set to 1.

The Cyclic STOP mode ends and switches to the Cyclic RUN mode at the generation of wake-up factor 1 or 2.

The transition procedure (example) to Cyclic STOP mode is shown below in Figure 4.5.




Figure 4.5 Example of Cyclic STOP mode transition

4.3 Wake-up Factors

For different mode transition, the device provides different category of wake-up events. Table 4.5 shows an overview of these wake-up factors and the operation after wake-up events.

Table 4-5 Overview of Wake-up Factors

Category	Mode Transition	Wake-up Factor	Operation after Wake-up	
			CPU Clock	Fetch Address
Interrupt	HALT → RUN	All interrupt factors	Clock setting before HALT mode	Next address before HALT mode was entered or interrupt vector
Wake-up 1	STOP → RUN	All wake-up factors	Clock setting before STOP mode	Next address before STOP mode was entered or interrupt vector
	DEEPSTOP → RUN	Wake-up factors of AWO area	Emergency Clock (8 MHz or 240 kHz)	RESET vector of code flash
	Cyclic RUN/STOP → RUN	All wake-up factors	Emergency Clock (8 MHz or 240 kHz)	RESET vector of code flash
Wake-up 2	DEEPSTOP → Cyclic RUN	Wake-up 2 factors of AWO area	Emergency Clock (8 MHz or 240 kHz)	RESET vector of retention RAM
	Cyclic STOP → Cyclic RUN	All wake-up 2 factors	Emergency Clock (8 MHz or 240 kHz)	Next address before Cyclic STOP mode was entered or interrupt vector
RESET	All states to RESET to RUN	All RESET factors	Emergency Clock (8 MHz or 240 kHz)	RESET vector of code flash

The wake-up events for terminating a power save mode are controlled and monitored by the following stand-by controller registers:

- **Wake-Up Mask registers:** WUFMSK0, WUFMSK20, WUFMSK_ISO0
Each bit of these registers is assigned to a certain wake-up event. Wake-up by this event is enabled if the corresponding mask bit is set to 0. Wake-up factor assigned to wake-up factor 1 and 2 should not to be enabled at the same mode.
- **Wake-Up Factor registers:** WUF0, WUF20, WUF_ISO0
Upon occurrence of an unmasked wake-up event, the associated wake-up factor flag is set to 1. The application program can identify the wake-up factor by using these registers.
- **Wake-Up Factor Clear registers:** WUFC0, WUFC20, WUFC_ISO0
In order to clear an occurred wake-up factor flag of a wake-up factor register (WUF0, WUF20, WUF_ISO0), the assigned bit of the related register has to be set to 1.

The wake-up factor flags in the wake-up factors registers (WUF0, WUF20, WUF_ISO0) indicate only the occurrence of a wake-up factor. Thus an asserted wake-up factor flag does not mean that the transition from stand-by to normal operation mode is already accomplished.

Table 4.6 and Table 4.7 list respectively the macros, which can return from stand-by mode by the corresponding wake-up factors 1 and 2.

For the same wake-up event, only wake-up factor 1 or wake-up factor 2 can be assigned, it is invalid to use both at the same time.

Table 4-6 Wake-up Factors 1 and Registers Assignments

Wake-up factors 1	Unit	Bit Position by WUFx registers	STOP → RUN	DEEPSTOP → RUN	Cyclic RUN → RUN ^{*1}	Cyclic STOP → RUN ^{*1}
NMI	Port	• WUF0	0	✓	✓	✓
WDTA0NMI	WDTA0	• WUFMSK0	1	✓	✓	✓
INTLVIL	LVI		2	✓	✓	✓
INTP0	Port		5	✓	✓	✓

INTP1	Port	• WUFC0	6	✓	✓	✓	✓
INTP2	Port		7	✓	✓	✓	✓
INTWDTA0	WDTA0		8	✓	✓	✓	✓
INTP3	Port		9	✓	✓	✓	✓
INTP4	Port		10	✓	✓	✓	✓
INTP5	Port		11	✓	✓	✓	✓
INTP10	Port		12	✓	✓	✓	✓
INTP11	Port		13	✓	✓	✓	✓
WUTRG1	LPS		14	✓	✓	✓	✓
INTTAUJ0I0	TAUJ0		15	✓	✓	✓	✓
INTTAUJ0I1	TAUJ0		16	✓	✓	✓	✓
INTTAUJ0I2	TAUJ0		17	✓	✓	✓	✓
INTTAUJ0I3	TAUJ0		18	✓	✓	✓	✓
WUTRG0	LPS		19	✓	✓	✓	✓
INTP6	Port		20	✓	✓	✓	✓
INTP7	Port		21	✓	✓	✓	✓
INTP8	Port		22	✓	✓	✓	✓
INTP12	Port		23	✓	✓	✓	✓
INTP9	Port		24	✓	✓	✓	✓
INTP13	Port		25	✓	✓	✓	✓
INTP14	Port		26	✓	✓	✓	✓
INTP15	Port		27	✓	✓	✓	✓
INTRTCA01S	RTCA0		28	✓	✓	✓	✓
INTRTCA0AL	RTCA0		29	✓	✓	✓	✓
INTRTCA0R	RTCA0		30	✓	✓	✓	✓
INTDCUTDI	JTAG		31	✓	✓	✓	✓
INTKR0	KR0	• WUF_IS O0 • WUFMS K_ISO0 • WUFC_I SO0	1	✓	-	-	-
INTRCANGRECC*2	RS-CAN		2	✓	-	-	-
INTRCAN0REC*2	RS-CAN		3	✓	-	-	-
INTRCAN1REC*2	RS-CAN		4	✓	-	-	-
INTRCAN2REC*2	RS-CAN		5	✓	-	-	-
INTRCAN3REC*2	RS-CAN		6	✓	-	-	-
INTRCAN4REC*2	RS-CAN		7	✓	-	-	-
INTRCAN5REC*2	RS-CAN		8	✓	-	-	-

Notes: 1. Returning to RUN from Cyclic RUN and Cyclic STOP, the transition is via DEEPSTOP.

2. By using the INTP external interrupt assigned to the alternate-function pin shared with the CAN reception pin, wake-up from DEEPSTOP is possible.

Table 4-7 Wake-up Factors 2 and Registers Assignments

Wake-up factors 2	Unit	Bit Position by WUFx registers	DEEPSTOP → Cyclic RUN	Cyclic STOP → Cyclic RUN
INTADCA0I0	ADCA0	• WUF20 • WUFMSK20 • WUFC20	0	✓
INTADCA0I1	ADCA0		1	✓
INTADCA0I2	ADCA0		2	✓
INTRLIN30	RLIN30		3	✓
INTTAUJ0I0	TAUJ0		4	✓
INTTAUJ0I1	TAUJ0		5	✓
INTTAUJ0I2	TAUJ0		6	✓
INTTAUJ0I3	TAUJ0		7	✓

INTRLIN31	RLIN31	8	-	✓
INTRLIN32	RLIN32	9	-	✓
INTRTCA01S	RTCA0	10	✓	✓
INTRTCA0AL	RTCA0	11	✓	✓
INTRTCA0R	RTCA0	12	✓	✓
INTRLIN33	RLIN33	13	-	✓
INTRLIN34	RLIN34	14	-	✓
INTRLIN35	RLIN35	15	-	✓

For device-dependent register assignments of the wake-up factors, please refer to *Hardware User's Manual*:

- *R01UH0390EJxxx* (For RH850/F1L devices) section 11.2.2.2 'Settings of Wake-Up Factors'.
- *R01UH0445EJxxx* (For RH850/F1H devices) section 12.2.2.2 'Settings of Wake-Up Factors'.

Furthermore, a wake-up event can also be generated by the On-Chip Debug (OCD) unit, if the microcontroller runs the application program in the following cases:

- the debugger issues a stop request
- a breakpoint is hit

In both cases any stand-by mode is terminated, if the OCD debug wake-up event is enabled as a wake-up factor via the WUFMSK0 register.

In addition, it is impossible to wake-up the microcontroller from stand-by mode by a manual stop via the debugger, if the OCD wake-up event is disabled. Thus it is recommended to enable the OCD wake-up for terminating all stand-by modes by setting WUFMSK0 [31] = 0.

4.4 Configuration

Depending on a certain application with stand-by operation, the clock source and clock supply which remain in power-down mode must be designate, using the stop mask registers (further details is discussed in section 5):

- **MainOSC Stop Mask** register MOSCSTPM;
- **HS IntOSC Stop Mask** register ROSCSTPM.ROSCSTPMASK;
- **Stop Mask** registers CKSC_xxx_STPM for corresponding macros.

If the operation includes Cyclic RUN mode, Retention RAM must be arranged before the transition.

To switch the microcontroller into a power-save mode, the certain registers as follows must be configured:

- Registers for wake-up events:
 - **Wake-Up Factor** registers WUF0, WUF20, WUF_ISO0.
 - **Wake-Up Factor Mask** registers WUFMSK0, WUFMSK20, WUFMSK_ISO0.
- Write-protected registers for power-save control:
 - **Power-Save Control** register STBC0PSC for DEEPSTOP mode.
 - **Power Stop Trigger** register STBC0STPT for STOP or Cyclic STOP mode.

After a wake-up event occurred, the relevant bits of the following registers must be released:

- To clear the detected wake-up factors:
 - Wake-Up Factor Clear** registers WUFC0, WUFC20, WUFC_ISO0.
- To release the I/O buffer hold state:
 - Write-protected register IOHOLD.

5. Clock Controller for Low-Power Configuration

For the device RH850/F1x, clock operation is able to be configured according to different peripherals in stand-by mode.

The clock supply depends on target stand-by modes and if peripheral is located on AWO or ISO area. Clock gating is applicable for the following peripherals:

- AWO
 - WDTA0, TAUJ0, RTCA0, ADCA0, Clock output.
- ISO
 - WDTA1, TAUD0, TAUJ1, ENCA0, TAUB, PWM-Diag, OSTM0, RLIN3n, RLIN2, RCAN, ADCA1.

According to section 4.2.2, if a clock source or peripheral is expected to be operable in stand-by mode, the following configuration is necessary:

- Select the clock source to be stopped or to continue. Configure the **Stop Mask** registers MOSCSTPM and ROSCSTPM.
 - If the mask bit is set to 1, the STOP request signal is masked. The corresponding clock source continues to operate in stand-by.
 - If the mask bit is 0, The STOP request signal is not masked. The clock source is stopped in stand-by. It is automatically restarted after wake-up from stand-by if was in operation before stand-by.
- Configure the **Clock Divider** registers CKSC_xxx_CTL for the related peripherals.
- Configure the **Stop Mask** registers CKSC_xxx_STPM for clock divider.
 - If the mask bit is set to 1, the corresponding clock divider continues to operate in stand-by mode.
 - If the mask bit is 0, the clock divider is stopped in stand-by mode.

6. Low-Power Sampler (LPS)

6.1 Overview

Low-power sampler provides a possibility for lowest power consumption of periodic input polling application, which uses only macros of AWO area, and doesn't require the CPU interaction.

To supervise the external input without consuming CPU resources, the low-power sampler (LPS) can check the digital input ports and analog input ports without the CPU.

Each RH850/F1x device contains a low-power sampler, including different channel configurations as is shown in Table 6.1.

A complete LPS application is related to the following macros: LPS, ADCA0, TAUJ0, STBC and clock controller.

Figure 6.1 shows a connection example (RH850/F1L 176-pin device) between the main components of the LPS and the external circuit.




Figure 6.1 Block Diagram of the LPS

This section contains a description of the generic functions and configuration for the Low-Power Sampler (LPS).

In this section, the individual LPS units are identified by the index “n”.

The number of digital port input channels for LPS port polling, as well as the number of analog input channels for A/D

converter, is indicated by the index “m”.

The external multiplexer select output signal for digital port is indicated by the index “k”.

LPS sequence start trigger input signal is indicated by the index “x”.

For RH850/F1x devices, n = 0, k = 0 to 2 (for F1L 48-Pin devices, k is not defined), x = 0 to 3. The index “m” is device-dependent, the detailed information is listed in the following Table.

Table 6-1 LPS Channels of RH850/F1x Devices

Devices		Channel Name	
		Digital Port Input DPINm	Analog Port Input ADCA0Im
RH850/ F1L Devices	48-PIN	3 Ch	8 Ch
	64-PIN	8 Ch	10 Ch
	80-PIN	12 Ch	11 Ch
	100-PIN	17 Ch	16 Ch
	144-PIN	24 Ch	16 Ch
	176-PIN		
RH850/ F1H Devices	176-PIN	24 Ch	16 Ch
	233-PIN		
	272-PIN		

6.2 Operation Modes

A LPS operation is started by interval timer TAUJ0 by AWO area, and ended by the wake-up factors or sequencer end. During the operation, the external events are checked periodically. There are 3 operation modes:

- digital mode
- analog mode
- mixed mode

6.2.1 Digital mode

According to Figure 6.1, the digital input ports DPINm are connected to the digital source. Port DPSELk is used to switch the external multiplexer (optional). The DPSELk output is switched for the number of times specified in the SCTLr register.

If the low-power sampler is set to digital mode, and the operation is triggered by the interval set by TAUJ0, the port check is then executed after the stabilization time as is set in register CNTVAL. The operation continues regardless whether the mode is the RUN mode or power-save mode.

When the HS IntOSC stops in stand-by mode, the operation of the HS IntOSC will be resumed while the sequencer is running.





Figure 6.2 Block Diagram for the Digital mode of LPS (F1L 176-pin device)

At the completion of checking all ports that have been set, an INTCWEND interrupt occurs. Referring to Figure 6.2, the input value of the port is compared with the reference value, which is set by the DPDSR0, DPDSRM, or DPDSRH register. If the input is different from the expected value, the wake-up factor WUTRG0 occurs.


Figure 6.3 shows an example of the operation in digital input mode, when the input value is not changed.



- Notes:
1. Set the SCTL.RDPEN bit to 1 by software to enable the digital input mode of the LPS.
 2. When the INTTAUJ0Ix interrupt specified by the SCTL.TJS bit is generated, the LPS enables the HS IntOSC to start the oscillation, and outputs the high level from the DPO pin and waits for the time specified by CNTVAL[7:0] to secure the stabilization of the external digital signal source.
 3. After the completion of the signal source stabilization, the LPS stores the DPIN[7:0] input value to the DPDIR0 register and increments the SELDP[2:0] pins to switch the external multiplexer.
 4. After the switching of the SELDP[2:0] pins, the sequencer sequentially stores the value to the DPDIR1 register and later and continues to increment the SELDP[2:0] pins.
 5. After the value is stored up to the DPDIR7 register, the INTCWEND interrupt is generated and the value is compared with the expected value set in the DPDSR0, DPDSRM, and DPDSRH registers.
 6. When the value is not different from the expected value, the wake-up factor WRUTR0 is not generated. The LPS stops the DPO output and returns to the waiting state for the trigger.

Figure 6.3 Operation of Digital Input Mode when the Input Value is not Changed (RUN Mode)

If the input value is changed, Figure 6.4 shows an example of the operation in this case.



- Notes:
1. Set the STBC0PSC.STBC0DISTRG bit to 1 to shift to the DEEPSTOP mode, while the SCTL.RDPEN bit is set to 1 by software to enable the digital input mode of the LPS.
 2. When the INTTAUJ0Ix interrupt specified by the SCTL.RTJS bit is generated, the LPS enables the HS IntOSC to start the oscillation.
 3. After the completion of the HS IntOSC stabilization time, the LPS outputs the high level from the DPO pin and waits for the time specified by CNTVAL[7:0] to secure the stabilization of the external digital signal source.
 4. After the completion of the signal source stabilization, the LPS stores the DPIN[23:0] input value to the DPDIMR0 register and the INTCWEND interrupt is generated.
 5. The value stored in the DPDIMR0 register is compared with the expected value set in the DPDSR0 register. When the value is different from the expected value, the wake-up factor WUTRG0 is generated.
 6. The CPU returns to RUN mode at the generation of WUTRG0. The DPO pin is driven high until the EVFR.DINEVF bit is cleared to 0 by software.

Figure 6.4 Operation of Digital Input Mode when the Input Value is Changed (DEEPSTOP Mode)

An overview of the LPS digital operation is illustrated in Figure 6.7 as a basic flow chart.


6.2.2 Analog Mode

In analog mode by LPS, the analog input ports which are connected to the analog source can be supervised.

After the operation is triggered by the interval set by TAUJ0, the port check is executed. The APO is set to 1, and the LPS outputs an A/D conversion trigger to the ADCA0 after the stabilization time. The operation continues regardless whether the mode is the RUN mode or power-save mode. When the HS IntOSC stops in stand-by mode, the operation of the HS IntOSC will be resumed while the sequencer is running. Thus no other clock source is allowed for ADC0 as LPS can only control HS IntOSC in stand-by mode.

The analog input is converted in ADCA0, and the conversion result is compared with the ADCA0 upper/lower limit. If the input signal is not in the expected voltage range, an INTADCA0ERR interrupt is generated. Meanwhile, the wake-up factor WUTRG1 occurs.

Figure 6.5 shows an example of the operation in analog input mode, when the conversion result is within the expected voltage range.



- Notes:
1. Set the conversion trigger, scan group, and expected range of the A/D converter by software. Then, set the SCTL.R.ADEN bit to 1 to enable the analog input mode of the LPS.
 2. When the INTTAUJ0Ix interrupt specified by the SCTL.R.TJS bit is generated, the LPS enables the HS IntOSC to start the oscillation, and outputs the high level from the APO pin at the same time it enables the A/D converter, and waits for the time specified by CNTVAL[15:8] to secure the stabilization of the external analog signal source. Set the stabilization time not less than 1 μ s.
 3. After the completion of the signal source stabilization, the LPS triggers the start of conversion to the A/D converter and then the A/D conversion of ADCA0Im ($m = 0$ to 15), set in the A/D converter scan group, is started.
 4. When the INTADCA0ERR interrupt is not generated as a result of A/D conversion, the LPS halts the A/D converter and resets the APO pin.

Figure 6.5 Operation of Analog Input Mode when the Conversion Result is within the Expected Range (RUN Mode)

Figure 6.6 shows an example of the operation in analog input mode, when the conversion result is not within the expected voltage range.




Figure 6.6 Operation of Analog Input Mode when the Conversion Result is not within the Expected Range (DEEPSTOP Mode)

For a generic flow chart of analog operation, please refer to Figure 6.7.

6.2.3 Mixed Mode

If digital mode and analog mode are both required in an application use case, the low-power sampler operates in the mixed mode.

Figure 6.7 illustrates the basic flow chart of the LPS mixed mode.




Figure 6.7 Basic Flow chart of the Mixed Mode

6.3 Configuration

This section describes the general configuration of low-power sampler and the related macros for the basic LPS application.

6.3.1 General Configuration for LPS application

According to Figure 6.1, a LPS application is related to the following macros: low-power sampler, stand-by controller, TAUJ0, ADCA0 (for analog or mixed mode) and pin functions.

TAUJ0 configuration:

The low-power sampler is started by the TAUJ0 trigger. To configure a TAUJ0 channel, the TAUJ0 registers listed below must be specified:

- TAUJ0 clock domain registers:
 - C_AWO_TAUJ Source Clock Selection register CKSC_ATAUJS_CTL,
 - C_AWO_TAUJ Clock Divider register CKSC_ATAUJD_CTL.
 Both of these registers are write-protected registers.
- TAUJ0 Prescaler clock Selection register TAUJ0TPS.
- TAUJ0 Channel Modes OS Register TAUJ0CMORm and TAUJ0 Channel Mode User Register TAUJ0CMURm, including the following bit setups:
 - Bit TAUJ0CMORm.TAUJ0MD[4:0]: selection of operation mode, here the interval timer mode is selected by setting TAUJ0MD[4:0] to 0_H;
 - Bit TAUJ0CMORm.TAUJ0COS[1:0]: decision of the timing to update the data register TAUJ0CDRm and status register TAUJ0CSRm;
 - Bit TAUJ0CMORm.TAUJ0STS[2:0]: selection of external start trigger, in this application, the software trigger is selected by setting TAUJ0STS[2:0] to 0_H;
 - Bit TAUJ0CMORm.TAUJ0MAS: setup of master or slave channel if synchronous channel operation is required;
 - Bit TAUJ0CMORm.TAUJ0CKS[1:0] and TAUJ0CMORm.TAUJ0CCS[1:0]: selection of operation and count clock, in this application, the TAUJ0CCS[1:0] is set to 0_H to specify the selected operation clock (TAUJ0CKS[1:0]) as count clock;
 - Bit TAUJ0CMURm.TAUJ0TIS[1:0]: configuration of a valid edge of input signal TAUJTINm.
- TAUJ0 simultaneous rewrite registers:
 - TAUJ0 channel Reload Data Enable register TAUJ0RDE,
 - TAUJ0 channel Reload Data Mode register TAUJ0RDM,
 - TAUJ0 channel Reload Data Trigger register TAUJ0RDT.
- TAUJ0 output registers:
 - TAUJ0 channel Output Enable register TAUJ0TOE,
 - TAUJ0 channel Output Mode register TAUJ0TOM,
 - TAUJ0 channel Output Configuration register TAUJ0TOC,
 - TAUJ0 channel Output Level register TAUJ0TOL,
 - TAUJ0 channel Output register TAUJ0TO.
- For debug operation, i.e. breakpoint, TAUJ0 Emulation register TAUJ0EMU.
- To start TAUJ0, set the corresponding bit of TAUJ0 Channel Start Trigger register TAUJ0TS to 1.

In a LPS application, the TAUJ0 is configured as an interval timer.

For detailed further information of TAUJ functions and configuration please refer to *Hardware User's Manual*:

- R01UH0390EJxxxx (for RH850/F1L devices) section 10.4.3 'Clock Selector Control Register' and section 24 'Timer Array Unit J'.

- *R01UH0445EJxxxx* (for RH850/F1H devices) *section 11.4.3 'Clock Selector Control Register' and section 27 'Timer Array Unit J'.*

Pin Functions configuration:

The LPS receives the input signals, while deriving the APO, DPO and DPSEL0 to 2 signals to the analog and digital sources. All the related pins operate in software I/O control alternative mode.

Besides, the analog source signals are output to ADCA0. The I/O pins for ADCA0 are special alternative functions, which are permanently connected to A/D module.

Therefore, the Pin functions must be specified before the application is started. The pin configuration is discussed respectively for digital and analog mode, referring to section 6.3.2 and 6.3.3.

LPS general configuration:

For the general LPS configuration, the start trigger must be selected, by specifying the bit TJS[1:0] of the LPS Control Register SCTL R.

6.3.2 Digital mode

In digital mode, the source signal, as well as the multiplexer selection signals is bounded to the low-power sampler, where the digital sensor control signal DPO is output.

Pin Functions configuration:

To enable these LPS input and output, the related pins must operate in software I/O control alternative mode, which is enabled by setting the following 2 registers:

- **Port Mode Control register PMCn:**
The register specifies the operation mode of the corresponding pin.
— For the related bit PMCn.PMCn_m = 0, the pin is switched to port mode;
— For the related bit PMCn.PMCn_m = 1, the pin is switched to alternative mode.
- **Port IP Control register PIPn:**
The register specifies the I/O control mode.
— For PIPn.PIPn_m = 0, the I/O mode of the relevant pin is selected by PMn register;
— For PIPn.PIPn_m = 1, the I/O mode is selected by the peripheral function.

In this mode, the pins operate as alternative functions. The I/O direction is selected by setting the PMn_m bit of the PMn register:

- The pin operates in alternative output mode when PMn_m = 0,
- The pin operates in alternative input mode when PMn_m = 1.

Table 6.2 shows the register setups for the 5 alternative functions, which can be selected using the port function control registers below:

- PFCn: Port Function Control register,
- PFCEn: Port Function Control Expansion register,
- PFCEAn: Port Function Control Additional Expansion register.

Table 6-2 Alternative Mode Selection Overview

Alternative-Function	Register					
	PMC	PIPC	PM	PFCAE	PFCE	PFC
Output Mode 1	1	0	0	0	0	0
Input Mode 1			1			
Output Mode 2			0	0	0	1
Input Mode 2			1			
Output Mode 3			0	0	1	0
Input Mode 3			1			
Output Mode 4			0	0	1	1
Input Mode 4			1			
Output Mode 5			0	1	0	0
Input Mode 5			1			

The necessary information to enable the LPS inputs and output ports in the device RH850/F1x can be found in Appendix A:

- Table A-1 lists the corresponding port functions and pin connections.
- The digital mode input and output in Table A-1 must be configured. DPSEL2 to DPSEL0 cannot be used simultaneously with DPIN10 to DPIN8, while they are assigned to the same alternate-function pins.

LPS configuration:

To switch the LPS into digital mode, the registers listed below must be specified:

- **DPIN Select registers DPSEL 0, DPSELM and DPSELH.**
These registers specify the ports to be employed in the application.
- **DPIN Data Set registers DPDSR0, DPDSRM and DPDSRH.**
These registers store the data to be compared with the data in **Data Input** registers DPDIMR0 to 7, which acquired the digital port input in the operation.
- **Count Value registers CNTVAL:**
This register specifies the stabilization time of the external circuits, i.e. the time when the DPO output is set to 1 to the time when the port input is acquired for the first time.
Bit 7 to 0 should be set for digital signal source.
The stabilization time can be calculated like this: $stabilization\ time = (1 / HS\ IntOSC) \times 16 \times set\ value$.
The typical stabilization time of digital mode is 50μs.
- **LPS Control register SCTL:**
This register specifies the digital mode of the corresponding pin.
— Set bit SCTL.TJS[1:0] to select the TAUJ0 channel, referring to section 6.3.1.
— Set bit SCTL.NUMDP[2:0] with the bit position 6 to 4, to specify the number of times the port is read in digital mode.
These bits above must be setup before the sequence operation is started, i.e. when SCTL.DPEN = 0, SCTL.ADEN = 0 and SOSTR.SOF = 0.
— After all the LPS configuration is finished, the bit SCTL.DPEN with the bit position 0 can be set to 1, to enable digital input mode.

The LPS status of digital mode can be checked in the following registers:

- **LPS Operation State register SOSTR.**
Bit SOSTR.SOF indicates the operating state of LPS:
— SOSTR.SOF = 1 means that the operation is in progress,

— SOSTR.SOF = 0 means that the operation is not started.

- **Event Flag register EVER.**
Bit EVER.DINEVF indicates the compare result of LPS:
— For EVER.DINEVF = 0, the result of comparison is match,
— For EVER.DINEVF = 1, the result of comparison is mismatch.

For further detailed information, please refer to *Hardware User's Manual*:

- *R01UH0390EJxxxx* (for RH850/F1L devices) *section 12.3 'Registers (LPS)'*.
- *R01UH0445EJxxxx* (for RH850/F1H devices) *section 13.3 'Registers (LPS)'*.

STBC Configuration:

A LPS Application is started in DEEPSTOP mode, and if a mismatch occurs, the microcontroller switches automatically into RUN mode from DEEPSTOP mode.

Therefore, the STBC macro must be configured as is described below:

- Set the **Wake-Up Factor Mask** registers WUFMSK0.
The wake-up factor WUTRG0 can be enabled by setting the bit WUFMSK0[19] of this register to 0.
- Start DEEPSTOP mode using the **Power Save Control** register STBC0PSC.
- After the operation mode of the MCU is switched into RUN mode:
— Clear the wake-up factor by writing 1 to the corresponding bit of the **Wake-Up Factor Clear** register WUFC0.
— Release the I/O hold state by writing 0 to the IOHOLD register.

6.3.3 Analog Mode

In analog mode, the input signals are connected to the A/D converter, the low-power sampler outputs the APO signal and triggers the ADCA0, and the stand-by controller receives the wake-up factor WUTRG1 and INTADCA0ERR if the input is out of the expected voltage range.

Pin Functions configuration:

To configure the LPS output signal APO, please refer to section 6.3.2 and Table A-1 in Appendix A.

Besides, the ADCA0 inputs are special alternative pins, which are permanently connected to A/D module. Thus the ADCA0 inputs are specified by directly connecting to the corresponding pins.

The pin assignments of the ADCA0 input channels and their related configuration used in this application note are listed in Table A-2 of Appendix A.

ADCA0 Configuration:

The following setup is required for using the ADCA0:

- **ADCA0 clock configuration:**
The clock signal for ADCA macro is selected in the clock controller through the **Source Clock Selection** register CKSC_AADCAS_CTL and **Clock Divider** register CKSC_AADCAD_CTL.
In this application, the HS IntOSC is selected by setting register CKSC_AADCAS_CTL 01_H.

For details to write these registers in RH850/F1L device, please refer to *Hardware User's Manual R01UH0390EJxxxx section 10.4.3 'Clock Selector Control Register'*.
For RH850/F1H device, please refer to *Hardware User's Manual R01UH0445EJxxxx section 11.4.3 'Clock Selector Control Register'*.
- **ADCA0 basic configuration with following points:**
— Setting of conversion method,

- Selection of 10-bit or 12-bit resolution,
- Selection of the conversion result alignment control,
- Configurations of the upper limit/lower limits; overwrite check for data registers; read and clear function for data registers.

Table 6.3 lists the registers and related bit positions in which the mentioned functions can be configured.

- ADCA0 scan group setups:
 - Configuration of start and end virtual channel of the scan group;
 - Setting of the scan mode, scan end interrupt enable, channel repeat times;
 - Specification of times for scanning, if the scan mode is selected for multicycle scan mode.
 For detailed information, please refer to Table 6.3.
- ADCA0 trigger setups:

In a LPS application, the ADCA0 is triggered by the low-power sampler, thus a hardware trigger is required for the A/D converter:

 - Select hardware trigger mode by setting 1 to bit ADCA0SGCRx.TRGMD of the Scan Group x Control register ADCA0SGCRx,
 - To set the LPS SEQADTRG trigger as the start trigger of the expected scan group x, the bit TxSEL4 of the A/D Conversion Trigger Select Control register ADCA0SGTSELx must be set to 1.

Table 6-3 ADCA0 Configuration*2

Function	Register	Bit Name	Bit Position
10-bit or 12-bit Resolution	ADCA0ADCR	CTYP	4
Left or Right Align		CRAC	5
Suspend Mode		SUSMTD[1:0]	1, 0
Read and Clear Disable/Enable	ADCA0SFTCR	RDCLRE	4
Upper/lower Limit Error Interrupt Disable/Enable		ULEIE	3
Overwrite Error Interrupt Disable/Enable		OWEIE	2
Sampling Time	ADCA0SMPCR	SMPT[7:0]	7 to 0
Upper Limit	ADCA0ULLMTBR0 to 2	ULMTB[11:0]	31 to 20
Lower Limit		LLMTB[11:0]	15 to 4
Scan Group x Start Virtual Channel	ADCA0SGVCSPx	VCSP[5:0]	5 to 0
Scan Group x End Virtual Channel	ADCA0SGVCEPx	VCEP[5:0]	5 to 0
Number of scans for Multicycle Mode*1	ADCA0SGMCYCRx	MCYC[1:0]	1 to 0
Multicycle or Continuous Scan Mode	ADCA0SGCRx	SCANMD	5
Scan End Interrupt Disable/Enable		ADIE	4
Channel Repeat Times Selection		SCT[1:0]	3 to 2
Trigger Mode		TRGMD	0
Hardware Trigger Selection	ADCA0SGSELx	TxSEL[8:0]	8 to 0

Notes: 1. Setup of this register is only required if the Multicycle scan mode is selected in register ADCA0SGCRx.

2. The setup details for RH850/F1L devices are described in *Hardware User's Manual R01UH0390EJxxxx section 29.3 'Registers (ADCA)'*.

For RH850/F1H devices, please refer to *Hardware User's Manual R01UH0445EJxxxx* section 32.3 'Registers (ADCA)'.

LPS configuration:

To switch the LPS into analog mode, the registers listed below must be specified:

- **Count Value registers CNTVAL:**
This register specifies the stabilization time of the external circuits, i.e. the time when the APO output is set to 1 to the time when the LPS outputs the A/D conversion trigger to ADCA0.
Bit 15 to 8 should be set for analog signal source.
The stabilization time can be calculated like this: $stabilization\ time = (1 / HS\ IntOSC) \times 16 \times set\ value$.
The typical stabilization time of analog mode is 100μs.
- **LPS Control register SCTL:**
This register specifies the digital mode of the corresponding pin.
— Set bit SCTL.TJS[1:0] to select the TAUJ0 channel, referring to section 6.3.1.
These bits must be setup before the sequence operation is started, i.e. when SCTL.DPEN = 0, SCTL.ADEN = 0 and SOSTR.SOF = 0.
— After all the LPS configuration is finished, the bit SCTL.ADEN with the bit position 1 can be set to 1, to enable analog input mode.

The LPS status of analog mode can be checked in the following registers:

- **LPS Operation State register SOSTR.**
Bit SOSTR.SOF indicates the operating state of LPS:
— SOSTR.SOF = 1 means that the operation is in progress,
— SOSTR.SOF = 0 means that the operation is not started.

For further detailed information, please see *Hardware User's Manual*:

- R01UH0390EJxxxx (for RH850/F1L) section 12.3 'Registers (LPS)'.
- R01UH0445EJxxxx (for RH850/F1H) section 13.3 'Registers (LPS)'.

STBC Configuration:

For analog mode, the STBC macro configuration is described below:

- Set the **Wake-Up Factor Mask** registers.
— The wake-up factor WUTRG1 can be enabled by setting WUFMSK0[14] = 0.
— If a cyclic operation is required after the A/D conversion, the wake-up factor INTADCA0Ix of the scan group x, which is employed for the application, can be enabled by setting 0 to the bit WUFMSK20[x] of register WUFMSK20, where x = 0 to 2.
- Start DEEPSTOP mode using the **Power Save Control** register STBC0PSC.
- After the operation mode of the MCU is switched into RUN mode:
— Clear the wake-up factor by writing 1 to the corresponding bit of the **Wake-Up Factor Clear** register WUFC0.
— Release the I/O hold state by setting 0 to the IOHOLD register.

6.3.4 Mixed Mode

According to Figure 6.7, the mixed mode is an operation mode includes both digital and analog mode. Therefore, the configuration of mixed mode is a combination of digital and analog mode.

For details, please refer to section 6.3.2 and 6.3.3.

7. Use Cases

This section enumerates several examples of the low-power operation in common use.

7.1 Digital and Analog

To present the cyclic wake-up example application, using both digital and analog mode of LPS, the following expected conditions are used for the setups:

- Cyclic Period: 40ms;
- Retention RAM: Data Hold;
- AWO: Peripheral operating, using LPS, TAUJ0 and ADCA0;
- ISO: Power off;
- Ta: 25 °C;
- Channels: 24 digital inputs and 8 analog inputs.

The flow chart of the application is illustrated in Figure 6.7.

Figure 7.1 shows the cyclic wake-up current calculation of digital and analog inputs.




Figure 7.1 Cyclic Wake-up Calculation of Digital and Analog Inputs

The configuration of the following macros is required for this example, the setup details are described in section 6.3:

- Clock domain,
- Pin functions,
- TAUJ0 timer,
- Stand-by controller,
- ADCA0,
- Low-power sampler.

7.2 LIN Communication

A LIN Communication application with cyclic operation provides the possibility to reduce the power consumption during LIN communication.

The test condition of the example software in this document is set as follows:

- Cyclic Period: 800ms;
- Retention RAM: Data Hold;
- AWO: Peripheral operating, using TAUJ0 and RLIN3;
- ISO: Power off & Cyclic RUN;
- Ta: 25 °C.

Figure 7.2 shows the cyclic wake-up calculation of the LIN communication example, the flow chart of which is shown in Figure 7.3.





Figure 7.2 Cyclic Wake-up Calculation of the LIN Communication Example



Notes: 1. TAUJ0 works here as a interval timer, the TAUJ0 ch1 is used here as a interval timer with the period of 800ms.

2. The MCU switches into Cyclic RUN mode.

3. After the MainOSC is started, the LIN communication initial setting is done during the stabilization time of the MainOSC.

4. To conserve energy, the operation mode is set to Cyclic STOP after the LIN communication is started.
5. When the LIN communication is finished, the wake-up factor occurs, the operation mode is then switched into cyclic RUN mode. Set stop to the MainOSC.
6. Start the interval timer ch2, and then the operation mode is set to DEEPSTOP.
7. Here, the period of the interval timer ch2 is set as 150ms.
8. The MCU switches into Cyclic RUN mode once the interval timer ch2 is triggered. The MainOSC is started and the interval timer ch2 is stopped for this cyclic period.
9. The SW checks if all LIN message are sent, if the completion of the LIN communication is detected, the operation mode is set to Cyclic STOP mode, the MainOSC is stopped; and then the MCU is switched into DEEPSTOP mode.

Figure 7.3 Flow Chart of the LIN Communication Example

The following additional configuration is required for this application:

- The setup of wake-up factor:
Set the Wake-Up Factor Mask registers WUFMSK20, remove the wake-up mask of related TAUJ0 and LIN channel.
The wake-up factors can be enabled by setting the corresponding bit of register WUFMSK20 to 0.
 - The configuration of LIN3:
In this application note, the LIN master mode is chosen for the software example. The following registers specify the LIN master mode.
 - LIN Wake-Up Baud Rate Select registers RLIN3nLWBR;
 - LIN Baud Rate Prescaler registers RLIN3nLBRP0 and RLIN3nLBRP1;
 - LIN Mode register RLIN3nLMD;
 - LIN Break Field Configuration register RLIN3nLBFC, LIN Space Configuration register RLIN3nLSC, and LIN Data Field Configuration register RLIN3nLDFC.
 - LIN Interrupt Enable register RLIN3nLIE and LIN Error Detection Enable register RLIN3nLEDE;
 - LIN Control register RLIN3nLCUC and LIN Transmission Control register RLIN3nLTRC;
 - LIN ID Buffer register RLIN3nLIDB and LIN Data Buffer registers RLIN3nLDBR1 to 8.
- For detailed configuration, please refer to RH850/F1L *Hardware User's Manual R01UH0390EJxxxx section 17.3 'Registers (RLIN3)'*.
Or RH850/F1H *Hardware User's Manual R01UH0445EJxxxx section 18.3 'Registers (RLIN3)'*.

7.3 CAN Communication

For a low-power CAN Communication application, there are 2 suggested network structures: partial networking and pretended networking.

7.3.1 Partial Networking

A partial networking comprises a central control node and its sub-network with normal network nodes.

The intention of this network structure is to save power by reconfiguring the network by a central control node. The central control node sends the dedicated central control message and defines the minimum active nodes and maximum inactive nodes in the sub-network.

After an active node is deactivated by switching from RUN mode to STOP mode, it cannot support the network any more. During a partial networking inactive phase, the inactive nodes are completely switched off and just wait on a network reconfiguration.

Figure 7.4 shows an example of partial networking for CAN communication.




Figure 7.4 Example of Partial Networking

A partial networking application can be treated as a special use case of pretended networking with only the message reception operation, please refer to *section 7.3.2* Figure 7.6.

7.3.2 Pretended Networking


In a pretended network mode the network nodes are defined active or degraded independently from a message reception or an interval timer. The network nodes enter a degraded mode by themselves but appear active to remainder of the network.

The intention of this network structure is to save power by adapting the CPU processing performance on the individual needs and current situation of the ECUs. For all nodes in pretended networking mode, their degradation of power cannot be detected by other nodes.

In a pretended network mode, a fully active node can be degraded by switching into STOP mode. Still, each individual network node maintains a minimum communication to the network and always continues watching the network for any conditions to resume full operation. As soon as the operations are finished in full operation, the node returns to low-power (STOP) mode.

Therefore, the networking nodes are internally suspending their activities upon local decisions. A degraded node is still supporting the network, the network is constituted with individual ECUs with no influence to each other, and does not need to be reconfigured.

Figure 7.5 illustrates an example of pretended networking.




- Notes:
1. When all the nodes are degraded as is shown in networking 1, the lowest power consumption of pretended networking can be achieved.
 2. In the networking 2, ECU2 and ECU3 with active tasks to communicate are waked up.
 3. In the networking 3, ECU2 is degraded as the operation is finished, ECU3 remains active mode. ECU1, ECU4 and ECU5 are waked up.

Figure 7.5 Example of Pretended Networking

For a typical pretended networking application, the CAN bus is fully active. 60 messages processed by CPU, are received through the efficient filtering by hardware per second, (6 active messages per 100 ms repeating cycle). If a wake-up event for CAN receiver occurs, the microcontroller wakes up and checks the received data.

Additionally, each node sends 10 messages per second with different content, (1 message every 100 ms cycle), in order to prove its liveliness. This is implemented using an internal timer, which triggers a wake-up operation.

The flow chart of this CAN communication process is shown below in Figure 7.6.



Notes: 1. TAUJ0 works here as a interval timer with the period of 100ms.

2. The networking node is set inactive, the CAN macro is switched into STOP mode.
In this application, the MainOSC remains in the stand-by mode.

3. If a message occurs in the CAN bus, the corresponding node is waked up and switched into RUN mode.
After the receeipt data is handled, the operation mode is set again to STOP mode.

4. When the TAUJ0 tigger occurs, the node is activatead, the MCU switches into RUN mode and starts to send the dedicated CAN message.
The operation mode is set to STOP mode again after the message is sent.

5. The partial networking is a special usecase of pretended networking, as a normal network member, each node repeats only the operation to receive data from centrial note for a network reconfiguration.

Figure 7.6 Flow Chart of the CAN Pretended Networking Example


Figure 7.7 shows the calculation of an example with typical CAN pretended networking.

In the best case, the node has no more tasks to perform, except for watching the bus and for maintaining the dialogue with the network management, i.e. there are no further operation for the node after reception of a message. In this document, the software emulation is carried out under this condition.

A real application may need more processing; therefore the test in this document will show the minimum power consumption what can be achieved.

The test condition of the example software in this document is set as follows:

- Cyclic Period: 100ms;
- Retention RAM: Data Hold;
- AWO: Peripheral operating, using TAUJ0;
- ISO: Peripheral operating, using RS-CAN;
- Ta: 25 °C.



- Notes: 1. TAUJ0 triggers every 100 ms, the microcontroller switches from STOP mode into RUN mode, a special message is sent to the CAN bus in order to prove the liveliness. After the message is sent, the microcontroller returns to STOP mode to reduce the average power consumption.
2. In this sample CAN pretended networking application, 6 messages per 100 ms cycle are received; after the wake-up event is triggered by the completion of the reception, the operation mode is switched into RUN mode. After the received message is handled by the CPU, the microcontroller returns to STOP mode.

Figure 7.7 Low-Power Calculation of the CAN Pretended Networking Example

The following additional configuration is required for this application:

- The setup of Wake-up factor:
Set the **Wake-Up Factor Mask** registers WUFMSK_ISO0, remove the wake-up mask of related TAUJ0 and CAN channel.
The wake-up factors can be enabled by setting the corresponding bit of register WUFMSK_ISO0 to 0.
- The configuration of CAN interface:
In the pretended networking mode, the global operating mode is selected for the global setting, as well as the communication mode for CAN channel setting.
To specify the RS-CAN, the following registers are used:
 - **CAN Global Control** register RSCAN0GCTR;
 - **CAN Channel Control** register RSCAN0CmCTR;
 - **CAN Global Configuration** register RSCAN0GCFG;
 - **CAN Channel Configuration** register RSCAN0CmCFG;
 - **CAN Receive Rule** registers:
 - **CAN Receive Rule Configuration** registers RSCAN0GAFLCFG0 and RSCAN0GAFLCFG1,
 - **CAN Receive Rule Entry Control** registers RSCAN0GAFLECTR,
 - **CAN Receive Rule ID** registers RSCAN0GAFLIDj,
 - **CAN Receive Rule Mask** registers RSCAN0GAFLMj,

- CAN Receive Rule Pointier registers RSCAN0GAFLP0j and RSCAN0GAFLP1j;
- CAN Buffer registers:
 - CAN Receive Buffer Number register RSCAN0RMNB,
 - CAN Receive FIFO Buffer Configuration and Control registers RSCAN0RFCCx,
 - CAN Transmit/receive FIFO Buffer Configuration and Control registers RSCAN0CFCCk,
 - CAN Transmit Queue Configuration and Control registers RSCAN0TXQCCk,
 - CAN Transmit History Configuration and Control registers RSCAN0THLCCk;

For detailed configuration, please refer to RH850/F1L *Hardware User's Manual R01UH0390EJxxxx* section 19.3 'Registers (RS-CAN)' and Section 19.10 'RS-CAN setting Procedure'.

Or RH850/F1H *Hardware User's Manual R01UH0445EJxxxx* section 20.3 'Registers (RS-CAN)' and Section 20.10 'RS-CAN setting Procedure'.

7.4 Port Expander

To implement port expansion by external multiplexer using low-power sampler, Figure 7.4 exemplifies the general circuit connection of 63-bit port polling.




Figure 7.8 Example of Port Expander (63-bit)

In this case, the low-power sampler operates in digital mode. The detailed configuration for this operation mode is described in section 6.3.1 and 6.3.2.

8. Summary

According to the description above, low-power operations provides a possibility to reduce the average current consumption.

The macros: Power Supply, STBC, Clock Controller and LPS, are related to low-power operations.

The RH850/F1x series supports the following power-save modes:

- HALT mode
- STOP mode
- DEEPSTOP mode
- Cyclic RUN mode
- Cyclic STOP mode

To implement the low-power operations, the corresponding macros must be configured according to the required application.

Appendix A Device Related Configuration

A.1 RH850/F1L

Referring to Table 6.1 and *Hardware User's Manual R01UH0390EJxxxx section 2 'Pin Function'*, the following tables provide the information to set up LPS I/O functions for the RH850/F1L devices.

Table A-1 LPS Port Functions and PIN Connection (RH850/F1L)

I/O function		Pin Name (Pn_m)	Alternative- Function	PIN Connection (x-Pin LQFP)					
				176	144	100	80	64	48
Digital Input	DPIN0	P8_1	Input Mode 2	81	65	43	36	28	24
	DPIN1	P0_3	Input Mode 3	21	16	9	9	7	7
	DPIN2	P8_2 / P8_0	Input Mode 2	38 / 80	30 / 64	19 / 42	17 / 35	13 / 27	23
	DPIN3	P8_3	Input Mode 2	82	66	44	37	29	-
	DPIN4	P8_4	Input Mode 2	83	67	45	38	30	-
	DPIN5	P0_7	Input Mode 2	70	58	40	34	-	-
	DPIN6	P0_8	Input Mode 2	69	57	39	33	-	-
	DPIN7	P0_9	Input Mode 2	68	56	38	32	-	-
	DPIN8	P0_4	Input Mode 4	23	18	11	11	9	-
	DPIN9	P0_5	Input Mode 2	24	19	12	12	10	-
	DPIN10	P0_6	Input Mode 2	25	20	13	13	11	-
	DPIN11	P0_10	Input Mode 2	67	55	37	31	-	-
	DPIN12	P0_11	Input Mode 2	26	21	14	-	-	-
	DPIN13	P0_12	Input Mode 2	27	22	15	-	-	-
	DPIN14	P8_10	Input Mode 2	39	31	20	-	-	-
	DPIN15	P8_11	Input Mode 2	40	32	21	-	-	-
	DPIN16	P8_12	Input Mode 2	41	33	22	-	-	-
	DPIN17	P1_5	Input Mode 2	74	62	-	-	-	-
	DPIN18	P1_6	Input Mode 2	73	61	-	-	-	-
	DPIN19	P1_7	Input Mode 2	72	60	-	-	-	-
	DPIN20	P1_9	Input Mode 2	52	42	-	-	-	-
	DPIN21	P1_10	Input Mode 2	51	41	-	-	-	-
	DPIN22	P1_11	Input Mode 2	50	40	-	-	-	-
	DPIN23	P1_3	Input Mode 2	33	28	-	-	-	-
Digital Mode Output	DPO	P0_0 / P0_2	Output Mode 4 / Output Mode 5	18 / 20	13 / 15	6 / 8	6 / 8	4 / 6	4 / 6
	SELDP0	P0_4	Output Mode 3	23	18	11	11	9	-
	SELDP1	P0_5	Output Mode 2	24	19	12	12	10	-
	SELDP2	P0_6	Output Mode 2	25	20	13	13	11	-

Analog Mode Output	APO	P0_1	Output Mode 4	19	14	7	7	5	5
-----------------------	-----	------	---------------	----	----	---	---	---	---

Table A-2 Analog Input Pin Functions and PIN Connection for LPS (RH850/F1L)

ADCA0 Analog Input	Pin Name (Pn_m)	PIN Connection (x-Pin LQFP)					
		176	144	100	80	64	48
ADCA0I0	AP0_0	106	90	68	53	44	34
ADCA0I1	AP0_1	105	89	67	52	43	33
ADCA0I2	AP0_2	104	88	66	51	42	32
ADCA0I3	AP0_3	103	87	65	50	41	31
ADCA0I4	AP0_4	102	86	64	49	40	30
ADCA0I5	AP0_5	101	85	63	48	39	29
ADCA0I6	AP0_6	100	84	62	47	38	28
ADCA0I7	AP0_7	99	83	61	46	37	27
ADCA0I8	AP0_8	98	82	60	45	36	-
ADCA0I9	AP0_9	97	81	59	44	35	-
ADCA0I10	AP0_10	96	80	58	43	-	-
ADCA0I11	AP0_11	95	79	57	-	-	-
ADCA0I12	AP0_12	94	78	56	-	-	-
ADCA0I13	AP0_13	93	77	55	-	-	-
ADCA0I14	AP0_14	92	76	54	-	-	-
ADCA0I15	AP0_15	91	75	53	-	-	-

A.2 RH850/F1H

Referring to Table 6.1 and *Hardware User's Manual R01UH0445EJxxxx section 2 'Pin Function'*, the following tables provide the information to set up LPS I/O functions for the RH850/F1H devices.

Table A-3 LPS Port Functions and PIN Connection (RH850/F1H)

I/O function		Pin Name (Pn_m)	Alternative- Function	PIN Connection (x-Pin LQFP)		
				272	233	176
Digital Input	DPIN0	P8_1	Input Mode 2	V13	T14	81
	DPIN1	P0_3	Input Mode 3	L3	K1	21
	DPIN2	P8_2 / P8_0	Input Mode 2	W2 / W14	U2 / U15	38 / 80
	DPIN3	P8_3	Input Mode 2	Y15	U16	82
	DPIN4	P8_4	Input Mode 2	W15	R14	83
	DPIN5	P0_7	Input Mode 2	U11	P11	70
	DPIN6	P0_8	Input Mode 2	V10	T12	69
	DPIN7	P0_9	Input Mode 2	U10	R10	68
	DPIN8	P0_4	Input Mode 4	N1	K3	23
	DPIN9	P0_5	Input Mode 2	N2	K2	24
	DPIN10	P0_6	Input Mode 2	M3	L3	25
	DPIN11	P0_10	Input Mode 2	Y12	T11	67
	DPIN12	P0_11	Input Mode 2	P1	L1	26
	DPIN13	P0_12	Input Mode 2	P2	L2	27
	DPIN14	P8_10	Input Mode 2	V3	P3	39
	DPIN15	P8_11	Input Mode 2	Y2	T3	40
	DPIN16	P8_12	Input Mode 2	U4	P4	41
	DPIN17	P1_5	Input Mode 2	Y13	U13	74
	DPIN18	P1_6	Input Mode 2	V11	R11	73
	DPIN19	P1_7	Input Mode 2	W12	U12	72
	DPIN20	P1_9	Input Mode 2	U6	R7	52
	DPIN21	P1_10	Input Mode 2	Y5	U5	51
	DPIN22	P1_11	Input Mode 2	V6	P6	50
	DPIN23	P1_3	Input Mode 2	R4	N3	33
Digital Mode Output	DPO	P0_0 / P0_2	Output Mode 4 / Output Mode 5	M1 / N4	J1 / J4	18 / 20
	SELDPO	P0_4	Output Mode 3	N1	K3	23
	SELDPO1	P0_5	Output Mode 2	N2	K2	24
	SELDPO2	P0_6	Output Mode 2	M3	L3	25
Analog Mode Output	APO	P0_1	Output Mode 4	M2	J2	19

Table A-4 Analog Input Pin Functions and PIN Connection for LPS (RH850/F1H)

ADCA0 Analog Input	Pin Name (Pn_m)	PIN Connection (x-Pin LQFP)		
		272	233	176
ADCA0I0	AP0_0	P20	K15	106
ADCA0I1	AP0_1	P19	L17	105
ADCA0I2	AP0_2	R20	L16	104
ADCA0I3	AP0_3	P18	M17	103
ADCA0I4	AP0_4	R19	L15	102
ADCA0I5	AP0_5	T20	M16	101
ADCA0I6	AP0_6	P17	N17	100
ADCA0I7	AP0_7	R18	N16	99
ADCA0I8	AP0_8	T19	M15	98
ADCA0I9	AP0_9	U20	P17	97
ADCA0I10	AP0_10	T18	P16	96
ADCA0I11	AP0_11	U19	N15	95
ADCA0I12	AP0_12	V20	R17	94
ADCA0I13	AP0_13	U18	P15	93
ADCA0I14	AP0_14	V19	R16	92
ADCA0I15	AP0_15	W20	T17	91

Appendix B Sample Program

The sample programs are based on the RH850/F1L device and the piggy board RH850-F1x-176PIN-MCU-Board-T1.

B.1 Digital and Analog

According to Section 7.1, for demonstration of the LPS function with mixed mode, the following setups are used in the following program:

- Cyclic Period: 5s (TAUJ0I0).
- Cyclic Period for LPS operation with DEEPSTOP mode: 40ms (TAUJ0I1); after 40ms, test the LPS operation with RUN and STOP mode, to compare the current difference.
- The ADCA0 upper limit is set to FFFH, while the lower limit is 5FFH.

The software can be divided into the following 5 steps.

1. ADCA configuration and initialization:

```

/*****
  Title: r_adc_init.c

  Init ADCA macro of the device
*****/

/*****
  Section: Includes
*****/
#include "device.h"
#include "dr7f701035_irq.h"
#include "icu_feret.h"
#include "r_adc_init.h"
#include <math.h>

/*****
  Section: Global Variables
*****/
uint32_t r_adc_BaseAddr;
uint8_t r_adc_ChMax;

/*****
  Section: Functions
*****/
/*****
  Function: R_ADC_getAddr

  Get the address of required ADC Unit
*/
uint32_t R_ADC_getAddr(uint8_t Unit)
{
    uint32_t addr = 0;
    switch (Unit)
    {
        case 0: addr = R_ADC0_BASE;
                break;
        case 1: addr = R_ADC1_BASE;
                break;
        default: break;
    }
    return addr;
}

/*****
  Function: R_ADC_getChMax

  Get the maximum channel number of the required ADC unit
*/
uint32_t R_ADC_getChMax(uint8_t Unit)
{
    uint32_t chMax = 0;
    switch (Unit)
    {

```

```

        case 0:  chMax = R_ADC0_CHANNEL_MAX;
                 break;
        case 1:  chMax = R_ADC1_CHANNEL_MAX;
                 break;
        default: break;
    }
    return chMax;
}

/*****
Function: R_ADC_SetFrequency

Select ADC Frequency
*/
void R_ADC_SetFrequency(uint8_t Unit, /* select ADC Unit */
                       uint32_t ClkSource, /* select the clock source */
                       uint32_t ClkDevide) /* select the clock divider */
{
    if (ClkSource <= 3 && ClkDevide <= 3){
        switch (Unit){
            case 0: /* Set ADC0 PCLK
                     0 -> Disable
                     1 -> fRH (8MHz, default)
                     2 -> fX
                     3 -> fPLL/2 */
                r_protected_write(PROTCMD0, CKSC_AADCAS_CTL, ClkSource);
                while(CKSC_AADCAS_ACT != ClkSource);
                /* Set ADC0 divider
                     0 -> Setting prohibited
                     1 -> /1 (default)
                     2 -> /2
                     3 -> Setting prohibited */
                r_protected_write(PROTCMD0, CKSC_AADCAD_CTL, ClkDevide);
                while(CKSC_AADCAD_ACT != ClkDevide);
                break;

            case 1: r_protected_write(PROTCMD1, CKSC_IADCAS_CTL, ClkSource);
                    while(CKSC_IADCAS_ACT != ClkSource);
                    r_protected_write(PROTCMD1, CKSC_IADCAD_CTL, ClkDevide);
                    while(CKSC_IADCAD_ACT != ClkDevide);
                    break;

            default: break;
        }
    }
}

/*****
Function: R_ADC_Init

initialize ADC
*/
void R_ADC_Init(uint8_t Unit,
                r_adc_Config_t * Config)
{
    r_adc_Group_t ScanGroup;
    uint8_t VChannel;
    r_adc_ULLimitCfg_t Ull_Num;

    r_adc_BaseAddr = R_ADC_getAddr(Unit);
    r_adc_ChMax = R_ADC_getChMax(Unit);

    if (Unit < R_ADC_UNIT_MAX)
    {
        R_ADC_Config(Unit, Config);

        /* configuration of upper/lower limit */
        for (Ull_Num = R_ADC_ULL_0; Ull_Num < R_ADC_ULL_LAST; Ull_Num++)
        {
            R_ADC_AssignULL(Unit, Ull_Num, Config);
        }

        /* configuration of virtual channel */
        for (VChannel = 0; VChannel < r_adc_ChMax; VChannel++)
        {
            R_ADC_ConfigVC (Unit, VChannel, Config);
        }
    }
}

```

```

    /* configuration of scan groups and hardware triggers */
    for (ScanGroup = R_ADC_SG_1; ScanGroup < R_ADC_SG_LAST; ScanGroup++)
    {
        R_ADC_ConfigSG(Unit, ScanGroup, Config);
        R_ADC_EnableHwTrigger(Unit, ScanGroup, Config);
    }
}
else
{
}
}

/*****
Function: R_ADC_Config

Basic configuration of the ADC for PWM diagnostics
*/
void R_ADC_Config(uint8_t Unit, r_adc_Config_t *Config)
{
    uint32_t      addr      = 0;
    uint16_t      reg_val   = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_ADCR;
        reg_val   = (Config->Align << 5) | (Config->Res << 4) | (Config->SuspendMode);
        R_WRITE16(addr, reg_val);

        addr      = r_adc_BaseAddr + R_ADC_SMPCR;
        reg_val   = Config->SmpTime;
        R_WRITE16(addr, reg_val);

        addr      = r_adc_BaseAddr + R_ADC_SFTCR;
        reg_val   = (Config->ResTreat << 4) | (Config->ULErrInfo << 3) | (Config->OWErrInfo << 2);
        R_WRITE16(addr, reg_val);
    }
    else
    {
    }
}

/*****
Function: R_ADC_AssignULL

Assign the Upper/Lower limit (voltage) for the A/D Conversion
*/
void R_ADC_AssignULL(uint8_t Unit,
                    r_adc_ULLimitCfg_t UllNum,
                    r_adc_Config_t * Config)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val   = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        if (UllNum < R_ADC_ULL_LAST)
        {
            if ((Config->ULL[UllNum]).Upper_Limit == 0xffff && (Config->ULL[UllNum]).Lower_Limit ==
0)
            {
                /* do nothing, use the intial value if the Upper-Lower Limit is not set */
            }
            else
            {
                if ((Config->ULL[UllNum]).Upper_Limit > (Config->ULL[UllNum]).Lower_Limit)
                {
                    reg_val = ((Config->ULL[UllNum]).Upper_Limit << 20) | ((Config->
>ULL[UllNum]).Lower_Limit << 4);
                    switch (UllNum)
                    {
                        case R_ADC_ULL_0: addr = r_adc_BaseAddr + R_ADC_ULMTBR0;
R_WRITE32(addr, reg_val);
break;
                        case R_ADC_ULL_1: addr = r_adc_BaseAddr + R_ADC_ULMTBR1;
R_WRITE32(addr, reg_val);
break;
                        case R_ADC_ULL_2: addr = r_adc_BaseAddr + R_ADC_ULMTBR2;

```

```

        R_WRITE32(addr, reg_val);
        break;
    default : break;
}
    }
else
{
}
}
}
else
{
}
}

/*****
Function: R_ADC_ConfigVC

Configuration of the ADC Virtual Channel
*/
void R_ADC_ConfigVC (uint8_t      Unit,
                    uint8_t      Channel,
                    r_adc_Config_t * ChCfg)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr = r_adc_BaseAddr + R_ADC_VCR(Channel);
        if (Channel < r_adc_ChMax)
        {
            if ((ChCfg->VCh[Channel]).MPXEnable)
            {
                if (((ChCfg->VCh[Channel]).MPXAddr) < 8) && (Unit == 0))
                {
                    reg_val = ((ChCfg->VCh[Channel]).MPXEnable << 15) | ((ChCfg->VCh[Channel]).MPXAddr << 12);
                }
                else
                {
                }
            }

            if ((ChCfg->VCh[Channel]).phyChannel < r_adc_ChMax)
            {
                reg_val |= ((ChCfg->VCh[Channel]).INT_VCEnd << 8) | ((ChCfg->VCh[Channel]).ULLCheck << 6) | ((ChCfg->VCh[Channel]).phyChannel);
                R_WRITE32(addr, reg_val);

                if ((ChCfg->VCh[Channel]).phyChPD)
                {
                    if ((ChCfg->VCh[Channel]).phyChannel <= 15)
                    {
                        addr      = r_adc_BaseAddr + R_ADC_PDCTL1;
                        reg_val = (ChCfg->VCh[Channel]).phyChPD << (ChCfg->VCh[Channel]).phyChannel;
                        R_WRITE32(addr, reg_val);
                    }
                    else if ((ChCfg->VCh[Channel]).phyChannel >= 16)
                    {
                        addr      = r_adc_BaseAddr + R_ADC_PDCTL2;
                        reg_val = (ChCfg->VCh[Channel]).phyChPD << ((ChCfg->VCh[Channel]).phyChannel - 16);
                        R_WRITE32(addr, reg_val);
                    }
                    else
                    {
                    }
                }
            }
        }
    }
    else
    {
    }
}
else
{
}
}

```



```

    {
    }
}

/*****
Function: R_ADC_ConfigSG

Configuration of the ADC Scan Group
*/
void R_ADC_ConfigSG(uint8_t      Unit,
                    r_adc_Group_t ScanGroup,
                    r_adc_Config_t* Config)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        if (R_ADC_SG_1 <= ScanGroup && ScanGroup < R_ADC_SG_LAST)
        {
            addr      = r_adc_BaseAddr + R_ADC_SGCR((ScanGroup+1));
            reg_val = ((Config->Group[ScanGroup]).Mode << 5) | ((Config->Group[ScanGroup]).Int_SGEnd
<< 4) | ((Config->Group[ScanGroup]).ConvNum << 2) | ((Config->Group[ScanGroup]).Trigger);
            R_WRITE32(addr, reg_val);

            if (!(Config->Group[ScanGroup]).Mode)
            {
                addr      = r_adc_BaseAddr + R_ADC_SGMCYCR((ScanGroup+1));
                reg_val = (Config->Group[ScanGroup]).SGNum;
                R_WRITE32(addr, reg_val);
            }

            if ((Config->Group[ScanGroup]).VcEnd < r_adc_ChMax && (Config->Group[ScanGroup]).VcStart
<= (Config->Group[ScanGroup]).VcEnd)
            {
                addr      = r_adc_BaseAddr + R_ADC_SGVCSP((ScanGroup+1));
                reg_val = (Config->Group[ScanGroup]).VcStart;
                R_WRITE32(addr, reg_val);

                addr      = r_adc_BaseAddr + R_ADC_SGVCEP((ScanGroup+1));
                reg_val = (Config->Group[ScanGroup]).VcEnd;
                R_WRITE32(addr, reg_val);
            }
            else
            {
            }
        }
        else
        {
        }
    }
}

/*****
Function: R_ADC_StartGroupConversion

Start the ADC Scan Group
*/
void R_ADC_StartGroupConversion(uint8_t      Unit,
                               r_adc_Group_t ChGr)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr = r_adc_BaseAddr + R_ADC_SGSTR;
        reg_val = (R_READ32(addr) >> (9 + ChGr)) & 0x1;

        if (reg_val == 0)
        {
            switch (ChGr)
            {
                case R_ADC_SG_1 :

```

```

        case R_ADC_SG_2 :
        case R_ADC_SG_3 :
            addr = r_adc_BaseAddr + R_ADC_SGSTCR(ChGr + 1);
            R_WRITE8(addr, 0x1);
            break;
        default :
            break;
    }
}
else
{
}
}
else
{
}
}

/*****
Function: R_ADC_Halt

Halt the ADC during conversion
*/
void R_ADC_Halt(uint8_t Unit)
{
    uint32_t      addr      = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_ADHALTR;
        R_WRITE32(addr, 0x1);
    }
    else
    {
    }
}

/*****
Function: R_ADC_EnableHwTrigger

Enable the hardware trigger for the corresponding scan group
*/
void R_ADC_EnableHwTrigger(uint8_t      Unit,
                           r_adc_Group_t ChGr,
                           r_adc_Config_t * Config)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val   = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_SGCR(ChGr + 1);
        reg_val   = R_READ32(addr) | 0x01;
        R_WRITE32(addr, reg_val);

        addr      = r_adc_BaseAddr + R_ADC_SGTSEL(ChGr + 1);
        switch (Unit)
        {
            case 0:
                reg_val = (Config->HwTrg[ChGr]).HwTrg0;
                R_WRITE32(addr, reg_val);
                break;
            case 1:
                reg_val = (Config->HwTrg[ChGr]).HwTrg1;
                R_WRITE32(addr, reg_val);
                break;
            default:
                break;
        }
    }
    else
    {
    }
}

/*****
Function: R_ADC_DisableHwTrigger

```

```

    Disable the hardware trigger for the corresponding scan group
*/
void R_ADC_DisableHwTrigger(uint8_t      Unit,
                           r_adc_Group_t Group)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val   = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_SGCR(Group + 1);
        reg_val   = R_READ32(addr) & (~0x01);
        R_WRITE32(addr, reg_val);

        addr      = r_adc_BaseAddr + R_ADC_SGTSEL(Group + 1);
        R_WRITE32(addr, 0x0);
    }
    else
    {
    }
}

/*****
Function: R_ADC_SDiagInit

Initialize the ADCA self-diagnose function
*/
void R_ADC_SDiagInit (uint8_t      Unit,
                     r_adc_Config_t * SDCfg)
{
    uint32_t      addr      = 0;
    volatile uint32_t reg_val = 0;
    uint8_t      Channel    = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_ADCR;
        reg_val   = R_READ32(addr);
        if (SDCfg->SDVol_En)
        {
            reg_val |= 0x80;
            R_WRITE32(addr, reg_val);
        }

        for (Channel = 0; Channel < r_adc_ChMax; Channel++)
        {
            if ((SDCfg->VCh[Channel]).phyChannel <= 15)
            {
                /* Hold value mode is only for virtual channel 33-35 */
                if (Channel >= 33)
                {
                    addr      = r_adc_BaseAddr + R_ADC_VCR(Channel);
                    reg_val   = R_READ32(addr) | ((SDCfg->VCh[Channel]).SDparams.SDmode << 9);
                    if (reg_val != 0)
                    {
                        R_WRITE32(addr, reg_val);
                    }
                }
            }

            /* select voltage mode and function input, if the voltage circuit is selected on */
            if (SDCfg->SDVol_En)
            {
                addr      = r_adc_BaseAddr + R_ADC_DGCTL0;
                reg_val   = (SDCfg->VCh[Channel]).SDparams.volmode;
                R_WRITE32(addr, reg_val);

                if ((SDCfg->VCh[Channel]).SDparams.SDinput)
                {
                    addr      = r_adc_BaseAddr + R_ADC_DGCTL1;
                    reg_val   = R_READ32(addr);
                    reg_val |= (0x1 << ((SDCfg->VCh[Channel]).phyChannel));
                    R_WRITE32(addr, reg_val);
                }
            }
        }
    }
}

```

```

    }
    else
    {
    }
}

/*****
Function: R_ADC_SDiagDeInit

Deinitialize the ADCA self-diagnose function
*/
void R_ADC_SDiagDeInit (uint8_t Unit)
{
    uint32_t      addr      = 0;
    volatile uint32_t reg_val = 0;
    uint8_t       Channel = 0;

    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_ADCR;
        reg_val    = R_READ32(addr);

        reg_val &= 0x7f;
        R_WRITE32(addr, reg_val);

        for (Channel = 33; Channel < r_adc_ChMax; Channel++)
        {
            addr      = r_adc_BaseAddr + R_ADC_VCR(Channel);
            reg_val    = R_READ32(addr);
            reg_val    &= ~(0x1 << 9);
            R_WRITE32(addr, reg_val);
        }

        /* select voltage mode and function input, if the voltage circuit is selected on */
        addr      = r_adc_BaseAddr + R_ADC_DGCTL0;
        R_WRITE32(addr, 0x0);

        addr      = r_adc_BaseAddr + R_ADC_DGCTL1;
        R_WRITE32(addr, 0x0);
    }
    else
    {
    }
}

/*****
Function: R_ADC_EnablePwmTrg

En/Disable the PWM trigger in ADC
*/
void R_ADC_EnablePwmTrg (uint8_t Unit, r_adc_PwmTrigger_t PwmEn)
{
    uint32_t      addr      = 0;
    uint32_t      reg_val = 0;
    if (Unit < R_ADC_UNIT_MAX)
    {
        addr      = r_adc_BaseAddr + R_ADC_PWDGCR;
        reg_val    = PwmEn;
        R_WRITE32(addr, reg_val);
    }
    else
    {
    }
}

/*****
Function: R_ADC_DbgSVSTOP

Enable the Debug SVSTOP
*/
void R_ADC_DbgSVSTOP (uint8_t Unit, r_adc_Emu_t AdcEmu)
{
    uint32_t addr = 0;

    r_adc_BaseAddr = R_ADC_getAddr(Unit);
    if (Unit < R_ADC_UNIT_MAX)
    {

```

```

    addr = r_adc_BaseAddr + R_ADC_EMUCR;
    switch (AdcEmu)
    {
        case R_ADC_SVSTOP_EFFECTIVE:
            R_WRITE8(addr, 0x0);
            addr = 0xffc58020;
            R_WRITE8(addr, 0xc0);
            break;
        case R_ADC_SVSTOP_IGNORED:
            R_WRITE8(addr, 0x80);
            break;
        default:
            break;
    }
}
else
{
}
}

/*****
Section: Interrupt Service Routines - ISR
*****/
/* Error interrupt initialization for the ADC */
void R_ADC_ISR_init (void)
{
    ICADCA0ERR = 0x05;          /* set the priority of the ADC Error Interrupt */
    ICADCA0ERR |= (0x01 << 6); /* ADC0 Error Interrupt enable */
}

```

2. LPS configuration and initialization:

```

/*****
Title: r_lps_init.c

Init LPS macro of the device
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_lps_init.h"

/*****
Section: Global API Functions
*****/
/*****
Function: R_LPS_INIT

Initialize LPS
*/
void R_LPS_Init (r_lps_Cfg_t * LpsCfg)
{
    uint32_t addr;
    uint16_t count_val;
    uint32_t reg_val;
    uint8_t lpsCh;
    r_lps_Multiplexer_t muxNum;
    uint32_t muxTemp;

    if ((LpsCfg->Mode) != 0)
    {
        /* Set the stabilization time for external digital & analog sensors */
        if (((LpsCfg->StbTimeuS).DigitalT <= 510) && ((LpsCfg->StbTimeuS).AnalogT <= 510))
        {
            addr = R_LPS_BASE + R_LPS_CNTVAL;
            count_val = (((LpsCfg->StbTimeuS).DigitalT) / 2) | (((LpsCfg->StbTimeuS).AnalogT) / 2)
<< 8);
            R_WRITE16(addr, count_val);
        }
        else
        {
            printf("\n Error: Invalid stabilization time for Digital or Analog source \n");
        }
    }
}

```

```

addr = R_LPS_BASE + R_LPS_SCTLR;
reg_val = ((LpsCfg->Mux) << 4) | ((LpsCfg->StrTrg) << 2);
R_WRITE32(addr, reg_val);

/* Enable the comparation of the data */
for (lpsCh = 0; lpsCh < R_LPS_CHANNEL_MAX; lpsCh++)
{
    reg_val |= ((LpsCfg->Comp[lpsCh]) << lpsCh);
}
addr = R_LPS_BASE + R_LPS_DPSEL0;
R_WRITE32(addr, reg_val);

addr = R_LPS_BASE + R_LPS_DPDSR0;
reg_val = (LpsCfg->CompRes).Comp0;
R_WRITE32(addr, reg_val);

if ((LpsCfg->Mux) != R_LPS_NO_MUX)
{
    for (muxNum = 0; muxNum < R_LPS_MUX_LAST; muxNum++)
    {
        muxTemp |= ((LpsCfg->CompMux[muxNum]) << muxNum);
    }

    addr = R_LPS_BASE + R_LPS_DPSEL0;
    reg_val = R_READ32(addr);
    reg_val |= muxTemp;
    R_WRITE32(addr, reg_val);

    switch (LpsCfg->Mux)
    {
        case R_LPS_MUX_2CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp;
            R_WRITE32(addr, reg_val);
            break;
        case R_LPS_MUX_3CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp | (muxTemp << 8);
            R_WRITE32(addr, reg_val);
            break;
        case R_LPS_MUX_4CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp | (muxTemp << 8) | (muxTemp << 16);
            R_WRITE32(addr, reg_val);
            break;
        case R_LPS_MUX_5CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp | (muxTemp << 8) | (muxTemp << 16) | (muxTemp << 24);
            R_WRITE32(addr, reg_val);
            break;
        case R_LPS_MUX_6CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp | (muxTemp << 8) | (muxTemp << 16) | (muxTemp << 24);
            R_WRITE32(addr, reg_val);
            addr = R_LPS_BASE + R_LPS_DPSELRH;
            reg_val = muxTemp;
            R_WRITE32(addr, reg_val);
            break;
        case R_LPS_MUX_7CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp | (muxTemp << 8) | (muxTemp << 16) | (muxTemp << 24);
            R_WRITE32(addr, reg_val);
            addr = R_LPS_BASE + R_LPS_DPSELRH;
            reg_val = muxTemp | (muxTemp << 8);
            R_WRITE32(addr, reg_val);
            break;
        case R_LPS_MUX_8CH:
            addr = R_LPS_BASE + R_LPS_DPSELRM;
            reg_val = muxTemp | (muxTemp << 8) | (muxTemp << 16) | (muxTemp << 24);
            R_WRITE32(addr, reg_val);
            addr = R_LPS_BASE + R_LPS_DPSELRH;
            reg_val = muxTemp | (muxTemp << 8) | (muxTemp << 16);
            R_WRITE32(addr, reg_val);
            break;
        default:
            break;
    }
}

```

```

        addr = R_LPS_BASE + R_LPS_DPDSRM;
        reg_val = ((LpsCfg->CompRes).Comp1) | ((LpsCfg->CompRes).Comp2 << 8) | ((LpsCfg->CompRes).Comp3 << 16) | ((LpsCfg->CompRes).Comp4 << 24);
        R_WRITE32(addr, reg_val);

        addr = R_LPS_BASE + R_LPS_DPDSRH;
        reg_val = ((LpsCfg->CompRes).Comp5) | ((LpsCfg->CompRes).Comp6 << 8) | ((LpsCfg->CompRes).Comp7 << 16);
        R_WRITE32(addr, reg_val);
    }
}
else
{
    printf("\n Error: Invalid LPS Mode \n");
}
}

/*****
Function: R_LPS_Str

Start LPS
*/
void R_LPS_Str (r_lps_cfg_t * LpsCfg)
{
    uint32_t addr;
    uint32_t reg_val;

    if ((LpsCfg->Mode) != 0)
    {
        addr = R_LPS_BASE + R_LPS_SCTLR;
        reg_val = R_READ32(addr);
        reg_val |= (LpsCfg->Mode);
        R_WRITE32(addr, reg_val);
    }
    else
    {
        printf("\n Error: Invalid LPS Mode \n");
    }
}

/*****
Function: R_LPS_Stp

Stop LPS
*/
void R_LPS_Stp ()
{
    uint32_t addr;
    uint32_t reg_val;

    addr = R_LPS_BASE + R_LPS_SCTLR;
    reg_val = R_READ32(addr) & 0xfc;
    R_WRITE32(addr, reg_val);
}

```

3. STBC configuration and initialization:

```

/*****
Title: r_stbc_init.c

Init STBC macro of the device
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_stbc_init.h"

/*****
Section: Functions
*****/
void R_STBC_Init (r_stbc_Mode_t Mode)
{
    asm ("di"); /* disable ints globally */
}

```

```

/* clear wake up factors */
while ( (WUF0!=0) || (WUF20!=0) || (WUF_ISO0!=0) )
{
    WUFC0      = 0xffffffff;
    WUFC20     = 0xffffffff;
    WUFC_ISO0  = 0xffffffff;
}

if (Mode == R_STBC_DEEPSTOP)
{
    /* Configure wakeup sources for DEEPSTOP mode:
       /* TAUJ0 channel 1: WUFMSK0[16]
       WUFMSK0 = 0xFFFEFFFF;          0b111111111111011111111111111111
       TAUJ0 channel 1 and LPS DPIN change wakeup: WUFMSK0[15] + WUFMSK0[19]
       WUFMSK0 = 0xFFFF6FFFF;        0b111111111111011011111111111111
       ADCA0 INTADCA0ERR.: WUFMSK0[14]
       WUFMSK0 = 0xFFFFBFFF;          0b111111111111110111111111111111
       TAUJ0 channel 1 + LPS DPIN change + ADCA0 INTADCA0ERR.: WUFMSK0[15] + WUFMSK0[19] +
WUFMSK0[14] */
       WUFMSK0 = 0xFFFF6BFFF;          /* 0b11111111111101100011111111111111 */
       WUFMSK20 = 0xFFFFFFFF;          /* 0b11111111111111111111111111111111 -> no run on RRAM
here */
    }
    else if (Mode == R_STBC_STOP)
    {
        /* Configure wakeup sources for STOP mode:
           /* TAUJ0 channel 0: WUFMSK0[15]
           WUFMSK0 = 0xFFFF7FFF;        0b111111111111110111111111111111
           TAUJ0 channel 0 and LPS DPIN change wakeup: WUFMSK0[15] + WUFMSK0[19]
           WUFMSK0 = 0xFFFF77FFF;        0b111111111111011011111111111111
           ADCA0 INTADCA0ERR.: WUFMSK0[14]
           WUFMSK0 = 0xFFFFBFFF;        0b111111111111110111111111111111
           TAUJ0 channel 0 + LPS DPIN change + ADCA0 INTADCA0ERR.: WUFMSK0[15] + WUFMSK0[19] +
WUFMSK0[14] */
           WUFMSK0 = 0xFFFF73FFF;        /* 0b11111111111101100111111111111111 */
           WUFMSK20 = 0xFFFFFFFF;        /* 0b11111111111111111111111111111111 -> no run on RRAM
here */
        }
    }
    else
    {
    }

    ICTAUJ0I0 &= ~(1<<12);          /* reset interrupt request flag of TAUJ0 channel 0 */

    P8 &= ~(1<<4);                  /* clear pin P8_4 to indicate sleep */

    /* trigger Standby and wait for CPU to fall asleep */
    if (Mode == R_STBC_DEEPSTOP)      /* DeepStop mode or CR */
    {
        /* clock handling */
        if ((CKSC_CPUCLKS_ACT == 0x03) || (CKSC_CPUCLKS_ACT == 0x02))
        {
            /* switch CPU CLK to HS int. OSC */
            r_protected_write(PROTCMD1, CKSC_CPUCLKS_CTL, 0x01);
            while (CKSC_CPUCLKS_ACT != 0x01);
        }

        /* Stop Main OSC */
        do{
            r_protected_write(PROTCMD0, MOSCE, 0x00000002);
        }while (MOSCS & (1<<2));      /* otherwise it will be active in RUN from RRAM! */

        /* Standby trigger */
        /* set the MCU to DEEPSTOP mode after the configuration of DEEPSTOP or Cyclic RUN mode */
        r_protected_write(PROTCMD0, STBC0PSC, 0x02);
    }
    else if (Mode == R_STBC_STOP)
    {
        /* trigger Stop and wait for CPU to fall asleep */
        r_protected_write(PROTCMD0, STBC0STPT, 0x01);
    }
    else
    {
    }
}

/* leaves this loop on re-wake event */

```



```

    while ( !(ICTAUJ0IO & (1<<12)) );
}

```

4. Port configuration and initialization:

```

/*****
Title: port_init.c

Init Port Functions of the device
*****/

/*****
Section: Includes
*****/
#include "r_port_init.h"

/*****
Section: Functions
*****/
/*****
Function: R_Port_Cfg

see: <port_init.h> for details
*/
void R_Port_Cfg(uint8_t Unit, r_port_cfg_t* PortFunc)
{
    uint32_t addr;
    uint16_t reg_val;

    if ((PortFunc -> Mode) == R_PORT_ALTMODE)
    {
        addr = R_PORT_BASE + PORT_PMC(Unit);
        reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
        R_WRITE16(addr, reg_val);

        addr = R_PORT_BASE + PORT_PM(Unit);
        switch ((PortFunc -> PortDirct))
        {
            case R_PORT_DIRCT_OUT:
                reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
                break;
            case R_PORT_DIRCT_IN :
                reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
                break;
            default:
                break;
        }
        R_WRITE16(addr, reg_val);

        switch ((PortFunc -> AltFunc))
        {
            case R_PORT_ALT_FUNC1:
                addr = R_PORT_BASE + PORT_PFC(Unit);
                reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
                R_WRITE16(addr, reg_val);
                addr = R_PORT_BASE + PORT_PFCE(Unit);
                reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
                R_WRITE16(addr, reg_val);
                addr = R_PORT_BASE + PORT_PFC AE(Unit);
                reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
                R_WRITE16(addr, reg_val);
                break;

            case R_PORT_ALT_FUNC2:
                addr = R_PORT_BASE + PORT_PFC(Unit);
                reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
                R_WRITE16(addr, reg_val);
                addr = R_PORT_BASE + PORT_PFCE(Unit);
                reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
                R_WRITE16(addr, reg_val);
                addr = R_PORT_BASE + PORT_PFC AE(Unit);
                reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
                R_WRITE16(addr, reg_val);
                break;

            case R_PORT_ALT_FUNC3:

```

```

        addr    = R_PORT_BASE + PORT_PFC(Unit);
        reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
        R_WRITE16(addr, reg_val);
        addr    = R_PORT_BASE + PORT_PFCE(Unit);
        reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
        R_WRITE16(addr, reg_val);
        addr    = R_PORT_BASE + PORT_PFCAE(Unit);
        reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
        R_WRITE16(addr, reg_val);
        break;

    case R_PORT_ALT_FUNC4:
        addr    = R_PORT_BASE + PORT_PFC(Unit);
        reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
        R_WRITE16(addr, reg_val);
        addr    = R_PORT_BASE + PORT_PFCE(Unit);
        reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
        R_WRITE16(addr, reg_val);
        addr    = R_PORT_BASE + PORT_PFCAE(Unit);
        reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
        R_WRITE16(addr, reg_val);
        break;

    case R_PORT_ALT_FUNC5:
        addr    = R_PORT_BASE + PORT_PFC(Unit);
        reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
        R_WRITE16(addr, reg_val);
        addr    = R_PORT_BASE + PORT_PFCE(Unit);
        reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
        R_WRITE16(addr, reg_val);
        addr    = R_PORT_BASE + PORT_PFCAE(Unit);
        reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
        R_WRITE16(addr, reg_val);
        break;

    default:
        break;
}
}
else if ((PortFunc -> Mode) == R_PORT_PORTMODE)
{
    if ((PortFunc -> PortDirct) == R_PORT_DIRCT_IN)
    {
        addr = R_PORT_BASE + PORT_PIBC(Unit);
        if ((PortFunc -> PSort) == R_PORT_AP)
        {
            addr += PORT_AP;
        }
        reg_val = (R_READ16(addr) | (0x1 << (PortFunc -> PortPin)));
        R_WRITE16(addr, reg_val);
    }
    else
    {
        addr = R_PORT_BASE + PORT_PM(Unit);
        if ((PortFunc -> PSort) == R_PORT_AP)
        {
            addr += PORT_AP;
        }
        reg_val = (R_READ16(addr) & ( ~(0x1 << (PortFunc -> PortPin))));
        R_WRITE16(addr, reg_val);
    }
}
}
}

```

5. Main test program:

```

/*****
Title: main.c

main test programm
*****/

/*****
Section: Includes
*****/
#include "device.h"

```

```

#include "r_adc_init.h"
#include "r_lps_init.h"
#include "r_stbc_init.h"
#include "r_port_init.h"
#include "Typedefs/r_test_def.h"

/*****
Section: Variables
*****/
uint8_t      r_loopCnt = 0;
r_adc_Config_t  loc_adcCfg;
r_lps_Cfg_t    loc_lpsCfg;
r_port_cfg_t   loc_port;

/*****
Section: Constants
*****/
Constant: loc_Test
*/
const r_test_Port_t loc_lpsPort[] =
{
/*      Function      Port      PortPin      AltFunc      PortDirct */
{ /* DPIN0 */      8,      1,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_IN },
{ /* DPIN1 */      0,      3,      R_PORT_ALT_FUNC3,      R_PORT_DIRECT_IN },
{ /* DPIN2 */      8,      2,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_IN },
{ /* DPIN3 */      8,      3,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_IN },
{ /* DPO */        0,      0,      R_PORT_ALT_FUNC4,      R_PORT_DIRECT_OUT },
{ /* APO */        0,      1,      R_PORT_ALT_FUNC4,      R_PORT_DIRECT_OUT },
{ /* CSCXFOUT */   0,      7,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_OUT },
};

/*****
Section: Functions
*****/
Function: R_Clock_Init
*/
void R_Clock_Init (void)
{
    if ( !(ROSCS & (1 << 2)) ) /* High speed int OSC not active? */
        r_protected_write(PROTCMD0, ROSCE, 0x01);

    /* stop main osc in standby (this is the default value) */
    MOSCSTPM = 0x02;
    /* stop int. 8MHz osc in standby (this is the default value) */
    ROSCSTPM = 0x02;

    /* Prepare MainOsz */
    if ( !(MOSCS & (1 << 2)) ) /* MOSCS inactive? */
    {
        MOSCC=0x05; /* Set MainOSC gain (8MHz < MOSC frequency =< 16MHz) */
        MOSCST=0xFFFF; /* Set MainOSC stabilization time to max (8,19 ms) */
        r_protected_write(PROTCMD0, MOSCE, 0x01); /* Trigger Enable (protected write) */
        while (MOSCS != 0x7); /* Wait for stable MainOSC */
    }

    if ( !(PLLS & (1 << 2)) ) /* PLL inactive? */
    {
        PLLC=0x00000227; /* 8MHz Main OSC --> 80MHz PLL */
        r_protected_write(PROTCMD1, PLLE, 0x01); /* enable PLL */
        while (PLLS != 0x07); /* Wait for stable PLL */
    }

    /* CPU Clock divider = /1 */
    if (CKSC_CPUCLKD_ACT != 0x01)
    {
        r_protected_write(PROTCMD1, CKSC_CPUCLKD_CTL, 0x01);
        while (CKSC_CPUCLKD_ACT != 0x01);
    }

    /* CPU clock -> PLL */
    if (CKSC_CPUCLKS_ACT != 0x03)
    {

```

```

        r_protected_write(PROTCMD1, CKSC_CPUCCLKS_CTL, 0x03);
        while(CKSC_CPUCCLKS_ACT != 0x03);
    }
}

/*****
Function: loc_tauj0_init
*/
void loc_tauj0_init (void)
{
    /* switch clock source to LS OSC - continues in Standby modes */
    r_protected_write(PROTCMD0, CKSC_ATAUJS_CTL, 0x03);

    while (CKSC_ATAUJS_ACT != 0x3) {};          // Wait for sync

    /* clock continues in standby modes in this domain */
    r_protected_write(PROTCMD0, CKSC_ATAUJD_STPM, 0x01);

    TAUJ0TPS = 0x0000; /* Prescaler = PCLK / 2^0 for all (240kHz/(2^0) = 240kHz) */
    TAUJ0TOM = 0x0000; /* Independent channel operation mode for output */
    TAUJ0TOC = 0x0000; /* Channel output operation mode 1 */
    TAUJ0TOL = 0x0000; /* Positive logic output */
    TAUJ0TOE = 0x0003; /* Enables TOM (channel output bit) operation via count operation (P8_0 /
P8_1) */
    TAUJ0TO = 0x0000; /* Outputs low level on TOUTn pin */

    TAUJ0RDE = 0x0000; /* Disables simultaneous rewrite of the data register */
    TAUJ0RDM = 0x0000; /* TAUJ0RDM selects the signal that controls simultaneous rewrite */

    /* Mode selection for interval timer */
    TAUJ0CMOR0 = 0x0000; /* Prescaler output CK0 and SW trigger start for channel 0 */
    TAUJ0CMUR0 = 0x0000; /* Detects a falling edge as the valid edge (not used) */

    TAUJ0CMOR1 = 0x0000; /* Prescaler output CK0 and SW trigger start for channel 1 */
    TAUJ0CMUR1 = 0x0000; /* Detects a falling edge as the valid edge (not used) */

    /* enable interrupt for TAUJ0 channel 0 */
    ICTAUJ0IO = 0x0047; /*reference table jump enabled */
}

/*****
Function: loc_adc_init
*/
void loc_adc_init(void)
{
    uint8_t i;

    R_ADC_DbgSVSTOP(0, R_ADC_SVSTOP_EFFECTIVE);
    R_ADC_DbgSVSTOP(1, R_ADC_SVSTOP_EFFECTIVE);

    R_ADC_SetFrequency(0, 3, 1);
    R_ADC_SetFrequency(1, 3, 1);

    /* general configuration */
    loc_adcCfg.Res = R_ADC_12BIT_RES;
    loc_adcCfg.ResTreat = R_ADC_RESULT_CLEARED;
    loc_adcCfg.Align = R_ADC_RIGHT_ALIGNED;
    loc_adcCfg.SuspendMode = R_ADC_SYNC_SUSPEND;
    loc_adcCfg.SmpTime = R_ADC_SLOW_SAMPLING;
    loc_adcCfg.ULErrInfo = R_ADC_GENERATE_ERR;
    loc_adcCfg.OWErrInfo = R_ADC_DONT_GENERATE_ERR;

    /* configure Upper-lower limit */
    loc_adcCfg.ULL[R_ADC_ULL_0].Upper_Limit = 0xffff;
    loc_adcCfg.ULL[R_ADC_ULL_0].Lower_Limit = 0x5fff;

    loc_adcCfg.Group[R_ADC_SG_1].Mode = R_ADC_CONTINUOUS_MODE;
    loc_adcCfg.Group[R_ADC_SG_1].SNum = R_ADC_SGCONV_ONCE;
    loc_adcCfg.Group[R_ADC_SG_1].Trigger = R_ADC_HW_TRIGGER;
    loc_adcCfg.Group[R_ADC_SG_1].Int_SGEnd = R_ADC_COVEND_EFFECTIVE;
    loc_adcCfg.Group[R_ADC_SG_1].VcStart = 0;
    loc_adcCfg.Group[R_ADC_SG_1].VcEnd = 3;
    loc_adcCfg.Group[R_ADC_SG_1].ConvNum = R_ADC_CONVERT_ONCE;

    loc_adcCfg.HwTrg[R_ADC_SG_1].HwTrg0 = R_ADC_SEQADTRG;

```

```

for (i = 0; i < 4; i++)
{
    loc_adcCfg.VCh[i].MPXEnable = R_ADC_NO_MPX;
    loc_adcCfg.VCh[i].INT_VCEnd = R_ADC_COVEND_IGNORED;
    loc_adcCfg.VCh[i].ULLCheck = R_ADC_ULL_0;
    loc_adcCfg.VCh[i].phyChPD = R_ADC_PULLDN_OFF;
}

loc_adcCfg.VCh[0].phyChannel = 2;
loc_adcCfg.VCh[1].phyChannel = 3;
loc_adcCfg.VCh[2].phyChannel = 4;
loc_adcCfg.VCh[3].phyChannel = 5;

R_ADC_Init(0, &loc_adcCfg);
R_ADC_ISR_init();
}

/*****
Function: loc_lps_init
*/
void loc_lps_init (void)
{
    loc_lpsCfg.Mode = R_LPS_MIXED;
    loc_lpsCfg.StbTimeuS.DigitalT = 50;
    loc_lpsCfg.StbTimeuS.AnalogT = 100;
    loc_lpsCfg.StrTrg = R_LPS_INTTAUJ0I1;
    loc_lpsCfg.Mux = R_LPS_NO_MUX;
    loc_lpsCfg.Comp[0] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[1] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[2] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[3] = R_LPS_COMPARE;
    loc_lpsCfg.CompRes.Comp0 = 0x07;

    R_LPS_Init(&loc_lpsCfg);
}

/*****
Function: loc_port_init
*/
void loc_port_init(void)
{
    uint8_t i;

    loc_port.PSort = R_PORT_P;
    loc_port.Mode = R_PORT_ALTMODE;

    for (i=0; i<7; i++)
    {
        loc_port.PortPin = loc_lpsPort[i].PortPin;
        loc_port.AltFunc = loc_lpsPort[i].AltFunc;
        loc_port.PortDirct = loc_lpsPort[i].PortDirct;
        R_Port_Cfg((loc_lpsPort[i].Port), &loc_port);
    }
}

/*****
Function: loc_fout_init
*/
void loc_fout_init()
{
    /* FOUT Clock Selection:
    0 Disable(Default)
    1 MOSC
    2 8MHzROSC
    3 240kHzROSC
    4 SOS
    5 CPLLCLK2
    6 PLLCLK4
    */
    r_protected_write(PROTCMD0, CKSC_AFOUTS_CTL, 2);
    while(CKSC_AFOUTS_ACT!=2);

    /* FOUT stop mask selection */
    CKSC_AFOUTS_STPM = 0x03; /* FOUT not stopped in standby */

    /* FOUT Divider Setting: Selected Clock / FOUTDIV */

```

```

    FOUTDIV = 10;
}

/*****
Section: Interrupt Service Routines - ISR
*****/
__interrupt void INTTAUJ0I0 (void)
{
    asm("nop");
}

__interrupt void INTADCA0ERR (void)
{
    asm("nop");
}

/*****
Section: Main function
*****/
void main(void)
{
    /* CPU to 80MHz., MOSC and HSOSC stoped in standby */
    R_Clock_Init();          /* see clock.c / device.h */

    asm("ei");                /* enable interrupts */

    /* in case of 1st startup after reset */
    if ( (WUF0 == 0) && (WUF20 == 0) && (WUF_ISO0 == 0) )
    {
        PMSR8 = 0x1C0000;    /* P8_2 to P8_4 are output */
        PMCSR8 = 0x1C0000;   /* P8_2 to P8_4 have port function */
        loc_port_init();
        loc_fout_init();     /* output clock on P0_7 (pin 70)*/
        loc_tauj0_init();    /* interval timer on int. osc */
        loc_adc_init();      /* ADCA0 on AWO area for LPS mixed mode */
        TAUJ0CDR0 = (240000 * R_WAKEUP_INTERVAL_S) - 1; /* configure wake-up interval: n * s */
        TAUJ0CDR1 = (240 * R_LPS_INTERVAL_MS) - 1;      /* LPS interval * ms */

        /* LPS Config incl. port config for DPO and DPIN0-2 */
        loc_lps_init();      /* n μs stabilization time for sampled inputs */

        /* Start trigger of timer TAUJ0 channels 0 & 1 */
        TAUJ0TS = 0x0003;
        r_loopCnt = 0;       /* global variable in RRAM */
    }
    else                      /* not reset but wake-up from Standby */
    {
        if ( (WUF0 & (1<<15)) || (WUF20 & (1<<4)) ) /* woke up by TAUJ0 channel 0? */
        {
            TAUJ0CMOR0 = 0x00;          /* Clear MD0 bit of TAUJ0 channel 0 */
            ICTAUJ0I0 &= ~(1<<12);     /* reset interrupt request flag of TAUJ0 channel 0 */
        }

        if(WUF0&(1<<14))                /* woke from DEEPSTOP by ADCA0 INTADCA0ERR? */
        {
            /*while(1);                  /* application specific code here (read ADCTL0ULER...)
*/
            ADCA0ECR = 0x0008;          /* Upper Limit/Lower Limit Error (ADCTL0ULER.ULE) clear */
        }

        if(WUF0&(1<<19))                /* woke up from DEEPSTOP by LPS (DPIN change)? */
        {
            /* save new DPIN state reference value to LPS*/
            EVFR = 0x00;                /* Reset event flag (DIN change was detected) */
        }
    }

    while(1)
    {
        P8 |= (1<<4);                  /* set pin P8_4 to indicate run */

        R_LPS_Stp();                    /* Stop Low Power Sequencer in RUN mode */
        ICTAUJ0I0 &= ~(1<<12);          /* reset interrupt request flag of TAUJ0 channel 0 */
        while ( !(ICTAUJ0I0 & (1<<12)) ); /* wait one timer cycle (= CPU RUN on 80MHz) */

        if (r_loopCnt == 0)             /* 1st loop for lps operation with DEEPSTOP mode */
        {

```

```

    R_LPS_Str(&loc_lpsCfg);    /* Low Power Sequencer START */
    r_loopCnt = 1;
    R_STBC_Init(R_STBC_DEEPPSTOP); /* Go to DEEPPSTOP, the HS Osc cis resumed when LPS is
started */
}

if (r_loopCnt == 1)          /* 2st loop for lps operation with STOP and RUN mode */
{
    P8 |= (1<<2);            /* indicate STOP mode entry */
    R_LPS_Str(&loc_lpsCfg);    /* Low Power Sequencer START */
    R_STBC_Init(R_STBC_STOP); /* wake-up from STOP will continue here */

    if( (WUF0&(1<<14)) || (WUF0&(1<<19)) ) /* check for wake up from STOP by LPS or ADC */
    {
        /* save new DPIN state reference value to LPS*/
        EVFR = 0x00;          /* Reset event flag (DIN change was detected) */
        ADCA0ECR = 0x0008; /* Upper Limit/Lower Limit Error (ADCTL0ULER.ULE) clear */
    }

    r_loopCnt = 0;            /* reset r_loopCnt */
    P8 &= ~(1<<2);           /* indicate end of STOP mode */
}
}
}

```

B.2 LIN Communication

According to Section 7.2, for demonstration of the low-power LIN communication, the following setups are used in the following program:

- Cyclic Period: 800ms (TAUJ0I0).
- Wait Period between the 1st and 2nd LIN operation: 150ms (TAUJ0I1).
- RLIN30 master mode is configured for the test.

The software can be divided into the following 5 steps.

1. Cyclic RUN operation for RRAM:

```

/*****
Title: r_cyclicrun_main.c

Cyclic RUN operation code
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_cyclicrun_init.h"

#pragma ghs section text = ".CR_CODE_RRAM"
#pragma ghs section bss = ".rbss"
#pragma ghs section sbss = ".rsbss"

/*****
Section: Variables
*****/
/* global variables placed in RRAM (Variables needs to be initialized in user software) */
uint8_t loop_count;

/*****
Section: Functions
*****/
/*****
Function: R_CyclicRun_Main
This is the code loacted and executed in RRAM in cyclic run mode
*/
void R_CyclicRun_Main(void)
{
    /* re-initialize clocks if needed */
    if (WUF20 & (1<<4)) /* woke up by TAUJ0 channel 0? */

```

```

{
    if (ROSCS != 0x07)      /* High speed int OSC not running? */
    {
        /* Restart High Speed INT OSC */
        r_protected_write(PROTCMD0,ROSCE,0x01);
        while(ROSCS != 0x07)
            asm("nop");
    }
    P8 |= (1<<3);          /* set pin P8_3 to indicate cyclic run mode */
}

ICTAUJ0I0 &= ~(1<<12);    // reset interrupt request flag of TAUJ0
channel 0
while ( !(ICTAUJ0I0 & (1<<12)) ); // wait one timer cycle (= CPU RUN on 8MHz)

/* clear wake up factors */
while ( (WUF0!=0) || (WUF20!=0) || (WUF_ISO0!=0) )
{
    WUFC0      = 0xffffffff;
    WUFC20     = 0xffffffff;
    WUFC_ISO0  = 0xffffffff;
}

/* Configure wakeup factor to return to RUN mode via DEEPSLEEP */
WUFMSK20 = 0xFFFFFFFF;    /* 0b11111111111111111111111111111111 */
WUFMSK0  = 0xFFFF7FFF;    /* 0b11111111111111110111111111111111 TAUJ0 only */

P8 &= ~(1<<3);          /* clear pin P8_3 to indicate cyclic run mode leave */

/* trigger Standby and wait for CPU to fall asleep */
r_protected_write(PROTCMD0,STBC0PSC ,0x02); /*STBC0PSC.STBC0DISTRG */

while(1);               /* go to sleep */
}

```

- Copy the code above to the RRAM when Cyclic RUN mode is required.

```

/*****
Title: r_cyclicrun_copy.c

Copy the operation code to RRAM
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_cyclicrun_init.h"

#pragma ghs section text = ".CR_CODE_ROM"

void R_CyclicRun_Copy(uint32_t destination)
{
    uint32_t curSrcAddr;
    uint32_t nextSrcAddr;
    uint32_t destAddr;
    uint32_t curSize;
    uint32_t nextSize;

    destAddr = destination;
    curSrcAddr = 0;
    nextSrcAddr = 0;
    curSize = 0;
    nextSize = 0;

    /* Copy sections */
    r_cyclicrun_CRintvec_CalcRange(&curSrcAddr, &curSize );

    if( curSize > 0 )
    {
        destAddr = R_CyclicRun_CopySec(curSrcAddr, destAddr, curSize);
    }

    r_cyclicrun_CRcode_CalcRange(&nextSrcAddr, &nextSize );

    if( nextSize > 0 )

```



```

    {
        destAddr = R_CyclicRun_CopySec(nextSrcAddr, destAddr, nextSize);
    }
}

uint32_t R_CyclicRun_CopySec(uint32_t addSrc_u32, uint32_t addDest_u32, uint32_t size_u32 )
{
    /* Copy section */
    size_u32 = ( size_u32 + 3 ) >> 2;
    for( ; size_u32 > 0; size_u32-- )
    {
        *( (uint32_t *)addDest_u32 ) = *((uint32_t *)addSrc_u32);
        addDest_u32 += 4;
        addSrc_u32  += 4;
    }

    return addDest_u32;
}

#pragma asm

.section ".CR_CODE_RRAM",.text
.globl _r_cyclicrun_CRintvec_CalcRange

_r_cyclicrun_CRintvec_CalcRange:
    /* calculate section start address */
    movea    lo(__ghsbegin_CR_CODE_RRAM_intvec), zero, r10
    movhi    hi(__ghsbegin_CR_CODE_RRAM_intvec), r10, r10

    /* calculate section size */
    movea    lo(__ghsend_CR_CODE_RRAM_intvec), zero, r11
    movhi    hi(__ghsend_CR_CODE_RRAM_intvec), r11, r11

    st.w     r10, 0[r6]
    sub      r10, r11
    st.w     r11, 0[r7]

    jmp      lp

.section ".CR_CODE_RRAM",.text
.globl _r_cyclicrun_CRcode_CalcRange

_r_cyclicrun_CRcode_CalcRange:
    /* calculate section start address */
    movea    lo(__ghsbegin_CR_CODE_RRAM), zero, r10
    movhi    hi(__ghsbegin_CR_CODE_RRAM), r10, r10

    /* calculate section size */
    movea    lo(__ghsend_CR_CODE_RRAM), zero, r11
    movhi    hi(__ghsend_CR_CODE_RRAM), r11, r11

    st.w     r10, 0[r6]
    sub      r10, r11
    st.w     r11, 0[r7]

    jmp      lp

#pragma endasm

```

- The assembler code for Cyclic RUN mode.

```

-----
-- Environment:
--           Device:          R7F7010352AFP
--           IDE:             GHS Multi for V800  V6.xx or later
-----

-----
----- Selection of external interrupt service handler
----- User modifiable section
----- Please uncomment the required interrupt service handler
-----

-----
----- Basic Initialisation of the controller

```

```

----- User modifiable section
-----
.weak __ghsbegin_sda_start
.weak __lowinit
.section ".CR_CODE_RRAM_intvec",.text
.globl __cc_RESET
__cc_RESET:
-- Initialization of the global pointer
movhi hi(__ghsbegin_sdabase),zero,gp
movea lo(__ghsbegin_sdabase),gp,gp

-- Initialization of the text pointer
movhi hi(__ghsbegin_robase),zero,tp
movea lo(__ghsbegin_robase),tp,tp

-- Initialization of the stack pointer
movhi hi(__ghsend_stack-4),zero,sp
movea lo(__ghsend_stack-4),sp,sp
mov -4,r1
and r1,sp

mov 0, r28 -- Clear FP (to terminate stack traces).
jarl localpic, lp
localpic:
mov lp,r29 -- Set up local PIC register r29.

mov r8,r9 -- Shift args down by 1.
mov r7,r8
mov r6,r7

-- Use .sdabase by default
mov __ghsbegin_sdabase, gp
cmp zero,r5
be got_sdabase
-- Use .sda_start/.sda_end
mov __ghsbegin_sda_start, gp
noerr:
cmp zero,r5
be got_sdabase
-- Use .sda_start/.sda_end. Add the linker-time offset of __gp from
-- .sda_start to gp
mov __gp, r10
mov __ghsbegin_sda_start, r5
sub r5,r10
add r10,gp
jr gp_done
got_sdabase:
addi 0x4000,gp,gp -- Point gp 32K past SDA start
addi 0x4000,gp,gp
gp_done:
-- even under a debug server, we initialize r5
mov __tp, r5

-- Jump to the initialisation functions of the library
-- and from there to main()
jr _R_CyclicRun_Main
-----

```

2. RLIN3 configuration and initialization:

```

/*****
Title: r_rlin3_init.c

Init RLIN3 macro of the device
*****/

/*****
Section: Includes
*****/
#include "r_rlin3_init.h"
#include <stdio.h>
#include <math.h>

/*****
Section: Local Variables
*****/

```

```

/*****
Section: Global Functions
*****/
/*****
Function: R_SYS_RLIN3_BaseAddr

Get base address from RLIN3 macro
*/
uint32_t R_RLIN3_BaseAddr(uint8_t Unit)
{
    uint32_t addr;
    switch (Unit)
    {
        case0:    addr = R_RLIN3_BASE0;
                  break;
        case1:    addr = R_RLIN3_BASE1;
                  break;
        case2:    addr = R_RLIN3_BASE2;
                  break;
        case3:    addr = R_RLIN3_BASE3;
                  break;
        case4:    addr = R_RLIN3_BASE4;
                  break;
        case5:    addr = R_RLIN3_BASE5;
                  break;
        default:  break;
    }
    return addr;
}

/*****
Function: R_RLIN3_SetFrequency

Select frequency for RLIN3
*/
void R_RLIN3_SetFrequency (uint8_t ClkSource, /* select the clock source */
                           uint8_t ClkDevide) /* select the clock divider */
{
    if (ClkSource <= 3 && ClkDevide <= 3){
        /* Set RLIN3 PCLK
           0 -> Disable
           1 -> CPUCLK2 (default)
           2 -> fX
           3 -> fPLL/2 */
        r_protected_write(PROTCMD1, CKSC_ILINS_CTL, ClkSource);
        while(CKSC_ILINS_ACT != ClkSource);
        /* Set RLIN3 divider
           0 -> Setting prohibited
           1 -> /1 (default)
           2 -> /4
           3 -> /8 */
        r_protected_write(PROTCMD1, CKSC_ILIND_CTL, ClkDevide);
        while(CKSC_ILIND_ACT != ClkDevide);
    }
}

/*****
Function: R_RLIN3_GetClock

Get the operation clock for RLIN3
*/
void R_RLIN3_GetClock (uint32_t clockMHz)
{
    r_rlin3_CLK = clockMHz;
}

/*****
Function: R_RLIN3_Init

Initialize RLIN3
*/
void R_RLIN3_Init (uint8_t Unit, r_rlin3_Parameter_t *Config)
{
    uint32_t      base;
    uint32_t      addr;
    uint8_t       reg_val;

```

```

uint32_t      frq      = 0;      /* macro frequency (clk_in/lprs) */
uint32_t      baudrate = 0;      /* resulting baudrate */
uint8_t       p0;
uint8_t       p1;
uint8_t       parity;
uint8_t       i;

base = R_RLIN3_BaseAddr(Unit);

if ((Unit < R_RLIN3_MACRO_NUM) && (base != 0))
{
    R_RLIN3_Disable(Unit);
    R_RLIN3_Reset(Unit);
    R_RLIN3_ResetRelease(Unit);

    addr      = base + R_RLIN3_LWBR;
    reg_val = ((Config->ClkDiv) << 1) | 0xf0;
    R_WRITE8(addr, reg_val);

    frq = (r_rlin3_CLK * pow(10, 6)) >> (Config->ClkDiv);
    baudrate = frq / (16 * (Config->Baudrate0)) - 1;
    if (0 < baudrate < 256)
    {
        addr      = base + R_RLIN3_LBRP0;
        reg_val = (uint8_t) baudrate;
        R_WRITE8(addr, reg_val);
    }

    baudrate = frq / (16 * (Config->Baudrate1)) - 1;
    if (0 < baudrate < 256)
    {
        addr      = base + R_RLIN3_LBRP1;
        reg_val = (uint8_t) baudrate;
        R_WRITE8(addr, reg_val);
    }

    addr      = base + R_RLIN3_LMD;
    reg_val = (Config->Mode) | ((Config->SysClk) << 2) | ((Config->IntOutput) << 4) | ((Config->Filter) << 5);
    R_WRITE8(addr, reg_val);

    addr      = base + R_RLIN3_LBFC;
    reg_val = ((Config->BreakField).BreakL) | (((Config->BreakField).BreakH) << 4);
    R_WRITE8(addr, reg_val);

    addr      = base + R_RLIN3_LSC;
    reg_val = ((Config->SpaceCfg).SpaceHeader) | (((Config->SpaceCfg).Space) << 4);
    R_WRITE8(addr, reg_val);

    addr      = base + R_RLIN3_LIE;
    reg_val = ((Config->InterruptEn).FrameWuTrans) | (((Config->InterruptEn).FrameWuRec) << 1) |
    (((Config->InterruptEn).ErrorDet) << 2) | (((Config->InterruptEn).HeaderTrans) << 3);
    R_WRITE8(addr, reg_val);

    addr      = base + R_RLIN3_LEDE;
    reg_val = ((Config->ErrDet).BitErr) | (((Config->ErrDet).PhysicalBusErr) << 1) | (((Config->ErrDet).TimeoutErr) << 2) |
    (((Config->ErrDet).FramingErr) << 3) | (((Config->ErrDet).Timeout) << 7);
    R_WRITE8(addr, reg_val);

    addr      = base + R_RLIN3_LCUC;
    reg_val = 0x1 | ((Config->OpMode) << 1);
    R_WRITE8(addr, reg_val);

    addr      = base + R_RLIN3_LDFC;
    reg_val = ((Config->DataField).Length) | (((Config->DataField).Direction) << 4) | (((Config->DataField).ChecksumMode) << 5) |
    (((Config->DataField).FrameSep) << 6) | (((Config->DataField).IfLast) << 7);
    R_WRITE8(addr, reg_val);

    p0 = ((Config->ID) & 0x1) ^ (((Config->ID) >> 1) & 0x1) ^ (((Config->ID) >> 2) & 0x1) ^
    (((Config->ID) >> 4) & 0x1);
    p1 = ~(((Config->ID) >> 1) & 0x1) ^ (((Config->ID) >> 3) & 0x1) ^ (((Config->ID) >> 4) &
    0x1) ^ (((Config->ID) >> 5) & 0x1);
    parity = (p0 | (p1 << 1)) << 6;
    addr      = base + R_RLIN3_LIDB;
    reg_val = parity | (Config->ID);
}

```

```

        R_WRITE8(addr, reg_val);

        addr    = base + R_RLIN3_LDBR1;
        for (i = 0; i < 8; i++)
        {
            reg_val = (Config->Buffer[i]);
            R_WRITE8(addr, reg_val);
            addr    += 1;
        }
    }
}

/*****
Function: R_RLIN3_Reset

Reset RLIN3
*/
void R_RLIN3_Reset (uint8_t Unit)
{
    uint32_t base;

    base = R_RLIN3_BaseAddr(Unit);
    if ((R_RLIN3_MACRO_NUM > Unit) && (0 != base)) /* OK - initialised */
    {
        R_WRITE8((base + R_RLIN3_LCUC), 0);
    }
}

/*****
Function: R_RLIN3_ResetRelease

Release reset for RLIN3
*/
void R_RLIN3_ResetRelease (uint8_t Unit)
{
    uint32_t base;

    base = R_RLIN3_BaseAddr(Unit);
    if ((R_RLIN3_MACRO_NUM > Unit) && (0 != base)) /* OK - initialised */
    {
        R_WRITE8((base + R_RLIN3_LCUC), 1);
        /* wait for reset release */
        while (1 != R_READ8(base + R_RLIN3_LMST))
        {
        }
    }
}

/*****
Function: R_RLIN3_DeInit

Deinit RLIN3
*/
void R_RLIN3_DeInit (uint8_t Unit)
{
    uint32_t base;

    if (Unit < R_RLIN3_MACRO_NUM)
    {
        base = R_RLIN3_BaseAddr(Unit);
        if (0 != base)
        {
            /* continue de-init only in case the unit was already initialised */
            R_RLIN3_Stp(Unit);
            R_RLIN3_Reset(Unit);
            R_WRITE8((base + R_RLIN3_LMD), 0);
            R_WRITE8((base + R_RLIN3_LBFC), 0);
            R_WRITE8((base + R_RLIN3_LSC), 0);
            R_WRITE8((base + R_RLIN3_LDFC), 0);
            R_WRITE8((base + R_RLIN3_LIE), 0);
            R_WRITE8((base + R_RLIN3_LEDE), 0);
            R_WRITE8((base + R_RLIN3_LIDB), 0);
            R_WRITE8((base + R_RLIN3_LWBR), 0);
            R_WRITE8((base + R_RLIN3_LBRP1), 0);
            R_WRITE8((base + R_RLIN3_LBRP0), 0);
            R_WRITE8((base + R_RLIN3_LMD), 0);

```

```

        R_WRITE8((base + R_RLIN3_LDBR1), 0);
        R_WRITE8((base + R_RLIN3_LDBR2), 0);
        R_WRITE8((base + R_RLIN3_LDBR3), 0);
        R_WRITE8((base + R_RLIN3_LDBR4), 0);
        R_WRITE8((base + R_RLIN3_LDBR5), 0);
        R_WRITE8((base + R_RLIN3_LDBR6), 0);
        R_WRITE8((base + R_RLIN3_LDBR7), 0);
        R_WRITE8((base + R_RLIN3_LDBR8), 0);

        /*Complete the de-intialisation in the device level */
        R_RLIN3_DeInitInt(Unit);
    }
}

/*****
Function: R_RLIN3_Stp

Stop RLIN3
*/
void R_RLIN3_Stp (uint8_t Unit)
{
    uint32_t    base;

    if (Unit < R_RLIN3_MACRO_NUM)
    {
        base = R_RLIN3_BaseAddr(Unit);
        R_WRITE8((base + R_RLIN3_LTRC), 0);
    }
}

/*****
Function: R_RLIN3_Str

Start RLIN3
*/
void R_RLIN3_Str (uint8_t Unit)
{
    uint32_t    base;
    uint8_t     reg_val;

    if (Unit < R_RLIN3_MACRO_NUM)
    {
        base = R_RLIN3_BaseAddr(Unit);
        reg_val = (R_READ(base + R_RLIN3_LCUC) >> 1);
        switch (reg_val)
        {
            case 0:
                R_WRITE8((base + R_RLIN3_LTRC), 0x1);
                break;
            case 1:
                R_WRITE8((base + R_RLIN3_LTRC), 0x2);
                break;
            default:
                break;
        }
    }
}

/*****
Function: R_RLIN3_InitInt

Initialize the interrupt for RLIN3
*/
void R_RLIN3_InitInt (uint8_t Unit)
{
    switch (Unit)
    {
        case 0:
            ICRLIN30    = 0x47;
            ICRLIN30UR0 = 0x47;
            ICRLIN30UR1 = 0x47;
            ICRLIN30UR2 = 0x47;
            break;
        case 1:
            ICRLIN31    = 0x47;
            ICRLIN31UR0 = 0x47;
    }
}

```

```

        ICRLIN31UR1 = 0x47;
        ICRLIN31UR2 = 0x47;
        break;
    case 2:
        ICRLIN32      = 0x47;
        ICRLIN32UR0   = 0x47;
        ICRLIN32UR1   = 0x47;
        ICRLIN32UR2   = 0x47;
        break;
    case 3:
        ICRLIN33      = 0x47;
        ICRLIN33UR0   = 0x47;
        ICRLIN33UR1   = 0x47;
        ICRLIN33UR2   = 0x47;
        break;
    case 4:
        ICRLIN34      = 0x47;
        ICRLIN34UR0   = 0x47;
        ICRLIN34UR1   = 0x47;
        ICRLIN34UR2   = 0x47;
        break;
    case 5:
        ICRLIN35      = 0x47;
        ICRLIN35UR0   = 0x47;
        ICRLIN35UR1   = 0x47;
        ICRLIN35UR2   = 0x47;
        break;
    default:
        break;
}
}

/*****
Function: R_RLIN3_DeInitInt

DeInit the interrupt for RLIN3
*/
void R_RLIN3_DeInitInt(uint8_t Unit)
{
    switch (Unit)
    {
        case 0:
            ICRLIN30      = 0xc7;
            ICRLIN30UR0   = 0xc7;
            ICRLIN30UR1   = 0xc7;
            ICRLIN30UR2   = 0xc7;
            break;
        case 1:
            ICRLIN31      = 0xc7;
            ICRLIN31UR0   = 0xc7;
            ICRLIN31UR1   = 0xc7;
            ICRLIN31UR2   = 0xc7;
            break;
        case 2:
            ICRLIN32      = 0xc7;
            ICRLIN32UR0   = 0xc7;
            ICRLIN32UR1   = 0xc7;
            ICRLIN32UR2   = 0xc7;
            break;
        case 3:
            ICRLIN33      = 0xc7;
            ICRLIN33UR0   = 0xc7;
            ICRLIN33UR1   = 0xc7;
            ICRLIN33UR2   = 0xc7;
            break;
        case 4:
            ICRLIN34      = 0xc7;
            ICRLIN34UR0   = 0xc7;
            ICRLIN34UR1   = 0xc7;
            ICRLIN34UR2   = 0xc7;
            break;
        case 5:
            ICRLIN35      = 0xc7;
            ICRLIN35UR0   = 0xc7;
            ICRLIN35UR1   = 0xc7;
            ICRLIN35UR2   = 0xc7;
            break;
    }
}

```

```

        default:
            break;
    }
}

```

3. STBC configuration and initialization:

```

/*****
Title: r_stbc_init.c

Init STBC macro of the device
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_stbc_init.h"

/*****
Section: Functions
*****/
void R_STBC_Init (r_stbc_Mode_t Mode)
{
    asm ("di");                                /* disable ints globally */

    /* clear wake up factors */
    while ( (WUF0!=0) || (WUF20!=0) || (WUF_ISO0!=0) )
    {
        WUFC0    = 0xffffffff;
        WUFC20    = 0xffffffff;
        WUFC_ISO0 = 0xffffffff;
    }

    if (Mode == R_STBC_CYCLICSTOP)
    {
        WUFMSK0 = 0xFFFFFFFF;
        /* RLIN30: WUFMSK20[3] */
        WUFMSK20 = 0xFFFFFFFF7;                /* 0b1111111111111111111111111110111 */
    }
    else if (Mode == R_STBC_DEEPSTOP || (Mode == R_STBC_CYCLICRUN))
    {
        /* Configure wakeup sources for DEEPSTOP mode:
        /* TAUJ0 channel 0 + TAUJ0 channel 1: WUFMSK20[4] + WUFMSK20[5] */
        WUFMSK0 = 0xFFFFFFFF;
        WUFMSK20 = 0xFFFFF0CF;                /* 0b111111111111111111111111111001111 */
    }
    else
    {
    }

    ICTAUJ0I0 &= ~(1<<12);                    /* reset interrupt request flag of TAUJ0 channel 0 */
    ICTAUJ0I1 &= ~(1<<12);

    P8 &= ~(1<<4);                            /* clear pin P8_4 to indicate sleep */

    /* trigger Standby and wait for CPU to fall asleep */
    if( (Mode == R_STBC_DEEPSTOP) || (Mode == R_STBC_CYCLICRUN))                /* DeepStop mode or CR */
    {
        /* clock handling */
        if((CKSC_CPUCLKS_ACT == 0x03) || (CKSC_CPUCLKS_ACT == 0x02))
        {
            /* switch CPU CLK to HS int. OSC */
            r_protected_write(PROTCMD1,CKSC_CPUCLKS_CTL,0x01);
            while(CKSC_CPUCLKS_ACT!=0x01);
        }

        /* Stop Main OSC */
        do{
            r_protected_write(PROTCMD0,MOSCE,0x00000002);
        }while (MOSCS & (1<<2));                /* otherwise it will be active in RUN from RRAM! */

        /* Standby trigger */
        /* set the MCU to DEEPSTOP mode after the configuration of DEEPSTOP or Cyclic RUN mode */
        r_protected_write(PROTCMD0,STBC0PSC ,0x02);
    }
}

```



```

else if ((Mode == R_STBC_STOP) || (Mode == R_STBC_CYCLICSTOP))
{
    /* trigger Stop and wait for CPU to fall asleep */
    r_protected_write(PROTCMD0, STBC0STPT, 0x01);
}
else
{
}
}

```

4. Port function configuration and initialization:

Please refer to sample program B.1 "Digital and analog" step 4.

5. Main test program:

```

/*****
Title: main.c

main test programm
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_stbc_init.h"
#include "r_port_init.h"
#include "r_rlin3_init.h"
#include "r_cyclicrun_init.h"
#include "Typedefs/r_test_def.h"

/*****
Section: Variables
*****/
r_rlin3_Parameter_t    loc_rlin3Cfg;
r_port_cfg_t          loc_port;
uint8_t               r_loopCnt  = 0;
uint8_t               r_loopFlag = 0;

/*****
Section: Functions
*****/
/*****
Function: R_Clock_Init
*/
void R_Clock_Init (void)
{
    if ( !(ROSCS & (1 << 2)) )                /* High speed int OSC not active? */
        r_protected_write(PROTCMD0, ROSCE, 0x01);

    /* stop main osc in standby (this is the default value) */
    MOSCSTPM = 0x02;
    /* stop int. 8MHz osc in standby (this is the default value) */
    ROSCSTPM = 0x02;

    /* Prepare MainOsz */
    if ( !(MOSCS & (1 << 2)) )                /* MOSCS inactive? */
    {
        MOSCC=0x05;                          /* Set MainOSC gain (8MHz < MOSC frequency =< 16MHz) */
        MOSCST=0xFFFF;                       /* Set MainOSC stabilization time to max (8,19 ms) */
        r_protected_write(PROTCMD0, MOSCE, 0x01); /* Trigger Enable (protected write) */
        while (MOSC_S != 0x7);                /* Wait for stable MainOSC */
    }

    if ( !(PLLS & (1 << 2)) )                /* PLL inactive? */
    {
        PLLC=0x00000227;                     /* 8MHz Main OSC --> 80MHz PLL */
        r_protected_write(PROTCMD1, PLLE, 0x01); /* enable PLL */
        while (PLLS!=0x07);                  /* Wait for stable PLL */
    }

    /* CPU Clock divider = /1 */
    if (CKSC_CPUCLKD_ACT!=0x01)

```

```

    {
        r_protected_write(PROTCMD1, CKSC_CPUCLKD_CTL, 0x01);
        while(CKSC_CPUCLKD_ACT != 0x01);
    }

    /* CPU clock -> PLL */
    if (CKSC_CPUCLKS_ACT != 0x03)
    {
        r_protected_write(PROTCMD1, CKSC_CPUCLKS_CTL, 0x03);
        while(CKSC_CPUCLKS_ACT != 0x03);
    }
}

/*****
Function: loc_tauj0_init
*/
void loc_tauj0_init (void)
{
    /* switch clock source to LS OSC - continues in Standby modes */
    r_protected_write(PROTCMD0, CKSC_ATAUJS_CTL, 0x03);

    while (CKSC_ATAUJS_ACT != 0x3) {};          // Wait for sync

    /* clock continues in standby modes in this domain */
    r_protected_write(PROTCMD0, CKSC_ATAUJD_STPM, 0x01);

    TAUJ0TPS = 0x0000; /* Prescaler = PCLK / 2^0 for all (240kHz/(2^0) = 240kHz) */
    TAUJ0TOM = 0x0000; /* Independent channel operation mode for output */
    TAUJ0TOC = 0x0000; /* Channel output operation mode 1 */
    TAUJ0TOL = 0x0000; /* Positive logic output */
    TAUJ0TOE = 0x0003; /* Enables TOM (channel output bit) operation via count operation (P8_0 /
P8_1) */
    TAUJ0TO = 0x0000; /* Outputs low level on TOUTn pin */

    TAUJ0RDE = 0x0000; /* Disables simultaneous rewrite of the data register */
    TAUJ0RDM = 0x0000; /* TAUJ0RDM selects the signal that controls simultaneous rewrite */

    /* Mode selection for interval timer */
    TAUJ0CMOR0 = 0x0000; /* Prescaler output CK0 and SW trigger start for channel 0 */
    TAUJ0CMUR0 = 0x0000; /* Detects a falling edge as the valid edge (not used) */

    TAUJ0CMOR1 = 0x0000; /* Prescaler output CK0 and SW trigger start for channel 1 */
    TAUJ0CMUR1 = 0x0000; /* Detects a falling edge as the valid edge (not used) */

    /* enable interrupt for TAUJ0 channel 0 */
    ICTAUJ0I0 = 0x0047; /*reference table jump enabled */
}

/*****
Function: loc_rlin3_init
*/
void loc_rlin3_init (void)
{
    loc_rlin3Cfg.ClkDiv      = R_RLIN3_DIV1;
    loc_rlin3Cfg.Filter      = R_RLIN3_FILTER_ON;
    loc_rlin3Cfg.IntOutput   = R_RLIN3_INTRLIN3;
    loc_rlin3Cfg.SysClk      = R_RLIN3_FA;
    loc_rlin3Cfg.Baudrate0   = 16384;
    loc_rlin3Cfg.Mode        = R_RLIN3_MASTER;

    loc_rlin3Cfg.BreakField.BreakL      = R_RLIN3_BREAKL_13TB;
    loc_rlin3Cfg.BreakField.BreakH      = R_RLIN3_BREAKL_2TB;

    loc_rlin3Cfg.SpaceCfg.SpaceHeader   = R_RLIN3_IBHS_2TB;
    loc_rlin3Cfg.SpaceCfg.Space         = R_RLIN3_IBS_1TB;

    loc_rlin3Cfg.DataField.IfLast       = R_RLIN3_LAST;
    loc_rlin3Cfg.DataField.FrameSep     = R_RLIN3_FRAMESEP_NO;
    loc_rlin3Cfg.DataField.ChecksumMode = R_RLIN3_CHECKSUM_CLASSIC;
    loc_rlin3Cfg.DataField.Direction    = R_RLIN3_TRANSMISSION;

    loc_rlin3Cfg.InterruptEn.HeaderTrans = R_RLIN3_INT_DIS;
    loc_rlin3Cfg.InterruptEn.ErrorDet    = R_RLIN3_INT_EN;
    loc_rlin3Cfg.InterruptEn.FrameWuRec  = R_RLIN3_INT_DIS;
    loc_rlin3Cfg.InterruptEn.FrameWuTrans = R_RLIN3_INT_DIS;
}

```

```

    loc_rlin3Cfg.ErrDet.FramingErr      = R_RLIN3_ERR_DETECT_NO;
    loc_rlin3Cfg.ErrDet.TimeoutErr     = R_RLIN3_ERR_DETECT;
    loc_rlin3Cfg.ErrDet.Timeout        = R_RLIN3_TIMEOUT_RESPONSE;
    loc_rlin3Cfg.ErrDet.PhysicalBusErr  = R_RLIN3_ERR_DETECT;
    loc_rlin3Cfg.ErrDet.BitErr          = R_RLIN3_ERR_DETECT;

    loc_rlin3Cfg.OpMode                 = R_RLIN3_OPERATION;

    R_RLIN3_SetFrequency(1,1);
    R_RLIN3_GetClock(40);
}

/*****
Function: loc_rlin3_init0
*/
void loc_rlin3_init0 (uint8_t Unit)
{
    loc_rlin3Cfg.DataField.Length = R_RLIN3_BYTE_1;
    loc_rlin3Cfg.ID               = 0x0;
    loc_rlin3Cfg.Buffer[0]        = 0xf3;

    R_RLIN3_Init(Unit, &loc_rlin3Cfg);
}

/*****
Function: loc_rlin3_init1
*/
void loc_rlin3_init1 (uint8_t Unit)
{
    loc_rlin3Cfg.DataField.Length = R_RLIN3_BYTE_4;
    loc_rlin3Cfg.ID               = 0x1;

    loc_rlin3Cfg.Buffer[0] = 0xf3;
    loc_rlin3Cfg.Buffer[1] = 0xc0;
    loc_rlin3Cfg.Buffer[2] = 0xaa;
    loc_rlin3Cfg.Buffer[3] = 0x75;

    R_RLIN3_Init(Unit, &loc_rlin3Cfg);
}

/*****
Function: loc_port_init
*/
void loc_port_init(void)
{
    uint8_t i;

    loc_port.PSort = R_PORT_P;
    loc_port.Mode  = R_PORT_ALTMODE;

    loc_port.PortPin = 2;
    loc_port.AltFunc = R_PORT_ALT_FUNC2;
    loc_port.PortDirct = R_PORT_DIRECT_OUT;
    R_Port_Cfg(0, &loc_port);
}

/*****
Function: loc_fout_init
*/
void loc_fout_init()
{
    /* FOUT Clock Selection:
       0 Disable(Default)
       1 MOSC
       2 8MHzROSC
       3 240kHzROSC
       4 SOS
       5 CPLLCLK2
       6 PLLCLK4
    */
    r_protected_write(PROTCMD0, CKSC_AFOUTS_CTL, 2);
    while(CKSC_AFOUTS_ACT!=2);

    /* FOUT stop mask selection */
    CKSC_AFOUTS_STPM = 0x03;          /* FOUT not stopped in standby */
}

```

```

    /* FOUT Divider Setting: Selected Clock / FOUTDIV */
    FOUTDIV = 10;
}

/*****
Section: Interrupt Service Routines - ISR
*****/
__interrupt void INTTAUJ0I0 (void)
{
    asm("nop");
}

/*****
Section: Main function
*****/
void main(void)
{
    /* CPU to 80MHz., MOSC and HSOSC stoped in standby */
    R_Clock_Init();          /* see clock.c / device.h */

    asm("ei");                /* enable interrupts */

    /* in case of 1st startup after reset */
    if ( (WUF0 == 0) && (WUF20 == 0) && (WUF_ISO0 == 0) )
    {
        R_CyclicRun_Copy(0xFEE00000);

        PMSR8 = 0x1C0000;      /* P8_2 to P8_4 are output */
        PMCSR8 = 0x1C0000;      /* P8_2 to P8_4 have port function */
        loc_port_init();
        loc_fout_init();        /* output clock on P0_7 (pin 70) */
        loc_tauj0_init();       /* interval timer on int. osc */
        loc_rlin3_init();
        TAUJ0CDR0 = (240 * R_WAKEUP1_INTERVAL_MS) - 1; /* configure wake-up interval1: n * ms */
        TAUJ0CDR1 = (240 * R_WAKEUP2_INTERVAL_MS) - 1; /* configure wake-up interval2: n * ms */

        /* Start trigger of timer TAUJ0 channels 0 & 1 */
        TAUJ0TS = 0x0001;
        r_loopCnt = 0;          /* global variable in RRAM */
    }
    else                        /* not reset but wake-up from Standby */
    {
        if (WUF20 & (1<<4))    /* woke up by TAUJ0 channel 0? */
        {
            TAUJ0CMOR0 = 0x00;      /* Clear MD0 bit of TAUJ0 channel 0 */
            ICTAUJ0I0 &= ~(1<<12); /* reset interrupt request flag of TAUJ0 channel 0 */
            WUFC = 0x10;
        }
    }

    while(1)
    {
        P8 |= (1<<4);            /* set pin P8_4 to indicate run */

        ICTAUJ0I0 &= ~(1<<12);    /* reset interrupt request flag of TAUJ0 channel 0 */
        while ( !(ICTAUJ0I0 & (1<<12)) ); /* wait one timer cycle (= CPU RUN on 80MHz) */

        if (r_loopCnt == 0)       /* 1st loop for lps operation with DEEPSTOP mode */
        {
            if ((WUF20 == 0) && (r_loopFlag == 0))
            {
                r_loopFlag = 1;
                R_STBC_Init(R_STBC_DEEPSTOP); /* Go to DEEPSTOP, the HS Osc cis resumed when LPS
is started */
            }

            if (WUF20 == 0x10)     /* waked up by TAUJ0I0 */
            {
                WUFC20 = 0x10;
                loc_rlin3_init0(0);
                IOHOLD = 0x0;      /* release IOHOLD */
                R_RLIN3_Str(0);    /* start rlin30 */
                R_STBC_Init(R_STBC_CYCLICSTOP);
            }

            if (WUF20 == 0x08)     /* waked up by RLIN30 */
            {

```

```

        WUFC20    = 0x08;
        r_loopCnt = 1;
        TAUJ0TS   |= 0x0002;          /* start TAUJ0I1 */
        R_STBC_Init(R_STBC_DEEPSTOP);
    }
}

if (r_loopCnt == 1)          /* 2st loop for lps operation with STOP and RUN mode */
{
    if (WUF20 == 0x20)
    {
        WUFC20    = 0x20;
        TAUJ0TT   = 0x0002;          /* stop TAUJ0I1 */
        loc_rlin3_initl(0);
        IOHOLD    = 0x0;             /* release IOHOLD */
        R_RLIN3_Str(0);
        R_STBC_Init(R_STBC_CYCLICSTOP);
    }

    if (WUF20 == 0x08)          /* waked up by RLIN30 */
    {
        WUFC20    = 0x08;
        r_loopFlag = 0;
        r_loopCnt  = 0;             /* reset r_loopCnt */
        R_STBC_Init(R_STBC_DEEPSTOP);
    }
}
}
}

```

B.3 CAN Pretended Networking

According to Section 7.3.2, the demonstration of the low-power CAN communication, the following setups are used in the following program:

- Cyclic Period: 100ms (TAUJ0I0).
- RACAN global operation mode and channel communication mode are configured for the test.
- The application is assumed in the ideal case: received messages are copied and compared with expected data, no further operation for the node after the reception of CAN message.

The software can be divided into the following 3 steps.

1. Port function configuration and initialization:

Please refer to sample program B.1 "Digital and analog" step 4.

2. RS-CAN Configuration:

```

/*****
Title: r_rscan_init.c

Init RSCAN macro of the device
*****/

/*****
Section: Includes
*****/
#include "device.h"
#include "r_rscan_init.h"
#include "r_port_init.h"
#include "Typedefs/r_test_def.h"
#include <stdio.h>
#include <math.h>
#include <stddef.h>

/*****
Section: Local Variables
*****/
r_port_cfg_t    loc_port;

/*****
Section: Constants
*****/

```

```

/*****
Constant: loc_canPort
*/
const r_test_Port_t loc_canPort[] =
{
/*      Function      Port      PortPin      AltFunc      PortDirect */
{ /* CAN0RX */      10,      0,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_IN},
{ /* CAN0TX */      10,      1,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_OUT},
{ /* CAN1RX */      0,      2,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_IN},
{ /* CAN1TX */      0,      3,      R_PORT_ALT_FUNC2,      R_PORT_DIRECT_OUT},
{ /* CAN2RX */      0,      5,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_IN},
{ /* CAN2TX */      0,      4,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_OUT},
{ /* CAN3RX */      1,      2,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_IN},
{ /* CAN3TX */      1,      3,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_OUT},
{ /* CAN4RX */      1,      12,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_IN},
{ /* CAN4TX */      1,      13,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_OUT},
{ /* CAN5RX */      11,      5,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_IN},
{ /* CAN5TX */      11,      6,      R_PORT_ALT_FUNC1,      R_PORT_DIRECT_OUT},
};

/*****
Section: Global Functions
*****/
/*****
Function: R_RSCAN_SetGlobalConfiguration

Performs Global Configurations
*/
void R_RSCAN_SetGlobalConfiguration(uint8_t UnitNumber_u08,
                                   const struct r_rscan_cfg_global *Config)
{
    uint8_t CurrentFIFO_u08;

    /* Must be in global reset to set the global configuration! */
    r_rscan_common_p[UnitNumber_u08]->gctr.gslpr = Config->gctr.gslpr;
    while( r_rscan_common_p[UnitNumber_u08]->gsts.slps != 0 );

    r_rscan_common_p[UnitNumber_u08]->gcfg.tpri = Config->gcfg.tpri;
    r_rscan_common_p[UnitNumber_u08]->gcfg.dce = Config->gcfg.dce;
    r_rscan_common_p[UnitNumber_u08]->gcfg.dre = Config->gcfg.dre;
    r_rscan_common_p[UnitNumber_u08]->gcfg.mme = Config->gcfg.mme;
    r_rscan_common_p[UnitNumber_u08]->gcfg.pllbp = Config->gcfg.pllbp;
    r_rscan_common_p[UnitNumber_u08]->gcfg.tsp = Config->gcfg.tsp;
    r_rscan_common_p[UnitNumber_u08]->gcfg.tsss = Config->gcfg.tsss;
    r_rscan_common_p[UnitNumber_u08]->gcfg.tsbtcs = Config->gcfg.tsbtcs;
    r_rscan_common_p[UnitNumber_u08]->gcfg.itrcp = Config->gcfg.itrcp;

    r_rscan_common_p[UnitNumber_u08]->gctr.gmdc = Config->gctr.gmdc;
    r_rscan_common_p[UnitNumber_u08]->gctr.ie = Config->gctr.ie;
    r_rscan_common_p[UnitNumber_u08]->gctr.tsrst = Config->gctr.tsrst;

    r_rscan_common_p[UnitNumber_u08]->rmnb = Config->rmnb;

    r_rscan_common_p[UnitNumber_u08]->gaflc0.rnc0 = Config->rnc[0];
    r_rscan_common_p[UnitNumber_u08]->gaflc0.rnc1 = Config->rnc[1];
    r_rscan_common_p[UnitNumber_u08]->gaflc0.rnc2 = Config->rnc[2];
    r_rscan_common_p[UnitNumber_u08]->gaflc0.rnc3 = Config->rnc[3];
    r_rscan_common_p[UnitNumber_u08]->gaflc1.rnc4 = Config->rnc[4];

    for(CurrentFIFO_u08 = 0; CurrentFIFO_u08 < R_RSCAN_MAXRXFIFOS; CurrentFIFO_u08++)
    {
        r_rscan_common_p[UnitNumber_u08]->rfcc[CurrentFIFO_u08].rfie = Config-
>rfcc[CurrentFIFO_u08].rfie;
        r_rscan_common_p[UnitNumber_u08]->rfcc[CurrentFIFO_u08].rfdc = Config-
>rfcc[CurrentFIFO_u08].rfdc;
        r_rscan_common_p[UnitNumber_u08]->rfcc[CurrentFIFO_u08].rfim = Config-
>rfcc[CurrentFIFO_u08].rfim;
        r_rscan_common_p[UnitNumber_u08]->rfcc[CurrentFIFO_u08].rfigcv = Config-
>rfcc[CurrentFIFO_u08].rfigcv;
        r_rscan_common_p[UnitNumber_u08]->rfcc[CurrentFIFO_u08].rfe = Config-
>rfcc[CurrentFIFO_u08].rfe;
    }
}

/*****
Function: R_RSCAN_SetAFLEntry
*****/

```

```

    Enters a new entry into the AFL
    Limitations for routing are not verified!
*/
void R_RSCAN_SetAFLEntry(uint8_t UnitNumber_u08, uint8_t ChannelNumber_u08, uint16_t
RuleNumber_u16, struct r_rscan_a_afl *AFLEntry)
{
    uint8_t AFLPage_u08;
    uint16_t AFLElement_u16 = RuleNumber_u16;
    uint8_t AFLIndex_u08;
    uint8_t AFLChannelEntry[R_RSCAN_CHANNELS];

    /* find number of AFL Elements before to be changed Channel rule */
    /* Examplpe : Ch0 5 rules; Ch1 2 rules; to be changed Ch2, which had 2 rules
    new Entry -> Ch2 rule 3 at rule number 5+2+2 + 1 = 10 = AFLElement */
    for(AFLIndex_u08 = 0; AFLIndex_u08 <= ChannelNumber_u08; AFLIndex_u08++)
    {
        switch(AFLIndex_u08)
        {
            case R_RSCAN_CHANNEL0:
                AFLChannelEntry[AFLIndex_u08] = (uint8_t)r_rscan_common_p[UnitNumber_u08]-
>gaflc0.rnc0;
                break;
            case R_RSCAN_CHANNEL1:
                AFLChannelEntry[AFLIndex_u08] = (uint8_t)r_rscan_common_p[UnitNumber_u08]-
>gaflc0.rnc1;
                AFLElement_u16 += (uint16_t) AFLChannelEntry[ R_RSCAN_CHANNEL0 ];
                break;
            case R_RSCAN_CHANNEL2:
                AFLChannelEntry[AFLIndex_u08] = (uint8_t)r_rscan_common_p[UnitNumber_u08]-
>gaflc0.rnc2;
                AFLElement_u16 += (uint16_t) AFLChannelEntry[ R_RSCAN_CHANNEL1 ];
                break;
            case R_RSCAN_CHANNEL3:
                AFLChannelEntry[AFLIndex_u08] = (uint8_t)r_rscan_common_p[UnitNumber_u08]-
>gaflc0.rnc3;
                AFLElement_u16 += (uint16_t) AFLChannelEntry[ R_RSCAN_CHANNEL2 ];
                break;
            case R_RSCAN_CHANNEL4:
                AFLChannelEntry[AFLIndex_u08] = (uint8_t)r_rscan_common_p[UnitNumber_u08]-
>gaflc1.rnc4;
                AFLElement_u16 += (uint16_t) AFLChannelEntry[ R_RSCAN_CHANNEL3 ];
                break;
            default:
                ;
        }
    }

    AFLPage_u08 = (uint8_t)(AFLElement_u16 / R_RSCAN_AFLPAGESIZE);
    AFLElement_u16 = AFLElement_u16 % R_RSCAN_AFLPAGESIZE;

    r_rscan_common_p[UnitNumber_u08]->gaflc.afldae = R_RSCAN_SET;
    r_rscan_common_p[UnitNumber_u08]->gaflc.aflpn = ( uint32_t )AFLPage_u08;

    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].id.id = AFLEntry->id.id;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].id.lb = AFLEntry->id.lb;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].id.rtr = AFLEntry->id.rtr;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].id.ide = AFLEntry->id.ide;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].mask.id = AFLEntry->mask.id;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].mask.rtr = AFLEntry->mask.rtr;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].mask.ide = AFLEntry->mask.ide;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].ptr0.rmd = AFLEntry->ptr0.rmdp;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].ptr0.rmv = AFLEntry->ptr0.rmv;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].ptr0.ptr = AFLEntry->ptr0.ptr;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].ptr0.dlc = AFLEntry->ptr0.dlc;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].ptr1.rxfifomask = AFLEntry->
>ptr1.rxfifomask;
    r_rscan_aflpage_p[UnitNumber_u08]->af[AFLElement_u16].ptr1.comfifomask = AFLEntry->
>ptr1.comfifomask;

    r_rscan_common_p[UnitNumber_u08]->gaflc.afldae = R_RSCAN_CLEAR;
}

/*****
Function: R_RSCAN_SetChannelConfiguration

Performs Channel Configurations
*/
void R_RSCAN_SetChannelConfiguration(uint8_t UnitNumber_u08,

```

```

uint8_t ChannelNumber_u08,
const struct r_rscan_cfg_channel *Config)
{
    u32 ClockFrequency_u32;
    uint16_t BRPSetting_u16;
    uint8_t TSEG1Setting_u08;
    uint8_t TSEG2Setting_u08;
    uint8_t SJWSetting_u08;
    uint8_t TXCounter_u08;
    bit Status_bit;

    /* first, clear any sleep mode */
    r_rscan_common_p[ UnitNumber_u08 ]->ch[ ChannelNumber_u08 ].ctr.cslpr = Config->ctr.cslpr;

    for(TXCounter_u08 = 0; TXCounter_u08 < R_RSCAN_MAXTXBUFFERS; TXCounter_u08++)
    {
        if((Config->tmiec >> TXCounter_u08) & 0x01)
        {
            r_rscan_common_p[UnitNumber_u08]->tmiec[R_RSCAN_COMTXREG(ChannelNumber_u08)] |= (1 <<
            (TXCounter_u08 + (ChannelNumber_u08 * R_RSCAN_MAXTXBUFFERS) - R_RSCAN_COMREGSBITS *
            R_RSCAN_COMTXREG(ChannelNumber_u08)));
        }
        else
        {
            r_rscan_common_p[UnitNumber_u08]-> tmiec[R_RSCAN_COMTXREG(ChannelNumber_u08)]
            &= ~(1 << (TXCounter_u08 + (ChannelNumber_u08 * R_RSCAN_MAXTXBUFFERS) - R_RSCAN_COMREGSBITS *
            R_RSCAN_COMTXREG(ChannelNumber_u08)));
        }
    }

    /* Set Channel to HALT mode, in order to configure queues and lists */
    for(TXCounter_u08 = 0; TXCounter_u08 < R_RSCAN_MAXTXQUEUES; TXCounter_u08++)
    {
        r_rscan_common_p[UnitNumber_u08]-> txqcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXTXQUEUES].qe = Config->txqcc[TXCounter_u08].qe;
        r_rscan_common_p[UnitNumber_u08]-> txqcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXTXQUEUES].dc = Config->txqcc[TXCounter_u08].dc;
        r_rscan_common_p[UnitNumber_u08]-> txqcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXTXQUEUES].ie = Config->txqcc[TXCounter_u08].ie;
        r_rscan_common_p[UnitNumber_u08]-> txqcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXTXQUEUES].im = Config->txqcc[TXCounter_u08].im;
    }

    r_rscan_common_p[UnitNumber_u08]->thlcc[ChannelNumber_u08].thle = Config->thlcc.thle;
    r_rscan_common_p[UnitNumber_u08]->thlcc[ChannelNumber_u08].ie = Config->thlcc.ie;
    r_rscan_common_p[UnitNumber_u08]->thlcc[ChannelNumber_u08].im = Config->thlcc.im;
    r_rscan_common_p[UnitNumber_u08]->thlcc[ChannelNumber_u08].dte = Config->thlcc.dte;

    for(TXCounter_u08 = 0; TXCounter_u08 < R_RSCAN_MAXCOMFIFOS; TXCounter_u08++)
    {
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfe = Config->cfcc[TXCounter_u08].cfe;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfrxie = Config->cfcc[TXCounter_u08].cfrxie;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cftxie = Config->cfcc[TXCounter_u08].cftxie;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfdc = Config->cfcc[TXCounter_u08].cfdc;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfim = Config->cfcc[TXCounter_u08].cfim;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfigcv = Config->cfcc[TXCounter_u08].cfigcv;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfm = Config->cfcc[TXCounter_u08].cfm;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfitss = Config->cfcc[TXCounter_u08].cfitss;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfitr = Config->cfcc[TXCounter_u08].cfitr;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cftml = Config->cfcc[TXCounter_u08].cftml;
        r_rscan_common_p[UnitNumber_u08]-> cfcc[TXCounter_u08 + ChannelNumber_u08 *
        R_RSCAN_MAXCOMFIFOS].cfitt = Config->cfcc[TXCounter_u08].cfitt;

        if(r_rscan_common_p[UnitNumber_u08]->gcfg.pllbp == R_RSCAN_CLOCK_EXTERN_XIN)
        {
            ClockFrequency_u32 = (uint32_t) (OSCILLATOR_FREQUENCY * R_RSCAN_FREQFACTOR);
        }
    }
}

```



```

else
{
    ClockFrequency_u32 = (uint32_t)(OSCILLATOR_FREQUENCY * R_RSCAN_FREQFACTORPLLBP);
}

Status_bit = R_RSCAN_SetBittiming(ClockFrequency_u32,
                                   Config->bitrate,
                                   Config->tq_perbit,
                                   Config->syncjumpwidth,
                                   &BRPSetting_u16,
                                   &TSEG1Setting_u08,
                                   &TSEG2Setting_u08,
                                   &SJWSetting_u08,
                                   Config->samplingpointpos);

r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].cfg.brp = (uint32_t)BRPSetting_u16;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].cfg.tseg1 = (uint32_t)TSEG1Setting_u08;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].cfg.tseg2 = (uint32_t)TSEG2Setting_u08;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].cfg.sjw = (uint32_t)SJWSetting_u08;

r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.chmdc = Config->ctr.chmdc;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.rtbo = Config->ctr.rtbo;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.ie = Config->ctr.ie;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.bom = Config->ctr.bom;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.errd = Config->ctr.errd;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.ctme = Config->ctr.ctme;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.ctms = Config->ctr.ctms;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.trwe = Config->ctr.trwe;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.trh = Config->ctr.trh;
r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.trr = Config->ctr.trr;
}

}

/*****
Function: R_RSCAN_SetInterrupt

Enables or disables dedicated Interrupts
*/
void R_RSCAN_SetInterrupt(uint8_t UnitNumber_u08, uint8_t ChannelNumber_u08, uint8_t
InterruptSelection_u08, uint16_t InterruptSubSelection_u08)
{
    uint8_t RegIndex_u08;
    uint8_t RegPos_u08;
    uint32_t RegBits_u32;

    if(ChannelNumber_u08 == R_RSCAN_GLOBAL)
    {
        switch(InterruptSelection_u08)
        {
            case R_RSCAN_INT_GERR:
                r_rscan_common_p[UnitNumber_u08]->gctr.ie = (uint32_t)InterruptSubSelection_u08;
                break;
            default: /* RX FIFO Interrupt selected */
                r_rscan_common_p[UnitNumber_u08]->rfcc[InterruptSelection_u08 - 1].rfie =
InterruptSubSelection_u08;
                break;
        }
    }
    else
    {
        RegIndex_u08 = ChannelNumber_u08 * R_RSCAN_MAXTXBUFFERS / R_RSCAN_COMREGSBITS;
        RegPos_u08 = ChannelNumber_u08 * R_RSCAN_MAXTXBUFFERS - RegIndex_u08 *
R_RSCAN_COMREGSBITS;

        switch(InterruptSelection_u08)
        {
            case R_RSCAN_INT_TX:
            case R_RSCAN_INT_TXA:
                if(InterruptSubSelection_u08 == R_RSCAN_INT_NOINT) /* clears all */
                {
                    RegBits_u32 = (uint32_t)(R_RSCAN_MAXTXBUFFERS - 1) << RegPos_u08;
                    r_rscan_common_p[UnitNumber_u08]->tmiec[RegIndex_u08] &= ~RegBits_u32;
                }
                else /* Sub selection defines the Tx Buffer IRQ to be enabled */
                {
                    RegBits_u32 = (uint32_t)(1 << ( InterruptSubSelection_u08 + RegPos_u08 ));

```

```

        r_rscan_common_p[UnitNumber_u08]->tmiec[RegIndex_u08] |= RegBits_u32;
    }
    break;
    case R_RSCAN_INT_TXQ:
        r_rscan_common_p[UnitNumber_u08]->txqcc[ChannelNumber_u08].ie =
InterruptSubSelection_u08;
        break;
    case R_RSCAN_INT_CERR:
        r_rscan_common_p[UnitNumber_u08]->ch[ChannelNumber_u08].ctr.ie =
InterruptSubSelection_u08;
        break;
    case R_RSCAN_INT_TXHL:
        r_rscan_common_p[UnitNumber_u08]->thlcc[ChannelNumber_u08].ie =
InterruptSubSelection_u08;
        break;
    case R_RSCAN_INT_RXCF:
        if(InterruptSubSelection_u08 == R_RSCAN_INT_NOINT) /* clears all */
        {
            for(RegIndex_u08 = (ChannelNumber_u08 * R_RSCAN_MAXCOMFIFOS); RegIndex_u08 <
(ChannelNumber_u08 + R_RSCAN_MAXCOMFIFOS); RegIndex_u08++)
            {
                r_rscan_common_p[UnitNumber_u08]->cfcc[RegIndex_u08].cfrxie =
R_RSCAN_INT_DISABLE;
            }
        }
        else /* Sub Index selects the COM FIFO number per channel */
        {
            RegIndex_u08 = (ChannelNumber_u08 * R_RSCAN_MAXCOMFIFOS) +
InterruptSubSelection_u08;
            r_rscan_common_p[UnitNumber_u08]->cfcc[RegIndex_u08].cfrxie =
R_RSCAN_INT_ENABLE;
        }
        break;
    case R_RSCAN_INT_TXCF:
        if(InterruptSubSelection_u08 == R_RSCAN_INT_NOINT) /* clears all */
        {
            for(RegIndex_u08 = (ChannelNumber_u08 * R_RSCAN_MAXCOMFIFOS); RegIndex_u08 <
(ChannelNumber_u08 + R_RSCAN_MAXCOMFIFOS); RegIndex_u08++)
            {
                r_rscan_common_p[UnitNumber_u08]->cfcc[RegIndex_u08].cftxie =
R_RSCAN_INT_DISABLE;
            }
        }
        else /* Sub Index selects the COM FIFO number per channel */
        {
            RegIndex_u08 = (ChannelNumber_u08 * R_RSCAN_MAXCOMFIFOS) +
InterruptSubSelection_u08;
            r_rscan_common_p[UnitNumber_u08]->cfcc[RegIndex_u08].cftxie =
R_RSCAN_INT_ENABLE;
        }
        break;
    }
}

/*****
Function: R_RSCAN_SendMessage

Performs Message Sending
*/
void R_RSCAN_SendMessage(uint8_t UnitNumber_u08, uint8_t ChannelNumber_u08, uint8_t * Status_pu08,
struct r_rscan_message *Message)
{
    uint8_t SendBox_u08;
    uint8_t FirstBox_u08;
    uint8_t LastBox_u08;
    uint8_t SendBoxOccupied_u08 = R_RSCAN_CLEAR;
    uint8_t FIFONumber_u08;

    *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
    *Status_pu08 = R_RSCAN_FAULT_NONE;

    switch(Message->path)
    {
        case R_RSCAN_PATH_MSGBOX: /* search a free SendBox, if required */
        {
            if(Message->pathdetail != R_RSCAN_PATHDETAIL_ANY)

```

```

    {
        FirstBox_u08 = Message->pathdetail;
        LastBox_u08 = FirstBox_u08;
        if(FirstBox_u08 >= R_RSCAN_MAXTXBUFFERS)
        {
            *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
        }
    }
else
{
    FirstBox_u08 = 0;
    LastBox_u08 = (R_RSCAN_MAXTXBUFFERS - 1);
}

for(SendBox_u08 = FirstBox_u08; SendBox_u08 <= LastBox_u08; SendBox_u08++)
{
    if((((r_rscan_common_p[UnitNumber_u08]->tmsts[(R_RSCAN_MAXTXBUFFERS *
ChannelNumber_u08 + SendBox_u08) / 4]) >> ((R_RSCAN_MAXTXBUFFERS * ChannelNumber_u08 +
SendBox_u08) % 4) * 8)) & R_RSCAN_TMSTS_STSMASK) == R_RSCAN_TMSTS_CLEAR) /* check pending TRQ */
    {
        /* check any COM FIFO assignment */
        for(FIFONumber_u08 = 0; FIFONumber_u08 < R_RSCAN_MAXCOMFIFOS; FIFONumber_u08++)
        {
            if(((uint8_t)(r_rscan_common_p[UnitNumber_u08]->cfcc[R_RSCAN_MAXCOMFIFOS *
ChannelNumber_u08].cftml) == SendBox_u08) && (r_rscan_common_p[UnitNumber_u08]-
>cfcc[R_RSCAN_MAXCOMFIFOS * ChannelNumber_u08].cfe) && !((r_rscan_common_p[UnitNumber_u08]-
>cfcc[R_RSCAN_MAXCOMFIFOS * ChannelNumber_u08].cfm) == R_RSCAN_FIFO_MODE_RX))
            {
                SendBoxOccupied_u08 = R_RSCAN_SET;
                break;
            }
        }
        /* check any TX Queue assignment */
        if(((uint8_t)(r_rscan_common_p[UnitNumber_u08]->txqcc[R_RSCAN_MAXTXQUEUES *
ChannelNumber_u08].dc >= SendBox_u08)) && (r_rscan_common_p[UnitNumber_u08]-
>txqcc[R_RSCAN_MAXTXQUEUES * ChannelNumber_u08].dc != R_RSCAN_TXQ_OFF) &&
(r_rscan_common_p[UnitNumber_u08]->txqcc[R_RSCAN_MAXTXQUEUES * ChannelNumber_u08].qe !=
R_RSCAN_TXQ_OFF))
        {
            SendBoxOccupied_u08 = R_RSCAN_SET;
        }
    }
else
{
    SendBoxOccupied_u08 = R_RSCAN_SET;
}

if(SendBoxOccupied_u08 == R_RSCAN_CLEAR)
{
    /* Initiate Sending with this box and exit the box searching */
    R_RSCAN_SetIDData(&r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]-
>buf[SendBox_u08].id, &r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].dl,
&r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].dh, Message );

    r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].ptr.tid =
Message->flag.ptr;
    r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].ptr.dlc =
Message->flag.dlc;
    r_rscan_common_p[UnitNumber_u08]->tmsts[(R_RSCAN_MAXTXBUFFERS *
ChannelNumber_u08 + SendBox_u08) / 4] &= (uint32_t)(~(R_RSCAN_TMSTS_RFMSK << (8 *
((R_RSCAN_MAXTXBUFFERS * ChannelNumber_u08 + SendBox_u08) % 4))));

    r_rscan_common_p[UnitNumber_u08]->tmc[(R_RSCAN_MAXTXBUFFERS * ChannelNumber_u08
+ SendBox_u08) / 4] |= (uint32_t)(R_RSCAN_TMC_SET_TR << (8 * ((R_RSCAN_MAXTXBUFFERS *
ChannelNumber_u08 + SendBox_u08) % 4)));
    break;
}
else
{
    SendBoxOccupied_u08 = R_RSCAN_CLEAR; /* test next SendBox */
}
}

if(SendBox_u08 >= R_RSCAN_MAXTXBUFFERS)
{
    *Status_pu08 = R_RSCAN_FAULT_BUSY;
}

```

```

        break;
    }

    case R_RSCAN_PATH_COMFIFO: /* use dedicated FIFO */
    {
        if(Message->pathdetail != R_RSCAN_PATHDETAIL_ANY)
        {
            SendBox_u08 = Message->pathdetail;
            if(SendBox_u08 >= R_RSCAN_MAXCOMFIFOS)
            {
                *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
            }
            else
            {
                SendBox_u08 = (R_RSCAN_MAXCOMFIFOS * ChannelNumber_u08) + Message->pathdetail;
            }
        }
        else /* search enabled, non-full FIFO -> check if FIFO busy */
        {
            SendBox_u08 = R_RSCAN_FIFO_NEXTELEMENT;

            for(FIFONumber_u08 = (R_RSCAN_MAXCOMFIFOS * ChannelNumber_u08); FIFONumber_u08 <
(R_RSCAN_MAXCOMFIFOS * (ChannelNumber_u08 + 1)); FIFONumber_u08++)
            {
                if(r_rscan_common_p[UnitNumber_u08]->cfcc[FIFONumber_u08].cfe)
                {
                    if(!r_rscan_common_p[UnitNumber_u08]->cfsts[FIFONumber_u08].cffll)
                    {
                        SendBox_u08 = FIFONumber_u08;
                        if(r_rscan_common_p[UnitNumber_u08]->cfsts[FIFONumber_u08].cfemp)
                        {
                            break; /* an empty FIFO can be used immediately */
                        }
                    }
                }
            }
        }

        if(SendBox_u08 != R_RSCAN_FIFO_NEXTELEMENT) /* feed message into FIFO */
        {
            SendBox_u08 %= R_RSCAN_MAXCOMFIFOS;

            R_RSCAN_SetIDData(&r_rscan_comfifo_p[UnitNumber_u08][ChannelNumber_u08]-
>buf[SendBox_u08].id, &r_rscan_comfifo_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].dl,
&r_rscan_comfifo_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].dh, Message);

            r_rscan_comfifo_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].ptr.dlc =
Message->flag.dlc;
            /* send directly */
            r_rscan_common_p[UnitNumber_u08]->cfpctr[SendBox_u08].fpc = 0xFF;
        }
        else /* free and enabled FIFO was not found */
        {
            *Status_pu08 = R_RSCAN_FAULT_BUSY;
        }
        break;
    }

    case R_RSCAN_PATH_TXQUEUE: /* use dedicated TX Queue */
    {
        if(Message->pathdetail != R_RSCAN_PATHDETAIL_ANY)
        {
            SendBox_u08 = Message->pathdetail;
            if(SendBox_u08 >= R_RSCAN_MAXTXQUEUES)
            {
                *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
            }
        }
        else
        {
            SendBoxOccupied_u08 = R_RSCAN_SET;
            /* search enabled, non-full queue */
            for( SendBox_u08 = 0; SendBox_u08 < R_RSCAN_MAXTXQUEUES; SendBox_u08++)
            {
                if(r_rscan_common_p[UnitNumber_u08]->txqcc[R_RSCAN_MAXTXQUEUES *
ChannelNumber_u08 + SendBox_u08].qe)
                {

```

```

        if(!r_rscan_common_p[UnitNumber_u08]->txqsts[R_RSCAN_MAXTXQUEUES *
ChannelNumber_u08 + SendBox_u08].fl1)
        {
            SendBoxOccupied_u08 = R_RSCAN_CLEAR;
            if(r_rscan_common_p[UnitNumber_u08]->txqsts[R_RSCAN_MAXTXQUEUES *
ChannelNumber_u08 + SendBox_u08].emp)
            {
                break;    /* empty queue can be used immediately */
            }
        }
    }
}

if(SendBoxOccupied_u08 == R_RSCAN_CLEAR) /* feed message into queue */
{
    SendBox_u08 = r_rscan_txqentries[UnitNumber_u08][ChannelNumber_u08][SendBox_u08];

    R_RSCAN_SetIDData(&r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]-
>buf[SendBox_u08].id, &r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].dl,
&r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].dh, Message);

    r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].ptr.tid =
Message->flag.ptr;
    r_rscan_txmsg_p[UnitNumber_u08][ChannelNumber_u08]->buf[SendBox_u08].ptr.dlc =
Message->flag.dlc;

    r_rscan_common_p[UnitNumber_u08]->txqpctr[R_RSCAN_MAXTXQUEUES * ChannelNumber_u08 +
SendBox_u08] = R_RSCAN_TXQ_NEXTELEMENT;
}
else /* free and enabled queue was not found */
{
    *Status_pu08 = R_RSCAN_FAULT_BUSY;
}
break;
}

default:
    *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
}
}

/*****
Function: R_RSCAN_ReceiveMessage

Performs Message Reception
*/
bit R_RSCAN_ReceiveMessage(uint8_t UnitNumber_u08, uint8_t ChannelNumber_u08, uint8_t *
Status_pu08, struct r_rscan_message *Message)
{
    uint8_t ReceiveBox_u08;
    uint8_t SearchBegin_u08;
    uint8_t SearchEnd_u08;

    *Status_pu08 = R_RSCAN_FAULT_PARAMETER;

    *Status_pu08 = R_RSCAN_FAULT_NODATA;

    if((Message->path == R_RSCAN_PATH_MSGBOX) || (Message->path == R_RSCAN_PATH_ANY)) /* check
within message boxes */
    {
        if(Message->pathdetail == R_RSCAN_GLOBAL) /* read first filled box */
        {
            SearchBegin_u08 = 0;
            SearchEnd_u08 = R_RSCAN_MAXRXBUFFERS - 1;
        }
        else /* read dedicated box (typical polling) */
        {
            SearchBegin_u08 = Message->pathdetail;
            SearchEnd_u08 = Message->pathdetail;

            if(SearchBegin_u08 >= R_RSCAN_MAXRXBUFFERS)
            {
                *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
            }
        }
    }
}

```

```

        for(ReceiveBox_u08 = SearchBegin_u08; ReceiveBox_u08 <= SearchEnd_u08; ReceiveBox_u08++)
        {
            while(r_rscan_common_p[UnitNumber_u08]->rmnd[R_RSCAN_COMRXREG(ReceiveBox_u08)] >>
R_RSCAN_COMRXBIT(ReceiveBox_u08) & R_RSCAN_SET)
            {
                *Status_pu08 = R_RSCAN_FAULT_NONE;
                /* Clear new data flag */
                r_rscan_common_p[UnitNumber_u08]->rmnd[R_RSCAN_COMRXREG(ReceiveBox_u08)] &= (~(1 <<
R_RSCAN_COMRXBIT(ReceiveBox_u08)));

                R_RSCAN_GetMessage(&r_rscan_rxmsg_p[UnitNumber_u08]->buf[ReceiveBox_u08], Message);
            }
            if(*Status_pu08 != R_RSCAN_FAULT_NODATA) break;
        }
    }

    if((Message->path == R_RSCAN_PATH_RXFIFO) || ((Message->path == R_RSCAN_PATH_ANY) &&
(*Status_pu08 == R_RSCAN_FAULT_NODATA))) /* check within RX FIFO */
    {
        if(Message->pathdetail == R_RSCAN_GLOBAL) /* read first filled FIFO */
        {
            SearchBegin_u08 = 0;
            SearchEnd_u08 = R_RSCAN_MAXRXFIFOS - 1;
        }
        else /* read dedicated FIFO */
        {
            SearchBegin_u08 = Message->pathdetail;
            SearchEnd_u08 = Message->pathdetail;

            if(SearchBegin_u08 >= R_RSCAN_MAXRXFIFOS)
            {
                *Status_pu08 = R_RSCAN_FAULT_PARAMETER;
            }
        }
    }

    for(ReceiveBox_u08 = SearchBegin_u08; ReceiveBox_u08 <= SearchEnd_u08; ReceiveBox_u08++)
    {
        if(!r_rscan_common_p[UnitNumber_u08]->rfsts[ReceiveBox_u08].rfemp)
        {
            *Status_pu08 = R_RSCAN_FAULT_NONE;
            R_RSCAN_GetMessage(&r_rscan_rxfifo_p[UnitNumber_u08]->buf[ReceiveBox_u08], Message);
            r_rscan_common_p[UnitNumber_u08]->rfpctr[ReceiveBox_u08].fpc =
R_RSCAN_FIFO_NEXTELEMENT;

            break;
        }
    }
}

if(Message->path == R_RSCAN_PATH_COMFIFO) /* check within COMFIFO */
{
    ReceiveBox_u08 = ChannelNumber_u08 * R_RSCAN_MAXCOMFIFOS + Message->pathdetail;
    if(!r_rscan_common_p[UnitNumber_u08]->cfsts[ReceiveBox_u08].cfemp)
    {
        *Status_pu08 = R_RSCAN_FAULT_NONE;
        R_RSCAN_GetMessageCF(&r_rscan_comfifo_p[UnitNumber_u08][ChannelNumber_u08]->
buf[Message->pathdetail], Message);
        r_rscan_common_p[UnitNumber_u08]->cfpctr[ReceiveBox_u08].fpc = R_RSCAN_FIFO_NEXTELEMENT;
    }
}
}

/*****
Function: R_RSCAN_Config

Configure the RS-CAN macro
*/
void R_RSCAN_Config(uint8_t Unit, uint8_t Channel)
{
    uint8_t i;

    /* AFL Settings */
    struct r_rscan_a_afl *FilterEntry = &R_RSCAN_AFL_RX_MSG;

    /* Port activation */
    loc_port.PSort = R_PORT_P;
    loc_port.Mode = R_PORT_ALTMODE;

```

```

    i = Channel * 2;
    loc_port.PortPin = loc_canPort[i].PortPin;
    loc_port.AltFunc = loc_canPort[i].AltFunc;
    loc_port.PortDirct = loc_canPort[i].PortDirct;
    R_Port_Cfg((loc_canPort[i].Port), &loc_port);

    loc_port.PortPin = loc_canPort[i+1].PortPin;
    loc_port.AltFunc = loc_canPort[i+1].AltFunc;
    loc_port.PortDirct = loc_canPort[i+1].PortDirct;
    R_Port_Cfg((loc_canPort[i+1].Port), &loc_port);

    /* Global Mode: Sleep -> Reset */
    r_rscan_common_p[Unit]->gctr.gslpr = 0;
    while((r_rscan_common_p[Unit]->gsts.slps) != 0);

    /* Channel Mode: Sleep -> Reset */
    r_rscan_common_p[Unit]->ch[Channel].ctr.cslpr = 0;
    while((r_rscan_common_p[Unit]->ch[Channel].sts.slps) != 0);

    /* GLOBAL CONFIGURATION */
    /* Global Mode: Sleep bit + Reset Mode -> Reset Mode;
       Channel Mode: Sleep bit + Reset Mode
       Config: global Config (PLL, rnc ...) */
    R_RSCAN_Status_bit &= R_RSCAN_SetGlobalConfiguration(Unit, &R_RSCAN_GCFG);

    /* SET AFL ENTRY */
    /* Unit, Channel, Ruler Number, Filter Entry */
    R_RSCAN_Status_bit &= R_RSCAN_SetAFLEntry(Unit, Channel, 0, FilterEntry);

    /* CHANNEL CONFIGURATION */
    /* Global Mode: Reset;
       Channel Mode: Sleep bit + Reset -> Reset */
    R_RSCAN_Status_bit &= R_RSCAN_SetChannelConfiguration(Unit, Channel, &R_RSCAN_CHCFG);

    /* Global Mode: Reset -> Operation */
    r_rscan_common_p[Unit]->gctr.gmdc = R_RSCAN_OPMODE_OPER;
    while((r_rscan_common_p[Unit]->gsts.mds) != R_RSCAN_OPMODE_OPER);

    /* Channel Mode: Reset -> Operation */
    r_rscan_common_p[Unit]->ch[Channel].ctr.chmdc = R_RSCAN_OPMODE_OPER;
    while((r_rscan_common_p[ Unit ]->ch[ Channel].sts.mds) != R_RSCAN_OPMODE_OPER);
    r_rscan_common_p[Unit]->ch[Channel].ctr.chmdc = R_RSCAN_OPMODE_OPER;
    while((r_rscan_common_p[Unit]->ch[Channel].sts.mds) != R_RSCAN_OPMODE_OPER);

    /* Enable COM FIFO 0 Channel 0 (TX FIFO) */
    r_rscan_common_p[Unit]->cfcc[3 * Channel + 0].cfe = 0x1;
}

/*****
Function: R_RSCAN_EnableINT

Enable the RS-CAN interrupts
*/
void R_RSCAN_EnableINT(uint8_t Unit, uint8_t Channel)
{
    /* delete TX COM FIFO FLAG and RX COM FIFO FLAG */
    r_rscan_common_p[Unit]->cfsts[0].cftxif = 0;
    r_rscan_common_p[Unit]->cfsts[1].cfrxif = 0;

    R_RSCAN_Status_bit &= R_RSCAN_SetInterrupt(Unit, Channel, R_RSCAN_INT_TXCF, 0);
    R_RSCAN_Status_bit &= R_RSCAN_SetInterrupt(Unit, Channel, R_RSCAN_INT_RXCF, 1);
}

/*****
Function: R_RSCAN_DisableINT

Disable the RS-CAN interrupts
*/
void R_RSCAN_DisableINT(uint8_t Unit, uint8_t Channel)
{
    r_rscan_common_p[Channel]->cfsts[Channel * 3 + 1].cfrxif = 0;
    ICRCAN0REC &= ~(1<<12);
}

/*****
Function: R_RSCAN_SendMessage_app

```

```

    Send a preconfigured Default Message
*/
void R_RSCAN_SendMessage_app(uint8_t Unit, uint8_t Channel)
{
    struct r_rscan_message SendMessage;
    uint8_t DataCounter_u08;
    uint8_t SendStatus_u08;

    SendMessage.hdr.id      = 111;
    SendMessage.hdr.thlen   = R_RSCAN_CLEAR;          /* No entry in THL */
    SendMessage.hdr.rtr     = 0;                      /* Data Frame */
    SendMessage.hdr.ide     = 0;                      /* Standard Frame 0 / Ext-ID 1 */
    SendMessage.flag.ptr    = 0x23;                   /* HTH value (dec 35) */
    SendMessage.flag.dlc    = 8;                      /* Data Length 8 */
    SendMessage.path        = R_RSCAN_PATH_COMFIFO;    /* Send via COM FIFO */
    SendMessage.pathdetail  = 0;                      /* use COM FIFO 0/1/2 */

    for(DataCounter_u08 = 0; DataCounter_u08 < SendMessage.flag.dlc; DataCounter_u08++)
    {
        SendMessage.data[DataCounter_u08] = DataCounter_u08 + 1;
    }

    /* Send Message */
    R_RSCAN_Status_bit &= R_RSCAN_SendMessage(Unit, Channel, &SendStatus_u08, &SendMessage);
}

/*****
Function: R_RSCAN_ReceiveMessage_app

Receive a preconfigured Default Message
*/
void R_RSCAN_ReceiveMessage_app(uint8_t Unit, uint8_t Channel)
{
    struct r_rscan_message ReceiveMessage;
    uint8_t ReceiveStatus_u08;
    uint8_t DataCounter_u08;

    ReceiveMessage.hdr.id      = 0;                  /* ID */
    ReceiveMessage.hdr.thlen   = 0;                  /* No entry in THL */
    ReceiveMessage.hdr.rtr     = 0;                  /* Data Frame */
    ReceiveMessage.hdr.ide     = 0;                  /* Standard Frame */
    ReceiveMessage.flag.ts     = 0;                  /* timestamp */
    ReceiveMessage.flag.ptr    = 0;                  /* HTH value */
    ReceiveMessage.flag.dlc    = 8;                  /* Data Length */
    ReceiveMessage.path        = R_RSCAN_PATH_COMFIFO; /* Search at COM FIFO */
    ReceiveMessage.pathdetail  = 1;                  /* use COM FIFO 0/1/2 */

    for(DataCounter_u08 = 0; DataCounter_u08 < ReceiveMessage.flag.dlc; DataCounter_u08++)
    {
        ReceiveMessage.data[DataCounter_u08] = 0;
    }

    /* Enable COM FIFO 1 Channel 0 (RX FIFO) */
    r_rscan_common_p[Unit]->cfcc[3 * Channel + 1].cfe = 0x1;
    do
    {
        R_RSCAN_Status_bit &= R_RSCAN_ReceiveMessage(Unit, Channel, &ReceiveStatus_u08,
&ReceiveMessage);
    } while(ReceiveStatus_u08 == R_RSCAN_FAULT_NODATA);
}

/*****
Function: R_RSCAN_Handle_wake_up

Handle CAN wake-up event
*/
void R_RSCAN_Handle_wake_up(uint8_t Unit, uint8_t Channel)
{
    r_rscan_common_p[Channel]->cfsts[Channel * 3 + 1].cfrxif = 0;

    #if PORT_TOGGLE
    PNOT0 |= (1 << 1);
    #endif
    while(!r_rscan_common_p[Unit]->cfsts[Channel * 3 + 1].cfemp)
    {
        #if PORT_TOGGLE

```



```

        PNOT0 |= (1 << 1);
    #endif
    #if R_APP_CAN_CHECK_DATA_ON
        if ((r_rscan_comfifo_p[Unit][Channel]-> buf[Channel * 3 + 1].dl == 0x0C0B0A09) &&
            (r_rscan_comfifo_p[Unit][Channel]->buf[Channel * 3 + 1].dh == 0x100F0E0D))
        {
            #if R_APP_CAN_SEND_RESPOND_ON
                Loc_send_response();
            #endif
        }
    #endif
    #if PORT_TOGGLE
        PNOT0 |= (1 << 1);
    #endif
    r_rscan_common_p[Unit]->cfpctr[Channel * 3 + 1].fpc = R_RSCAN_FIFO_NEXTELEMENT;
    #if PORT_TOGGLE
        PNOT0 |= (1 << 1);
    #endif
}

ICRCAN0REC &= ~(1 << 12);
WUFC_ISO0  |= (1 << 3);
}

/*****
Section: Interrupt Routine
*****/
__interrupt void INTRCANGERR(void)
{
    R_RSCAN_InterruptFlag_Global_u08 = R_RSCAN_INT_GERR;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCANGRECC(void)
{
    R_RSCAN_InterruptFlag_Global_u08 = R_RSCAN_INT_RXF0;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN0ERR(void)
{
    R_RSCAN_InterruptFlag_Channel0_u08 = R_RSCAN_INT_CERR;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN0REC(void)
{
    R_RSCAN_InterruptFlag_Channel0_u08 = R_RSCAN_INT_RXCF;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN0TRX(void)
{
    R_RSCAN_InterruptFlag_Channel0_u08 = R_RSCAN_INT_TX;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN1ERR(void)
{
    R_RSCAN_InterruptFlag_Channel1_u08 = R_RSCAN_INT_CERR;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN1REC(void)
{
    R_RSCAN_InterruptFlag_Channel1_u08 = R_RSCAN_INT_RXCF;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN1TRX(void)
{
    R_RSCAN_InterruptFlag_Channel1_u08 = R_RSCAN_INT_TX;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN2ERR(void)
{

```

```

    R_RSCAN_InterruptFlag_Channel2_u08 = R_RSCAN_INT_CERR;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN2REC(void)
{
    R_RSCAN_InterruptFlag_Channel2_u08 = R_RSCAN_INT_RXCF;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN2TRX(void)
{
    R_RSCAN_InterruptFlag_Channel2_u08 = R_RSCAN_INT_TX;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN3ERR(void)
{
    R_RSCAN_InterruptFlag_Channel3_u08 = R_RSCAN_INT_CERR;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN3REC(void)
{
    R_RSCAN_InterruptFlag_Channel3_u08 = R_RSCAN_INT_RXCF;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN3TRX(void)
{
    R_RSCAN_InterruptFlag_Channel3_u08 = R_RSCAN_INT_TX;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN4ERR(void)
{
    R_RSCAN_InterruptFlag_Channel4_u08 = R_RSCAN_INT_CERR;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN4REC(void)
{
    R_RSCAN_InterruptFlag_Channel4_u08 = R_RSCAN_INT_RXCF;
    R_RSCAN_Interrupt();
}

__interrupt void INTRCAN4TRX(void)
{
    R_RSCAN_InterruptFlag_Channel4_u08 = R_RSCAN_INT_TX;
    R_RSCAN_Interrupt();
}

```

3. Main test program:

```

/*****
Title: main.c

main test program
*****/
/*****
Section: Includes
*****/
#include "device.h"
#include "r_rscan_init.h"
#include "Typedefs/r_test_def.h"

/*****
Global Variables
*****/
struct r_rscan_message g_can_SendMessage_n[5];
uint8_t g_can_msg_tx = 0;

/*****
Local Functions
*****/
/*****

```

```

Optional Routine:
+ called inside CAN Application ( R_RSCAN_Handle_wake_up )
+ Send CAN Message = { ID = 15; Standard Frame; Data = {n*8 + (0 ... 7)}}
*/
void loc_send_response (void)
{
    R_RSCAN_SendMessage( 0, 0, 0, &g_can_SendMessage_n[g_can_msg_tx] );
    g_can_msg_tx++;

    if( g_can_msg_tx == 5 )
    {
        g_can_msg_tx = 0;
    }
}

/*****
System Clock Configuration
*/
void loc_clock_init(void)
{
    #if R_APP_MAIN_OSC_ON
        MOSCC=0x07; /* Set MainOSC gain (8MHz < MOSC frequency =< 16MHz) 5 */
        MOSCST=0xFFFF; /* Set MainOSC stabilization time to max (8,19 ms) */
        protected_write(PROTCMD0,MOSCE,0x01); /* Trigger Enable (protected write) */
        while ((MOSCS&0x04) != 0x04); /* Wait for aktive MainOSC */
    #endif

    #if R_APP_PLL_ON
        PLLC=0x0000227; /* 8 MHz MainOSC -> 80MHz PLL */
        protected_write(PROTCMD1,PLLE,0x01); /* enable PLL */
        while ((PLLS&0x04) != 0x04); /* Wait for aktive PLL */
    #endif

    #if R_APP_PLL_SHORT_ON
        PLLC=0x0000227; /* 8 MHz MainOSC -> 80MHz PLL */
        protected_write(PROTCMD1,PLLE,0x01); /* enable PLL */
        while ((PLLS&0x04) != 0x04); /* Wait for aktive PLL */

        protected_write(PROTCMD1,PLLE,0x02); /* stop PLL */
        while( PLLS & (1 << 2) ); /* Wait for stopped PLL */
    #endif

    #if R_APP_PLL_80MHZ_ON
        /* CPU Clock divider = /1 */
        protected_write(PROTCMD1,CKSC_CPUCLKD_CTL,0x01);
        while(CKSC_CPUCLKD_ACT!=0x01);
    #endif

    #if R_APP_PLL_40MHZ_ON
        /* CPU Clock divider = /2 */
        protected_write(PROTCMD1,CKSC_CPUCLKD_CTL,0x02);
        while(CKSC_CPUCLKD_ACT!=0x02);
    #endif

    #if R_APP_PLL_20MHZ_ON
        /* CPU Clock divider = /4 */
        protected_write(PROTCMD1,CKSC_CPUCLKD_CTL,0x03);
        while(CKSC_CPUCLKD_ACT!=0x03);
    #endif

    #if R_APP_CPU_PLL_ON
        /* PLL -> CPU Clock */
        protected_write(PROTCMD1,CKSC_CPUCLKS_CTL,0x03);
        while(CKSC_CPUCLKS_ACT!=0x03);
    #endif

    #if R_APP_CPU_MOSC_ON
        /* MainOSC -> CPU Clock */
        protected_write(PROTCMD1,CKSC_CPUCLKS_CTL,0x02);
        while(CKSC_CPUCLKS_ACT!=0x02);
    #endif

    #if R_APP_CAN_MOSC_ON
        /* Peripheral / APB Clock */
        protected_write(PROTCMD1, CKSC_ICANS_CTL, 0x01);
    #endif

```

```

    while(CKSC_ICANS_ACT != 0x01);

    protected_write(PROTCMD1, CKSC_ICANOSCD_CTL, 0x02);
    while(CKSC_ICANOSCD_ACT != 0x02);
#endif

#if R_APP_TAUJ0_ON
    /* TAUJ0 -> MOSC */
    protected_write(PROTCMD0, CKSC_ATAUJS_CTL, 0x02);
    while(CKSC_ATAUJS_ACT != 0x02);

    protected_write(PROTCMD0, CKSC_ATAUJD_CTL, 0x01);
    while(CKSC_ATAUJD_ACT != 0x01);
#endif
}

void loc_port_init( void )
{
    PMC0 = 0x0000;
    PM0 = 0x0000;
    P0 = 0x0000;

    PMC1 = 0x0000;
    PM1 = 0x0000;
    P1 = 0x0000;

    PMC2 = 0x0000;
    PM2 = 0x0000;
    P2 = 0x0000;

    PMC8 = 0x0000;
    PM8 = 0x0000;
    P8 = 0x0000;

    PMC9 = 0x0000;
    PM9 = 0x0000;
    P9 = 0x0000;

    PMC10 = 0x0000;
    PM10 = 0x0000;
    P10 = 0x0003;

    PMC11 = 0x0000;
    PM11 = 0x0000;
    P11 = 0x0000;

    PMC12 = 0x0000;
    PM12 = 0x0000;
    P12 = 0x0000;

    PMC18 = 0x0000;
    PM18 = 0x0000;
    P18 = 0x0000;

    PMC20 = 0x0000;
    PM20 = 0x0000;
    P20 = 0x0000;
}

/*****
Configure Stop mode
*/
void loc_mode_stop_config (void)
{
    __DI();

    /* MainOsc continues operation in stand-by mode */
    MOSCSTPM |= ( 1 << 0 );

    /* Disable CAN Interrupts */
    R_RSCAN_DisableINT(0,0);

    /* Clear Interrupt Flags */
    ICRCANOREC &= ~(1 << 12);
#if R_APP_TAUJ0_ON
    ICTAUJ0IO &= ~(1 << 12);
#endif
}

```

```

/* Clear Wake-up factors */
while ( (WUF0!=0) || (WUF20!=0) || (WUF_ISO0!=0) )
{
    WUFC0      = 0xffffffff;
    WUFC20     = 0xffffffff;
    WUFC_ISO0  = 0xffffffff;
}

/* Configure Wake-up source for Stop mode */
/* WUF_0:
    Bit 15 - INTTAUJ0I0
    [optional] Bit 31 - On chip debug Wake-up enable */
WUFMSK0      = 0xFFFF7FFF;
WUFMSK20     = 0xFFFFFFFF;

/* WUF_ISO0
    Bit 4 - INTRCANOREC */
WUFMSK_ISO0  = 0xFFFFFFF7; /* INTRCANOREC */

/* Standby mode */
CKSC_ICANS_STPM = 1;
CKSC_ICANOSCD_STPM = 1;
CKSC_ATAUJD_STPM = 1;
}

/*****
Initiate Array for CAN Message transmission
*/
void loc_can_msg_init( void )
{
    uint8_t DataCounter_u08 = 0;
    uint8_t i_rx_msg = 0;

    for ( i_rx_msg = 0; i_rx_msg < 5; i_rx_msg++)
    {
        g_can_SendMessage_n[i_rx_msg].hdr.id      = 15;          /* ID */
        g_can_SendMessage_n[i_rx_msg].hdr.thlen    = 0;          /* No entry in THL */
        g_can_SendMessage_n[i_rx_msg].hdr.rtr      = 0;          /* Data Frame */
        g_can_SendMessage_n[i_rx_msg].hdr.ide      = 0;          /* Standard Frame */
        g_can_SendMessage_n[i_rx_msg].flag.ts      = 0;          /* timestamp */
        g_can_SendMessage_n[i_rx_msg].flag.ptr     = 0;          /* HTH value */
        g_can_SendMessage_n[i_rx_msg].flag.dlc     = 8;          /* Data Length */
        g_can_SendMessage_n[i_rx_msg].path         = R_RSCAN_PATH_COMFIFO; /* Search at COM FIFO */
        g_can_SendMessage_n[i_rx_msg].pathdetail   = 0;          /* use COM FIFO 0 */

        for( DataCounter_u08 = 0; DataCounter_u08 < g_can_SendMessage_n[i_rx_msg].flag.dlc;
        DataCounter_u08++ )
        {
            g_can_SendMessage_n[i_rx_msg].data[ DataCounter_u08 ] = ( i_rx_msg * 8 ) +
            DataCounter_u08 + 1;
        }
        i_rx_msg = 0;
    }
}

/*****
Routine: Timer TAUJ0I0 Wake_up
+ Send CAN Message = { ID = 15; Standard Frame; Data = {n*8 + (0 ... 7)} }
+ Clear Wake_up factor
*/
void loc_can_timer_msg (void)
{
    uint8_t *SendStatus_u08 = 0; // not used

    R_RSCAN_SendMessage( 0, 0, SendStatus_u08, &g_can_SendMessage_n[g_can_msg_tx] );
    g_can_msg_tx++;

    if( WUF0 & (1 << 15) )
    {
        WUFC0      |= (1 << 15);
    }

    if( g_can_msg_tx == 5 )
    {
        g_can_msg_tx = 0;
    }
}

```

```

    }
}

/*****
Main function
*****/
void main(void)
{
    /* Init all Clock Settings */
    loc_clock_init();

    /* Init Port Settings for Application Test */
    loc_port_init();

    /* Init CAN Messages for Transmission */
    loc_can_msg_init();

    __DI();

    /* Clear all Wake-up Factors */
    while ( (WUF0!=0) || (WUF20!=0) || (WUF_ISO0!=0) )
    {
        WUFC0      = 0xffffffff;
        WUFC20     = 0xffffffff;
        WUFC_ISO0  = 0xffffffff;
    }

    /* Activate TAUJ for cyclic transmission of CAN Messages ( 1 CAN Message / 100 ms )
    + TAUJ0 Channel 0;
    + interval timer mode (100ms at MainOsc);
    + generate INTTAUJ0IO Interrupt (Wake_up) */
    #if R_APP_TAUJ0_ON
        r_tauj_app_config();
    #endif

    /* Configure CAN Macro 0 Channel 0 :
    + CAN Ports Channel 0: P10_0 CAN0RX; P10_1 CAN0TX;
    + Extern MainOsc Clock
    + 1 AFL Rule = {ID = 20; Standard Frame}
    + 500 kbit/s
    + COM FIFO 0, TX Channel
    + COM FIFO 1, RX Channel */
    R_RSCAN_Config( 0, 0);

    /* Synchronisation with Busmaster/CANoe
    + CAN Macro Send Message: { ID = 0x6f; DLC = 8; Data = { 1, 2, 3, 4, 5, 6, 7, 8}; Baudrate =
500 kbit/s }
    -> This Message will be receipt at the Bus monitor site.
    + CAN Macro Receipt Message: { ID = 20; DLC = 8; Data = { x}; Baudrate = 500 kbit/s }
    -> This Message have to be configured by the Bus Monitor ( extern ) and send to the
Application */
    R_RSCAN_SendMessage_app(0,0);
    R_RSCAN_ReceiveMessage_app( 0, 0);

    /* Configure Device for Stop Mode ( clear Interrupts, clear and configure Wake-up's) */
    loc_mode_stop_config();

    #if R_APP_TAUJ0_ON
        /* Start Timer TAUJ0 Channel 0 */
        r_tauj_0_start_counter_ch_N(0);
    #endif

    /* Main Routine for Pretended Networking */
    while(1)
    {
        #if R_APP_PORT_TOGGLE_ON
            /* Toggle Port 0 Pin 1 */
            PNOT0 |= (1 << 1); /* First / last Toggle */
        #endif

        /* Trigger Transition into STOP mode */
        protected_write(PROTCMD0, STBC0STPT, 0x01);

        #if R_APP_PORT_TOGGLE_ON
            /* Toggle P0_1 - Wake_up */
            PNOT0 |= (1 << 1); /* 1 */
        #endif
    }
}

```

```

#endif

/* Check Wake_up Factor + CAN Wake_up Message has higher priority then Timer CAN Message */
if ( WUF_ISO0 != 0 )
{
    /* Interrupt CAN0RX Wake_up
    + Handle Wake_up Message
    + Check receipt data
    + [ optional ] Toggle P0_1
    + [ optional ] Send CAN Message for respond by matching data */
    R_RSCAN_Handle_wake_up(0,0);
}
else if( WUF0 != 0 )
{
    /* Timer TAUJ0I0 Wake_up + Send CAN Message = { ID = 15; Standard Frame; Data = {n*8 +
(0 ... 7)} } */
    loc_can_timer_msg();
}
}
}
}

```

B.4 Port Expander

According to Section 7.4, the demonstration of digital port expander is based on the program ‘*Digital and Analog*’ above, the configuration for LPS should include the setups for multiplexer:

```

void loc_lps_init (void)
{
    loc_lpsCfg.Mode = R_LPS_DIGITAL;
    loc_lpsCfg.StbTimeuS.DigitalT = 50;
    loc_lpsCfg.StrTrg = R_LPS_INTTAUJ0I1;
    loc_lpsCfg.Mux = R_LPS_MUX_7CH;

    loc_lpsCfg.Comp[0] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[1] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[2] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[3] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[4] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[5] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[6] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[7] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[11] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[12] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[13] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[14] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[15] = R_LPS_COMPARE;
    loc_lpsCfg.Comp[16] = R_LPS_COMPARE;

    loc_lpsCfg.CompMux [0] = R_LPS_COMPARE;
    loc_lpsCfg.CompMux [1] = R_LPS_COMPARE;
    loc_lpsCfg.CompMux [2] = R_LPS_COMPARE;
    loc_lpsCfg.CompMux [3] = R_LPS_COMPARE;
    loc_lpsCfg.CompMux [4] = R_LPS_COMPARE;
    loc_lpsCfg.CompMux [5] = R_LPS_COMPARE;
    loc_lpsCfg.CompMux [6] = R_LPS_COMPARE;

    loc_lpsCfg.CompRes.Comp0 = 0x27;
    loc_lpsCfg.CompRes.Comp1 = 0x01;
    loc_lpsCfg.CompRes.Comp2 = 0x02;
    loc_lpsCfg.CompRes.Comp3 = 0x03;
    loc_lpsCfg.CompRes.Comp4 = 0x04;
    loc_lpsCfg.CompRes.Comp5 = 0x05;
    loc_lpsCfg.CompRes.Comp6 = 0x06;

    R_LPS_Init(&loc_lpsCfg);
}

```

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/contact/>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.0	Dec. 23, 2013		Initial release
1.1	May. 02, 2014	1	Update of introduction
		-	Reference update according to RH850/F1H HW UM
		43 - 48	Add use case for CAN communication
		84 - 102	Add sample code for CAN communication

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 /-7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141