# ECE4740: Digital VLSI Design


Lecture 19: Dynamic latches/flip-flops

690

Recap

Timing, flip-flops, and latches


## Common flip-flop and latch symbols





- Real-world flip-flops (and latches) may have more inputs and outputs, such as
  - Reset in, enable in, scan in, and !Q out


692

# Positive latch: transparent if CLK=1 CLK input sampled (transparent mode) CLK (transparent mode) CLK (transparent mode) CLK (hold mode) 693










#### chồng lắp 1-1 overlap is dangerous




- Direct path from D to Q during short time when both CLK and !CLK are high
  - Happens during 1-1 overlap

698

#### wired-AND: 2 ngo ra đấu lại vs nhau, open-collector (cực thu hở)

#### 1-1 overlap is dangerous (cont'd)




kéo

 Both B and D are driving A when CLK and !CLK are both high (1-1 overlap)

#### Generating a non-1-1-overlapping clock

- To avoid overlapping clocks 1-1 we need
  - tools for accurate timing analysis OR
  - non-1-1-overlapping clock signals
  - One can use SR-latch to generate such clocks




700

Building sequential logic with fewer transistors


#### Dynamic latches and flip-flops

#### Static vs. dynamic storage cells

- Static cells use bistable element with feedback (regeneration)
  - Preserve state as long as power is on
- Static storage is preferred when updates are infrequent (clock gating etc.)
- Dynamic storage on parasitic capacitors
  - Preserve state only for milliseconds
- Dynamic storage cells are usually smaller, achieve higher speed and consume lower power




## Dynamic ET flip-flop (cont'd)




- Requires only 8 transistors; clock load = 4
- Dynamic nodes need periodical refresh

704







- Dynamic flip-flops suffer from
  - Coupling between signal nets and internal storage nodes (can destroy FF state)
  - Leakage currents cause state to leak with time





A clock-skew insensitive approach

#### The C<sup>2</sup>MOS register










For high-throughput designs

#### Pipelining & retiming

#### Consider the timing of this circuit




• Critical path:

$$T_{min} = t_{pd,ff} + t_{pd,add} + t_{pd,abs} + t_{pd,log} + t_{su,ff}$$

image taken from: Digital integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikoli


# Pipelining reduces critical path





- Insert pipeline registers (flip-flops)
- Shortens critical path!  $T_{pipe,min} = t_{pd,ff} + \max\{t_{pd,add}, t_{pd,abs}, t_{pd,log}\} + t_{su,ff}$

715


mage taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic








# Pipelining improves throughput!



- Processes 1 data item per clock cycle at higher f<sub>max</sub>
   → higher throughput (time per data item T<sub>min,pipe</sub>)
- Ideally:  $T_{min,pipe} = t_{pd,ff} + t_{pd,logic} / N + t_{su,ff}$  with N stages
- Throughput limit:  $T_{min,pipe} \ge t_{pd,ff} + t_{su,ff}$


#### Pipelining introduces latency




- Latency = # of cycles for data to propagate from input to output
- Latency = 4 (four rising clock edges)


720

#### The feedback problem




- If feedback path is present, latency will reduce throughput (circuit has to wait for data)
- Problem in processors and application specific integrated circuits (data dependencies)





#### Your turn: pipeline a MAC unit


multiply-accumulate (MAC) unit: D=B\*C+A



- What is the max. clock frequency?
- Where is the critical path?
- Insert a single pipeline stage
- What is the max. clock frequency after pipelining?


72

#### Critical path and max. clock freq.



- $T_{min} = t_{pd,ff} + t_{pd,mult} + t_{pd,add} + t_{su,ff} = 10ns$
- $f_{max} = 100MHz$

# Pipelining: max. clock freq. now?



- $T_{min,pipe} = t_{pd,ff} + t_{pd,mult} + t_{su,ff} = 8ns$
- $f_{max}=125MHz$