SystemC: Co-specification and Embedded System Modeling

Overview:

- Hardware-Software Co-Specification
- SystemC and Co-specification
- Introduction to SystemC for Co-specification
- A SystemC Primer

Hardware-Software Codesign

Co-design of Embedded Systems consists of the following parts:

Co-Specification

Developing system specification that describes hardware, software modules and relationship between the hardware and software

Co-Synthesis

Automatic and semi-automatic design of hardware and software modules to meet the specification

Co-Simulation and Co-verification
 Simultaneous simulation of hardware and software

HW/SW Co-Specification

- Model the Embedded system functionality from an abstract level.
- No concept of hardware or software yet.
- Common environment SystemC: based on C++.
- Specification is analyzed to generate a task graph representation of the system functionality.

Co-Specification

- A system design language is needed to describe the functionality of both software and hardware.
- The system is first defined without making any assumptions about the implementation.
- A number of ways to define new specification standards grouped in three categories:
- ➤ SystemC An open source library in C⁺⁺ that provides a modeling platform for systems with hardware and software components.

SystemC for Co-specification

- Open SystemC Initiative (OSCI) 1999 by EDA venders including Synopsys, ARM, CoWare, Fujitsu, etc.
- □ A C++ based modeling environment containing a class library and a standard ANSI C++ compiler.
- □ SystemC provides a C++ based modeling platform for exchange and co-design of system-level intellectual property (SoC-IP) models.
- SystemC is not an extension to C⁺⁺

SystemC 1.0 and 2.1, 2.2 and 2.3 versions

It has a new C++ class library

SystemC Library Classes

SystemC classes enable the user to

- Define modules and processes
- Add inter-process/module communication through ports and signals.

Modules/processes can handle a multitude of data types: Ranging from bits to bit-vectors, standard C++ types to user define types like structures

Modules and processes also introduce timing, concurrency and reactive behavior.

Using SystemC requires knowledge of C/C++

SystemC 2.0 Language Architecture

Standard Channels for Various MOC's

Kahn Process Networks Static Dataflow, etc.

Methodology-Specific Channels

Master/Slave Library, etc.

Elementary Channels

Signal, Timer, Mutex, Semaphore, Fifo, etc.

Core Language

Modules

Ports

Processes

Interfaces

Channels

Events

Data Types

Logic Type (01XZ)

Logic Vectors

Bits and Bit Vectors

Arbitrary Precision Integers

Fixed Point Integers Integers

C++ Language Standard

SystemC 2.0 Language Architecture

- All of SystemC builds on C++
- Upper layers are cleanly built on top of the lower layers
- The SystemC core language provides a minimal set of modeling constructs for structural description, concurrency, communication, and synchronization.
- Data types are separate from the core language and userdefined data types are fully supported.
- Commonly used communication mechanisms such as signals and FIFOs can be built on top of the core language. The MOCs can also be built on top of the core language.
- If desired, lower layers can be used without needing the upper layers.

SystemC Benefits

SystemC 2.x allows the following tasks to be performed within a single language:

- Complex system specifications can be developed and simulated
- System specifications can be refined to mixed software and hardware implementations
- Hardware implementations can be accurately modeled at all the levels.
- Complex data types can be easily modeled, and a flexible fixedpoint numeric type is supported
- The extensive knowledge, infrastructure and code base built around C and C++ can be leveraged

SystemC for Co-Specification

Multiple abstraction levels:

- SystemC supports untimed models at different levels of abstraction,
 - ranging from high-level functional models to detailed clock cycle accurate RTL models.


Communication protocols:

 SystemC provides multi-level communication semantics that enable you to describe the system I/O protocols at different levels of abstraction.

Waveform tracing:

 SystemC supports tracing of waveforms in VCD, WIF, and ISDB formats.

SystemC Development Environment



SystemC Features

Rich set of data types:

- to support multiple design domains and abstraction levels.
 - The fixed precision data types allow for fast simulation,
 - Arbitrary precision types can be used for computations with large numbers.
 - the fixed-point data types can be used for DSP applications.

Variety of port and signal types:

• To support modeling at different levels of abstraction, from the functional to the RTL.

Clocks:

- SystemC has the notion of clocks (as special signals).
- Multiple clocks, with arbitrary phase relationship, are supported.

Cycle-based simulation:

 SystemC includes an ultra light-weight cycle-based simulation kernel that allows high-speed simulation.

SystemC Data types

- SystemC supports:
 - all C/C++ native types
 - plus specific SystemC types
- SystemC types:
 - Types for systems modeling
 - 2 values ('0','1')
 - 4 values ('0','1','Z','X')
 - Arbitrary size integer (Signed/Unsigned)
 - Fixed point types

SC_Logic, SC_int types

```
SC_Logic: More general than bool, 4 values:
    ('0' (false), '1' (true), 'X' (undefined), 'Z' (high-impedance))

Assignment like bool

my_logic = '0';

my_logic = '7':
```

 $my_logic = 'Z';$

Operators like bool but Simulation time bigger than bool

Declaration

```
sc_logic my logic;
```

Fixed precision Integer: Used when arithmetic operations need fixed size arithmetic operands

- INT can be converted in UINT and vice-versa
- 1-64 bits integer in SystemC

```
sc_int<n> -- signed integer with n-bits
sc_uint<n> -- unsigned integer with n-bits
```

Other SystemC types

```
Bit Vector
    sc bv < n >
    2-valued vector (0/1)
    Not used in arithmetics operations
    Faster simulation than sc lv
Logic Vector
    sc lv < n >
    Vector of the 4-valued sc logic type
Assignment operator (=)
    my vector = "XZ01"
    Conversion between vector and integer (int or uint)
    Assignment between sc_bv and sc_lv
    Additional Operators:
Reduction ---
                  and reduction() | or_reduction() | xor_reduction()
Conversion
                   to_string()
```

SystemC Data types

Type	Description
sc_logic	Simple bit with 4 values(0/1/X/Z)
sc_int	Signed Integer from 1-64 bits
sc_uint	Unsigned Integer from 1-64 bits
sc_bigint	Arbitrary size signed integer
sc_biguint	Arbitrary size unsigned integer
sc_bv	Arbitrary size 2-values vector
sc_lv	Arbitrary size 4-values vector
sc_fixed	templated signed fixed point
sc_ufixed	templated unsigned fixed point
sc_fix	untemplated signed fixed point
sc_ufix	untemplated unsigned fixed point

SystemC types

Operators of fixed precision types

```
Bitwise
                     &
                                    >>
                                         <<
Arithmetics
                                    %
                     += -= *= /= %= &=
Assignement
Equality
                     !=
Relational
               < <= > >=
Auto-Inc/Dec
               ++
Bit selection
               [x]
                             e.g. mybit = myint[7]
Part select
               range()
                            e.g. myrange = myint.range(7,4)
Concatenation
               (,)
                             e.g. intc = (inta, intb);
```

Usage of SystemC types

```
sc bit y, sc bv<8> x;
y = x[6];
sc bv<16> x, sc bv<8> y;
y = x.range(0,7);
sc bv<64> databus, sc logic result;
result = databus.or reduce();
sc lv<32> bus2;
cout << "bus = " << bus2.to string();</pre>
```

SystemC Specific Features

- Modules:
 - A class called a module: A hierarchical entity that can have other modules or processes contained in it.
- Ports:
 - Modules have ports through which they connect to other modules.
 - Single-direction and bidirectional ports.
- Signals:
 - SystemC supports resolved and unresolved signals.
- Processes:
 - used to describe functionality.
 - contained inside modules.

Modules

The basic building block in SystemC to partition a design.

- Modules are similar to "entity" in VHDL
- Modules allow designers to hide internal data representation and algorithms from other modules.

Declaration

- Using the macro SC_MODULESC_MODULE(modulename) {
- Using typical C++ struct or class declaration:

```
struct modulename : sc_module {
```

Elements:

Ports, local signals, local data, other modules, processes, and constructors

SystemC Constructor

- Constructor: Each module should include a constructor that identifies processes as methods using the SC_METHOD macro.
 SC_METHOD (funct); Identifies the function or process funct Methods are called similar to C++ as:
 function_type module_name::function_name(data_type var_name) { ... }
- SC_METHOD process is triggered by events and executes all the statements in it before returning control to the SystemC kernel.
- A Method needs to be made sensitive to some internal or external signal. e.g. sensitive_pos << clock or sensitive_neg << clock
- Process and threads get executed automatically in the construttor even if an event in sensitivity list does not occur. To prevent this un-intentional execution, *dont initialize()* function is used.

SystemC Module

```
SC_MODULE(module_name) {
// Ports declaration
// Signals declaration
// Module constructor : SC_CTOR
// Process constructors and sensibility list
        SC_METHOD
// Sub-Modules creation and port mappings
// Signals initialization
                                               module
                             process
                                             process
                           module ==
                                         🔁 module 🔁
```

Signals and Ports

Ports of a module are the external interfaces that pass information to and from a module.

```
sc_inout<data_type> port_name;
```

- Create an input-output port of 'data_type' with name 'port name'.
- sc_in and sc_out create input and output ports respectively.

Signals are used to connect module ports allowing modules to communicate.

```
sc_signal<data_type> sig_name;
```

- Create a signal of type 'data_type' and name it 'sig_name'.
- hardware module has its own *input* and *output ports* to which these signals are mapped or bound.

```
For example:
   in_tmp = in.read( );
   out.write(out_temp);
```

2-to-1 Mux Modules

```
Module constructor – SC CTOR is Similar to an
  "architecture" in VHDL
  SC_MODULE( Mux21 ) {
    sc_in< sc_uint<8> > in1;
    sc_in< sc_uint<8> > in2;
    sc_in< bool > selection;
    sc_out< sc_uint<8> > out;
    void MuxImplement( void );
    SC_CTOR( Mux21 ) {
      SC_METHOD( MuxImplement );
         sensitive << selection;
         sensitive << in1;
         sensitive << in2;
```

SystemC Counter Code

```
struct counter : sc_module { // the counter module
  sc inout<int> in; // the input/output port of int type
  sc_in<book | Boolean input port for clock
  void counter_fn(); // counter module function
  SC CTOR( counter ) {
        SC_METHOD( counter_fn ); // declare the counter_fn as a method
        dont_initialize(); // don't run it at first execution
        sensitive pos << clk; // make it sensitive to +ve clock edge
// software block that check/reset the counter value, part of sc_main
void check_for_10(int *counted) {
        if (*counted == 10) {
          printf("Max count (10) reached ... Reset count to Zero\n");
          *counted = 0;
```

BCD Counter Example Main Code

```
void check_for_10(int *counted);
int sc_main(int argc, char *argv[]) {
  sc_signal<int> counting; // the signal for the counting variable
  sc_clock clock("clock",20, 0.5); // clock period = 20 duty cycle = 50%
  int counted; // internal variable, to store the value in counting signal
  counting.write(0); // reset the counting signal to zero at start
  counter COUNT("counter"); // call counter module
  COUNT.in(counting); // map the ports by name
  COUNT.clk(clock); // map the ports by name
  for (unsigned char i = 0; i < 21; i++) {
        counted = counting.read(); // copy the signal onto the variable
        check_for_10(&counted); // call the software block & check for 10
        counting.write(counted); // copy the variable onto the signal
                                   // run the clock for one period
        sc start(20);
  } return 0;
```

Counter Main Code with Tracing

```
int sc_main(int argc, char *argv[]) {
  sc signal<int> counting; // the signal for the counting variable
  sc_clock clock("clock", 20, 0.5); // clock; time period = 20 duty cycle = 50%
  int counted; // internal variable, to stores the value in counting signal
              // create the trace- file by the name of "counter_tracefile.vcd"
 sc_trace_file *tf = sc_create_vcd_trace_file("counter_tracefile");
             // trace the clock and the counting signals
  sc_trace(tf, clock.signal(), "clock");
  sc_trace(tf, counting, "counting");
  counting.write(0); // reset the counting signal to zero at start
  counter COUNT("counter"); // call counter module. COUNT is just a temp var
  COUNT.in(counting); // map the ports by name
  COUNT.clk(clock); // map the ports by name
  for (unsigned char i = 0; i < 21; i++) {
  sc_close_vcd_trace_file(tf); // close the tracefile
return 0;
```

SystemC Counter Module

```
#include "systemc.h"
#define COUNTER
struct counter: sc module { // the counter module
            sc inout<int> in; // the input/output port of int type
            sc in<book in<br/>sc in<br
            void counter_fn(); // counter module function
            SC CTOR( counter ) { // counter constructor
                  SC METHOD( counter fn ); // declare the counter fn as a method
                  dont_initialize(); // don't run it at first execution
                  sensitive pos << clk; // make it sensitive to +ve clock edge
   void counter :: counter_fn() {
            in.write(in.read() + 1);
            printf("in=%d\n", in.read());
```

Module Instantiation

- Instantiate module
 Module_type Inst_module ("label");
- Instantiate module as a pointer *Module_type *pInst_module*;

// Instantiate at the module constructor SC_CTOR

```
pInst_module = new module_type ("label");
Inst_module.a(s);
Inst_module.b(c);
Inst_module.q(q);
pInst_module -> a(s);
```

pInst module \rightarrow b(c);


pInst module \rightarrow q(q);

Sub-module Connections

Signals

 $sc_signal < type > q, s, c;$

- Positional Connection
- Named Connection




Named and Positional Connections

```
Sample
SC MODULE(filter) {
                                     din
                                         dout
  // Sub-modules: "components
  sample *s1;
                                                        Mult
                                       s1
  coeff *c1;
 mult *m1;
                                      Coeff
                                                        m1
  sc signal<sc_uint <32> > q,s,c;
   // Constructor : "architecture"
                                         out
                                       c1
   SC CTOR(filter) {
   //Sub-modules instantiation/mapping
     s1 = new sample ("s1");
     s1->din(q); // named mapping
     s1->dout(s);
     c1 = new coeff("c1");
     c1->out(c); // named mapping
     m1 = new mult ("m1");
     (*m1) (s, c, q)//positional mapping
```

Communication and Synchronization


- SystemC 2.0 and higher has general-purpose
 - Channel
 - A mechanism for communication and synchronization
 - They implement one or more *interfaces*
 - Interface
 - Specify a set of access methods to the channel
 But it does not implement those methods
 - Event
 - Flexible, low-level synchronization primitive
 - Used to construct other forms of synchronization

Communication and Synchronization




Interfaces

- Interface is purely functional and does not provide the implementation of the methods.
 - Interface only provides the method's signature.
- Interfaces are bound to ports.
 - They define what can be done through a particular port.




Channels

- Channel implements an interface
 - It must implement all of its defined methods.
- Channel are used for communication between processes inside of modules and between modules.
- Inside of a module a process may directly access a channel.
- If a channel is connected to a port of a module, the process accesses the channel through the port.



Channels



Channels

Two types of Channels: Primitive and Hierarchical

- Primitive Channels:
 - They have no visible structure and no processes
 - Theye cannot directly access other primitive channels.

```
sc_signal
sc_signal_rv
sc_fifo
sc_mutex
sc_semaphore
sc_buffer
```

• Hierarchical Channels:

- These are modules themselves,
- may contain processes, other modules etc.
- may directly access other hierarchical channels.

Channel Usage


Use Primitive Channels:

- when you need to use the request-update semantics.
- when channels are atomic and cannot reasonably be chopped into smaller pieces.
- when speed is absolutely crucial.
 - Using primitive channels can often reduce the number of delta cycles.
- when it doesn't make any sense i.e. trying to build a channel out of processes and other channels such as a semaphore or a mutex.

Use Hierarchical Channels:

- when you would want to be able to explore the underlying structure,
- when channels contain processes or ports,
- when channels contain other channels.

A Communication Modeling FIFO Example



Problem definition: FIFO communication channel with blocking read and write operation Source available in SystemC installation, under "examples\systemc" subdirectory

Processes

Processes are functions identified to the SystemC kernel and called if a signal of the sensitivity list changes.

- Processes implement the functionality of modules.
- Similar to C++ functions or methods

Three types of Processes: Methods, Threads and Cthreads

- Methods: When activated, executes and returns
 SC_METHOD(process_name)
- Threads: can be suspended and reactivated
 - wait() -> suspends
 - one sensitivity list event -> activates

```
SC_THREAD(process_name)
```

Cthreads: are activated by the clock pulse
 SC CTHREAD(process name, clock value);

Processes

Type	SC_METHOD	SC_THREAD	SC_CTHREAD
Activates Exec.	Event in sensit. list	Event in sensit. List	Clock pulse
Suspends Exec.	NO	YES	YES
Infinite Loop	NO	YES	YES
suspended/ reactivated by	N.D.	wait()	wait() wait_until()
Constructor & Sensibility definition	SC_METHOD(call_back); sensitive(signals); sensitive_pos(signals); sensitive_neg(signals);	SC_THREAD(call_back); sensitive(signals); sensitive_pos(signals); sensitive_neg(signals);	SC_CTHREAD(call_back, clock.pos()); SC_CTHREAD(call_back, clock.neg());

Sensitivity List of a Process

- sensitive with the () operator

 Takes a single port or signal as argument

 sensitive (s1); sensitive (s2); sensitive (s3)
- sensitive with the stream notation

 Takes an arbitrary number of arguments

 sensitive << s1 << s2 << s3;
- sensitive_pos with either () or << operator
 Defines sensitivity to positive edge of Boolean signal or clock
 sensitive pos << clk;
- sensitive_neg with either () or << operator
 Defines sensitivity to negative edge of Boolean signal or clock
 sensitive_neg << clk;

Multiple Process Example

```
SC MODULE(ram) {
  sc in<int> addr;
  sc in<int> datain;
  sc in<bool> rwb;
  sc out<int> dout;
  int memdata[64];
      // local memory storage
  int i:
  void ramread(); // process-1
  void ramwrite();// process-2
  SC CTOR(ram) {
    SC METHOD (ramread);
    sensitive << addr << rwb;
    SC METHOD(ramwrite);
    sensitive << addr << datain << rwb;
    for (i=0; i++; i<64) {
      memdata[i] = 0;
```

Thread Process and wait() function

- wait() may be used in both SC_THREAD and SC_CTHREAD processes but not in SC_METHOD process block
- wait() suspends execution of the process until the process is invoked again
- wait(<pos_int>) may be used to wait for a certain number of cycles (SC CTHREAD only)

In Synchronous process (SC_CTHREAD)

- Statements before the *wait()* are executed in one cycle
- Statements after the *wait()* executed in the next cycle

In Asynchronous process (SC_THREAD)

- Statements before the *wait()* are executed in the last event
- Statements after the *wait()* are executed in the next event

Thread Process and wait() function

```
void do count() {
  while(1) {
    if(reset) {
      value = 0;
    else if (count) {
      value++;
      q.write(value);
    wait(); // wait till next event!
```

Example Code

```
void wait_example:: my thread process(void)
{
      wait(10, SC NS);
      cout << "Now at " << sc time stamp() << endl;
      sc time t DELAY(2, SC MS);
      t DELAY *= 2;
      cout << "Delaying " << t DELAY<< endl;
      wait(t DELAY);
      cout << "Now at " << sc time stamp()<< endl;</pre>
 OUTPUT
```

Thread Example

```
SC MODULE (my module) {
  sc in<bool> id;
  sc in<bool> clock;
  sc in<sc uint<3> > in a;
  sc in<sc uint<3> > in b;
                                Thread Implementation
  sc out<sc uint<3> >
                     out c;
 void my_thread();
                              //my module.cpp
                              void my module::
  SC CTOR(my module) {
                                           my thread(){
  SC THREAD (my thread) ;
                             while(true) {
  sensitive << clock.pos();</pre>
                               if (id.read())
                                out c.write(in a.read());
};
                               else
                                out c.write(in b.read());
                               wait();
```

CThread

- Almost identical to SC_THREAD, but implements "clocked threads"
- Sensitive only to one edge of one and only one clock
- It is not triggered if inputs other than the clock change
- Models the behavior of unregistered inputs and registered outputs
- Useful for high level simulations, where the clock is used as the only synchronization device
- Adds wait_until() and watching() semantics for easy deployment.

Counter Example

```
SC MODULE (countsub)
  sc in<double> in1;
  sc in<double> in2;
  sc out<double> sum;
  sc out<double> diff;
  sc in<bool>
                  clk;
  void addsub();
  // Constructor:
  SC CTOR (countsub)
// declare addsub as SC METHOD
     SC METHOD (addsub);
     // make it sensitive to
     // positive clock
     sensitive pos << clk;</pre>
};
```

```
in1
in2
adder
subtractor
clk
diff
```

```
// addsub method
void countsub::addsub()
{
  double a;
  double b;
  a = in1.read();
  b = in2.read();
  sum.write(a+b);
  diff.write(a-b);
};
```

sc_main()

The top level is a special function called sc main.

- It is in a file named main.cpp or main.c
- sc_main() is called by SystemC and is the entry point for your code.
- The execution of sc_main() until the sc_start() function is called.

```
int sc_main (int argc, char *argv []) {
    // body of function
    sc_start(arg) ;
    return 0 ;
}
```

• sc_start(arg) has an optional argument:
It specifies the number of time units to simulate.
If it is a null argument the simulation will run forever.

Clocks


- Special object
- How to create?

```
sc_clock clock_name ( "clock_label", period,
duty_ratio, offset, initial_value );
```

Clock connection

f1.clk(clk_signal); //where f1 is a module

• Clock example:



sc_time

```
sc time data type to measure time. Time is expressed in two parts:
  a numeric magnitude and a time unit e.g. SC MS, SC NS,
  SC PS, SC SEC, etc.
sc time t(20, SC NS);
  //var t of type sc time with value of 20ns
More Examples:
  sc_time     t PERIOD(5, SC NS);
  sc_time t_TIMEOUT (100, SC MS);
  sc time t MEASURE, t CURRENT, t LAST CLOCK;
  t MEASURE = (t CURRENT-t LAST CLOCK);
  if (t MEASURE > t HOLD) { error ("Setup violated") }
```

Time representation in SystemC

Set Time Resolution:

```
sc_set_time_resolution (10, SC_PS);
```

- Any time value smaller than this is rounded off
- default; 1 Peco-Second

```
sc_time t2(3.1416, SC_NS); // t2 gets 3140 PSEC
```

To Control Simulation:

```
sc_start();
sc_stop();
```

To Report Time Information:

```
sc_time_stamp() // returns the current simulation time
cout << sc time stamp() << endl;</pre>
```

```
sc_simulation_time()
```

Returns a value of type double with the current simulation time in the current default time unit

sc_event

Event

- Something that happens at a specific point in time.
- Has no value or duration

sc_event:

- A class to model an event
 - Can be triggered and caught.

Important

(the source of a few coding errors):

- Events have no duration → you must be watching to catch it
 - If an event occurs, and no processes are waiting to catch it, the event goes unnoticed.

sc_event

You can perform only two actions with an sc event:

- wait for it
 - wait(ev1)
 - SC THREAD (my_thread_proc);
 - sensitive << ev 1; // or
 - sensitive (ev 1)
- cause it to occur

```
notify(ev1)
```

Common misunderstanding:

- if (event1) do_something
 - Events have no value
 - You can test a Boolean that is set by the process that caused an event;
 - However, it is problematic to clear it properly.

notify()

To Trigger an Event:

```
event_name.notify(args);
event_name.notify_delayed(args);
notify(args, event_name);
```

Immediate Notification:

causes processes which are sensitive to the event to be made ready to run in the current evaluate phase of the *current* delta-cycle.

Delayed Notification:

causes processes which are sensitive to the event to be made ready to run in the evaluate phase of the *next* delta-cycle.

Timed Notification:

causes processes which are sensitive to the event to be made ready to run at a *specified time* in the future.

notify() Examples

```
sc event my event; // event
sc_time t_zero (0, SC_NS); // variable t_zero of type sc_time
sc time t(10, SC MS); // variable t of type sc_time
Immediate
  my event.notify();
  notify(my event); // current delta cycle
Delayed
  my event.notify delayed();
  my event.notify(t zero);
  notify(t zero, my event); // next delta cycle
Timed
  my event.notify(t);
  notify(t, my event);
  my event.notify delayed(t); // 10 ms delay
```

cancel()

Cancels pending notifications for an event.

- It is supported for delayed and timed notifications.
- not supported for immediate notifications.

Given:

```
sc_event a, b, c; // events
sc_time t_zero (0,SC_NS); // variable t_zero of type sc_time
sc_time t(10, SC_MS); // variable t of type sc_time
...
a.notify(); // current delta cycle
notify(t_zero, b); // next delta cycle
notify(t, c); // 10 ms delay
```

Cancel of Event Notification:

```
a.cancel(); // Error! Can't cancel immediate notificationb.cancel(); // cancel notification on event bc.cancel(); // cancel notification on event c
```

```
SC MODULE(missing event) {
  SC CTOR(missing event) {
     SC THREAD(B thread); // ordered
     SC THREAD(A_thread); // to cause
     SC THREAD(C thread); // problems
   void A_thread() {
        a event.notify(); // immediate!
        cout << "A sent a event!" << endl;</pre>
   void B_thread() {
        wait(a_event);
        cout << "B got a_event!" << endl;</pre>
   void C_thread() {
        wait(a_event);
        cout << "C got a_event!" << endl;</pre>
 sc event a event;
```

Problem with events

If wait(a_event) is issued after the immediate notification a_event.notify()
Then B_thread and C_thread can wait for ever.
Unless a_avent is issued again.

Properly Ordered Events

```
SC MODULE(ordered events) {
 SC CTOR(ordered events) {
 SC THREAD(B thread);
 SC THREAD(A_thread);
 SC THREAD(C thread);
  // ordered to cause problems
void A thread() {
while (true) {
a event.notify(SC ZERO TIME);
cout << "A sent a event!" << endl;</pre>
wait(c event);
cout << "A got c event!" << endl;</pre>
} // endwhile
```

```
void B_ thread() {
while (true) {
b_event.notify(SC_ZERO_TIME);
cout << "B sent b event!" << endl;</pre>
wait(a event);
cout << "B got a event!" << endl;</pre>
 // endwhile
void C thread() {
while (true) {
c event.notify(SC ZERO TIME);
cout << "C sent c event!" << endl;</pre>
wait(b event);
cout << "C got b event!" << endl;</pre>
} // endwhile
sc event a event, b event, c event;
```

Time & Execution Interaction


```
Process_A() {
    //@ t<sub>0</sub>
    stmt<sub>A1</sub>;
    stmt<sub>A2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>A3</sub>;
    stmt<sub>A4</sub>;
    wait(t<sub>2</sub>);a
    stmt<sub>A5</sub>;
    stmt<sub>A6</sub>;
    wait(t<sub>3</sub>);
}
```

```
Process_B() {
    //@ t<sub>0</sub>
    stmt<sub>B1</sub>;
    stmt<sub>B2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>B3</sub>;
    stmt<sub>B4</sub>;
    wait(t<sub>2</sub>);
    stmt<sub>B5</sub>;
    stmt<sub>B6</sub>;
    wait(t<sub>3</sub>);
}
```

```
Process_C() {
    //@ t<sub>0</sub>
    stmt<sub>C1</sub>;
    stmt<sub>C2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>C3</sub>;
    stmt<sub>C4</sub>;
    wait(t<sub>2</sub>);
    stmt<sub>C5</sub>;
    stmt<sub>C6</sub>;
    wait(t<sub>3</sub>);
}
```

```
Process_D() {
    //@ t<sub>0</sub>
    stmt<sub>D1</sub>;
    stmt<sub>D2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>D3</sub>;
    wait(
        sc_ZERO_TIME);
    stmt<sub>D4</sub>;
    wait(t<sub>3</sub>);
}
```

Simulated Execution Activity



wait() and watching()

```
Legacy SystemC code for Clocked Thread
wait(N); // delay N clock edges
wait until (delay expr); // until expr true @ clock
Same as
For (i=0; i!=N; i++)
                        //similar as wait(N)
      wait();
do wait () while (!expr); // same as
                         // wait until(delay expr)
```

Previous versions of SystemC also included other constructs to watch signals such as watching(),

Traffic Light Controller

Highway

Normally has a green light.

Sensor:

- A car on the East-West side road triggers the sensor
 - The highway light: green => yellow => red,
 - Side road light: red => green.

SystemC Model:

- Uses two different time delays:
- green to yellow delay >= yellow to red delay (to represent the way that a real traffic light works).

Traffic Controller Example

```
// traff.h
#include "systemc.h"
SC MODULE(traff) {
 // input ports
 sc in<bool> roadsensor;
 sc in<bool> clock;
 // output ports
 sc out<bool> NSred;
 sc out<bool> NSyellow;
  sc out<bool> NSgreen;
 sc out<bool> EWred;
 sc out<bool> EWyellow;
 sc out<bool> EWgreen;
 void control lights();
 int i;
```

```
// Constructor
SC_CTOR(traff) {
    SC_THREAD(control_lights);
    // Thread
        sensitive << roadsensor;
        sensitive << clock.pos();
    }
};</pre>
```

Traffic Controller Example

```
// traff.cpp
#include "traff.h"
void traff::control lights() {
  NSred = false;
  NSyellow = false;
  NSgreen = true;
  EWred = true;
  EWyellow = false;
 EWgreen = false;
  while (true) {
    while (roadsensor == false)
       wait();
 NSgreen = false;// road sensor triggered
 NSyellow = true; // set NS to yellow
  NSred = false;
  for (i=0; i<5; i++)
   wait();
 NSgreen = false; // yellow interval over
 NSyellow = false; // set NS to red
 NSred = true; // set EW to green
  EWgreen = true;
  EWyellow = false;
  EWred = false;
  for (i= 0; i<50; i++)
   wait();
```

```
NSgreen = false; // times up for EW green
NSyellow = false; // set EW to yellow
NSred = true;
EWgreen = false;
EWyellow = true;
EWred = false;
for (i=0; i<5; i++)
         // times up for EW yellow
  wait();
NSgreen = true; // set EW to red
NSyellow = false; // set NS to green
NSred = false:
EWgreen = false;
EWyellow = false;
EWred = true;
for (i=0; i<50; i++) // wait one more long
 wait(); // interval before allowing
          // a sensor again
```

References

- System Design with SystemC, by T. Grotker, S. Liao, G. Martin and S. Swan, Kluwer Academic 2002.
- A SystemC Primer, by J. Bhasker Second Edition 2004, 2002 PDF exists.
- SystemC: From the Ground Up, by D.C. Black, J. Donovan, B. Bunton and A. Keist 2nd edition 2010.

JPEG Compression/Decompression using SystemC

Overview

- Introduction to JPEG Coding and Decoding
- Hardware-Software Partitioning
- □ FDCT and IDCT HW module for 8 x 8 Block
- JPEG Implementation


Introductory Articles on JPEG Compression and SystemC tutorial documents available at the course webpage. Digital Image Processing by Gonzolez and Wood Chapter 6

JPEG-based Encoding


Four Stages of JPEG Compression

- Preprocessing and dividing an image into 8 x 8 blocks
 Level-shift, for 8-bit gray scale images, subtract 128 from each pixel i.e. pixel[i] = pixel[i] 128;
- DCT, Discrete Cosine Transform of 8 x 8 image blocks.
- Quantization
- ZigZag
- Entropy Encoding either of:
 - Huffman coding
 - Variable Length Coding

JPEG Encoding and Decoding



Decoding



DCT: Discrete Cosine Transform

Mathematical definitions of 8 x 8 DCT and 8 x 8 IDCT respectively.

$$F(u,v) = \frac{1}{4}C(u) C(v) \left[\sum_{x=0}^{7} \sum_{y=0}^{7} f(x,y) * \cos((2x+1)u\pi)/16 * \cos((2y+1)v\pi/16] \right]$$

$$f(x,y) = \frac{1}{4} \left[\sum_{u=0}^{7} \sum_{v=0}^{7} C(u) C(v)F(u,v) * \cos((2x+1)u\pi)/16 * \cos((2y+1)v\pi/16] \right]$$

$$where C(u), C(v) = 1/\sqrt{2} \qquad \text{for } u,v = 0$$

$$C(u), C(v) = 1 \qquad \text{otherwise}$$

F(u,v) is the Discrete Cosine Transform of 8 x 8 block f(x,y) is the Inverse Discrete Cosine Transform

Why DCT instead of DFT

DCT is similar to DFT with many advantages

- DCT coefficients are purely real
- Near-optimal for energy compaction
- DCT computation is efficient due to faster algorithms
- Hardware solutions available that do not need multipliers

DCT is extensively used in image compression standards including, JPEG, MPEG-1, MPEG-2, MPEG-4, etc.

Quantization

The 8x8 block of DCT transformed values is divided by a quantization value for each block entry.

$$F_{\text{quantized}}(u,v) = F(u,v) / Quantization_Table(x,y)$$

Quantization table :

```
      16
      11
      10
      16
      24
      40
      51
      61

      12
      12
      14
      19
      26
      58
      60
      55

      14
      13
      16
      24
      40
      57
      69
      56

      14
      17
      22
      29
      51
      87
      80
      62

      18
      22
      37
      56
      68
      109
      103
      77

      24
      35
      55
      64
      81
      104
      113
      92


      49
      64
      78
      87
      103
      121
      120
      101

      72
      92
      95
      98
      112
      100
      103
      99
```

Zig-Zag

It takes the quantized 8x8 block and orders it in a 'Zig-Zag' sequence, resulting in a 1-D array of 64 entries,

- This process place low-frequency coefficients (larger values) before the high-frequency ones (nearly zero).
- One can ignore any continuous zeros at the end of block
- Insert a (EOB) at the end of each 8x8 block encoding.



Quantization and ZigZag

```
-415 -29 -62 25 55 -20 -1 3

7 -21 -62 9 11 -7 -6 6

-46 8 77 -25 -30 10 7 -5

-50 13 35 -15 -9 6 0 3

11 -8 -13 -2 -1 1 -4 1

-10 1 3 -3 -1 0 2 -1

-4 -1 2 -1 0 -3 1 -2

-1 -1 -1 -2 -3 -1 0 -1

-4 -1 -2 -3 -1 0 -1

-4 -1 -2 -3 -1 0 -1
```

Zig-Zag

$$\begin{bmatrix} -26 & -3 & 1 & -3 & -2 & -6 & 2 - 4 & 1 & -4 & 1 & 1 & 5 & 0 & 2 \\ 0 & 0 & -1 & 2 & 0 & 0 & 0 & 0 & -1 & -1 & EOB & \end{bmatrix}$$

FDCT SC_Module

```
struct fdct : sc module {
  sc out<double> out64[8][8]; // the dc transformed 8x8 block
  sc in<double> fcosine[8][8]; // cosine table input
  sc in<FILE *> sc input; // input file pointer port
  sc in<bool> clk; // clock signal
  char input data[8][8]; // the data read from the input file
  void read data( void ); // read the 8x8 block
  void calculate dct( void ); // perform dc transform
  // define fdct as a constructor
  SC CTOR (fdct) {
  // read data method sensitive to +ve & calculate dct sensitive to
  // -ve clock edge, entire read and dct will take one clock cycle
       SC METHOD ( read data ); // define read data as a method
       dont initialize();
       sensitive << clk.pos;</pre>
       SC METHOD ( calculate dct );
       dont initialize();
       sensitive << clk.neg;</pre>
  }
};
```

DCT Module

```
#include "fdct.h"
void fdct :: calculate dct( void ) {
unsigned char u, v, x, y;
double
              temp;
  for (u = 0; u < 8; u++) // do forward discrete cosine transform
    for (v = 0; v < 8; v++) { temp = 0.0;
       for (x = 0; x < 8; x++)
       for (y = 0; y < 8; y++)
         temp += input data[x][y] * fcosine[x][u].read() *
               fcosine[v][v].read();
       if ((u == 0) \&\& (v == 0)) temp /= 8.0;
       else if (((u == 0) \&\& (v != 0)) || ((u != 0) \&\& (v == 0)))
         temp /= (4.0*sqrt(2.0)); else temp /= 4.0;
       out64[u][v].write(temp);
} }
void fdct :: read data( void ) { // read the 8*8 block
  fread(input data, 1, 64, sc input.read());
  // shift from range [0, 2^8 - 1] to [2^(8-1), 2^(8-1) - 1]
  for (unsigned char uv = 0; uv < 64; uv++)
       input data[uv/8][uv%8] -= (char) (pow(2,8-1));
```

DCT Module Structures

```
#define PI 3.1415926535897932384626433832795 // the value of PI
unsigned char quant[8][8] = // quantization table
        \{\{16,11,10,16,24,40,51,61\},
         \{12, 12, 14, 19, 26, 58, 60, 55\},\
         {14,13,16,24,40,57,69,56},
         {14,17,22,29,51,87,80,62},
         {18,22,37,56,68,109,103,77},
         {24,35,55,64,81,104,113,92},
         {49,64,78,87,103,121,120,101},
         {72,92,95,98,112,100,103,99}};
unsigned char zigzag tbl[64]={ // zigzag table
       0,1,5,6,14,15,27,28,
       2,4,7,13,16,26,29,42,
       3,8,12,17,25,30,41,43,
       9,11,18,24,31,40,44,53,
       10, 19, 23, 32, 39, 45, 52, 54,
       20, 22, 33, 38, 46, 51, 55, 60,
       21,34,37,47,50,56,59,61,
       35, 36, 48, 49, 57, 58, 62, 63};
signed char MARKER = 127; // end of block marker
```

Functions: Read File Header

```
\#define rnd(x) (((x)>=0)?((signed char)((signed char)((x)+1.5)-
  1)): ((signed char) ((signed char) ((x) -1.5) +1)))
\#define rnd2(x) (((x)>=0)?((short int)((short int)((x)+1.5)-
  1)):((short int)((short int)((x)-1.5)+1)))
// read the header of the bitmap and write it to the output file
void write read header(FILE *in, FILE *out) {
  unsigned char temp[60]; // temporary array of 60 characters,
         // which is enough for the bitmap header: 54 bytes
  printf("\nInput Header read and written to the output file");
  fread(temp, 1, 54, in); // read 54 bytes and store them in temp
  fwrite(temp, 1, 54, out); // write 54 bytes to the output file
  printf(".....Done\n");
  printf("Image is a %d bit Image. Press Enter to Continue\n>",
  temp[28]);
  getchar();
}
```

Functions: Cosine-table

Functions: ZigZag

```
// zigzag the quantized input data
void zigzag quant(double data[8][8], FILE *output) {
  signed char to write[8][8];
    // this is the rounded values, to be written to the file
  char last non zero value = 0; // index to last non-zero in a block
   // zigzag data array & copy it to to write, round the values
   // and find out the index to the last non-zero value in a block
  for (unsigned char i = 0; i < 64; i++) {
   to write[zigzag tbl[i]/8][zigzag tbl[i]%8] =
       rnd(data[i/8][i%8] / quant[i/8][i%8]);
       if (to write[i/8][i%8] != 0) last non zero value = i;
  // write all values in the block including the last non-zero value
  for (unsigned char i = 0; i <= last non zero value; i++)
      fwrite(&to write[i/8][i%8], sizeof(signed char), 1, output);
        // write the end of block marker
  fwrite(&MARKER, sizeof(signed char), 1, output);
```

Functions: Main

```
#include "systemc.h"
#include "functions.h"
#include "fdct.h"
#include "idct.h"
#define NS *1e-9 // constant for clock signal is in nanoseconds
int sc main(int argc, char *argv[]) {
  char choice;
  sc signal<FILE *> sc input; // input file pointer signal
  sc signal<FILE *> sc output; // output file pointer signal
  sc signal < double > dct data[8][8]; // signal to the dc transformed
  sc signal < double > cosine tbl[8][8]; // signal for cos-table values
  sc signal <bool> clk1, clk2; // clock signal for FDCT and IDCT
  FILE *input, *output; // input and output file pointers
  double cosine[8][8]; // cosine table
  double data[8][8]; // data read from signals to be zigzagged
  if (argc == 4) {
     if (!(input = fopen(argv[1], "rb")))
         // some error occurred while trying to open the input file
     printf("\nSystemC JPEG-LAB:\nCannot Open File '%s'\n",argv[1]),
                                                             exit(1);
```

Functions - Main

```
write read header (input, output);
             // write the header read from the input file
make cosine tbl(cosine); // make the cosine table
// copy cosine and quantization tables onto corresponding signals
for (unsigned char i = 0; i < 8; i++)
     for (unsigned char j = 0; j < 8; j++)
             cosine tbl[i][j].write(cosine[i][j]);
fdct FDCT("fdct"); // call the forward discrete transform module
// bind the ports
for (unsigned char i = 0; i < 8; i++)
     for (unsigned char j = 0; j < 8; j++) {
        FDCT.out64[i][j](dct data[i][j]);
        FDCT.fcosine[i][j](cosine tbl[i][j]);
FDCT.clk(clk1);
FDCT.sc input(sc input);
```

Functions: Main

cont.

```
// we must use two different clocks. That will make sure that when
// we want to compress, we only compress and don't decompress it
  sc start(SC ZERO TIME); // initialize the clock
  if ((choice == 'c') || (choice == 'C')) { // for compression
       while (!(feof(input))) { // create the FDCT clock signal
         clk1.write(1); // convert the clock to high
         sc start(10, SC NS); // cycle high for 10 nanoseconds
         clk1.write(0); // start the clock as low
         sc start(10, SC NS); //cycle low for 10 nanoseconds
              // read all the signals into the data variable
              // to use these values in a software block
           for (unsigned char i = 0; i < 8; i++)
             for (unsigned char j = 0; j < 8; j++)
                      data[i][j] = dct data[i][j].read();
         zigzag quant(data, output);
              // zigzag and quantize the read data
```