### Introduction to CMOS VLSI Design

# **Chapter 5 Power**

### **Outline**

- Power and Energy
- ☐ Dynamic Power công suất khi làm việc
- Static Power công suất khi không hoạt động vd: tivi tắt nhưng vẫn cấp nguồn

# **Power and Energy**

Power is drawn from a voltage source attached to the  $V_{DD}$  pin(s) of a chip.

#### tức thời

Instantaneous Power:  $P(t) = \frac{|(t)|^* V(t)}{t}$ 

Energy:

tỉ số giữa năng lượng và thời gian


Average Power:

$$P(t) = I(t) * V(t)$$

$$E = \int_{0}^{T} P(+) dt$$

$$P_{\text{avg}} = \frac{E}{+} = \frac{1}{+} \int_{0}^{+} P(1) dt$$

# **Power versus Energy**



## **Power Dissipation Sources**

#### tổng công suất tiêu thụ

- $\Box$   $P_{total} = P_{dynamic} + P_{static}$
- $\Box$  Dynamic power:  $P_{dynamic} = P_{switching} + P_{shortcircuit}$ 
  - Switching load capacitances
  - Short-circuit (crowbar) current
- Static power:  $P_{\text{static}} = (I_{\text{sub}} + I_{\text{gate}} + I_{\text{junct}} + I_{\text{contention}})V_{\text{DD}} \text{Subthreshold leakage}$ 

  - Gate leakage
  - Junction leakage
  - Contention current

#### **Power in Circuit Elements**

$$P_{VDD}(t) = I_{DD}(t)V_{DD}$$

$$P_{R}(t) = \frac{V_{R}^{2}(t)}{R} = I_{R}^{2}(t)R$$

$$E_C = \int_0^\infty I(t)V(t)dt = \int_0^\infty C\frac{dV}{dt}V(t)dt$$
$$= C\int_0^{V_C} V(t)dV = \frac{1}{2}CV_C^2$$

$$\stackrel{+}{V_C} \stackrel{+}{=} C \stackrel{\downarrow}{\downarrow} I_C = C \frac{dV}{dt}$$

# **Charging a Capacitor**

lên mức 1


#### When the gate output rises

Energy stored in capacitor is

$$E_C = \frac{1}{2} C_L V_{DD}^2$$

- But energy drawn from the supply is

$$E_{VDD} = \int_{0}^{\infty} I(t)V_{DD}dt = \int_{0}^{\infty} C_{L} \frac{dV}{dt} V_{DD}dt$$
$$= C_{L}V_{DD} \int_{0}^{V_{DD}} dV = C_{L}V_{DD}^{2}$$



- Half the energy from V<sub>DD</sub> is dissipated in the pMOS transistor as heat, other half stored in capacitor
- ☐ When the gate output falls dạng sóng đồ thị
  - Energy in capacitor is dumped to GND
  - Dissipated as heat in the nMOS transistor


dưới dạng nhiệt

## **Switching Waveforms**

10^-15

10^9

 $\square$  Example:  $V_{DD} = 1.0 \text{ V}$ ,  $C_L = 150 \text{ fF}$ , f = 1 GHz



# **Switching Power**

$$P_{\text{switching}} = \frac{1}{T} \int_{0}^{T} i_{DD}(t) V_{DD} dt$$

$$= \frac{V_{DD}}{T} \int_{0}^{T} i_{DD}(t) dt$$

$$= \frac{V_{DD}}{T} \left[ T f_{\text{sw}} C V_{DD} \right]^{\perp}$$

$$= C V_{DD}^{2} f_{\text{sw}}$$

Over T, 
$$T * f_{sw}$$
 times cap C charges
$$\int_{0}^{T} iDD(t)dt$$


$$= \int_{0}^{\tau} C \frac{dV}{dt} dt * (T * f_{sw})$$

$$= \int_{0}^{VDD} CdV * (T * f_{sw})$$


fsw: the gate switches at some average freq

Over T, T\*fsw times gate switches

tần suất chuyển mức trạng thái từ mức 0 sang 1



# **Dynamic Power**




Data dependent - a function of switching activity!

# **Activity Factor**

- ☐ Suppose the system clock frequency = f
- □ Let  $f_{sw} = \alpha f$ , where  $\alpha = activity factor$  (prob. that Circuit 0→1)
  - If the signal is a clock,  $\alpha = 1$
  - If the signal switches once per cycle,  $\alpha = \frac{1}{2}$
- Dynamic power:

$$P_{\text{switching}} = \alpha C V_{DD}^2 f$$

# Reducing Dynamic Power



phụ thuộc chuỗi dữ liệu ngõ vào


# **Low V-Swing Signaling**

- Driver power
- Receiver power
- Latching receivers

# Short Circuit (Crowbar) Current

- ☐ When transistors switch, both nMOS and pMOS networks may be momentarily ON at once ngay lập tức
- ☐ Leads to a blip of "short circuit" current.
- < 10% of dynamic power if rise/fall times are comparable for input and output
- □ We will generally ignore this component.
   It is included in circuit simulation

#### **Short Circuit Power**



#### hữu han

Finite slope of the input signal causes a direct current path between  $V_{DD}$  and GND for a short period of time during switching when both the NMOS and PMOS transistors are conducting.


### **Short Circuit Currents**

$$E_{sc} = t_{sc} V_{DD} I_{peak} P_{0\rightarrow 1}$$

$$P_{sc} = t_{sc} V_{DD} I_{peak} f_{0\rightarrow 1}$$

- Duration and slope of the input signal, t<sub>sc</sub>
- ☐ I<sub>peak</sub> determined by
  - the saturation current of the P and N transistors which depend on their sizes, process technology, temperature, etc.
  - strong function of the ratio between input and output slopes
    - a function of C<sub>L</sub>

# Impact of $C_L$ on $P_{sc}$ in next Stage



Large capacitive load

**Small** capacitive load

Output fall time significantly larger than input rise time.

Output fall time substantially smaller than the input rise time.

## **Dynamic Power Example 5.1**

- ☐ 1 billion transistor chip
  - 50M logic transistors
    - Average width: 12 λ
    - Activity factor = 0.1
  - 950M memory transistors
    - Average width: 4 λ
    - Activity factor = 0.02
  - 1.0 V 50 nm process
  - $-C = 1 \text{ fF/}\mu\text{m} \text{ (gate)} + 0.8 \text{ fF/}\mu\text{m} \text{ (diffusion)}$
- Estimate dynamic power consumption @ 1 GHz.
   Neglect wire capacitance and short-circuit current.

#### Solution

Clogic = 50\*10^6 \* W \* (Cg + Cd) Cmem = 950\*10^6 \* W \* (Cg + Cd) 
$$C_{\text{logic}} = \left(50 \times 10^6\right) \left(12\lambda\right) \left(0.025 \mu m / \lambda\right) \left(1.8 fF / \mu m\right) = 27 \text{ nF}$$

$$C_{\text{mem}} = \left(950 \times 10^6\right) \left(4\lambda\right) \left(0.025 \mu m / \lambda\right) \left(1.8 fF / \mu m\right) = 171 \text{ nF}$$

$$P_{\text{dynamic}} = \left[0.1 C_{\text{logic}} + 0.02 C_{\text{mem}}\right] \left(1.0\right)^2 \left(1.0 \text{ GHz}\right) = 6.1 \text{ W}$$

$$Pdyn = Pdyn(logic) + Pdyn(mem) = 21.7.2.2.1 + 2.0.1.2.4 + 2.0.1.$$

# **Dynamic Power Reduction**

- $P_{\text{switching}} = \alpha C V_{DD}^{2} f$
- ☐ Try to minimize:
  - Activity factor
  - Capacitance
  - Supply voltage
  - Voltage swing
  - Frequency

# **Activity Factor Estimation**

- Let  $P_i$  = Prob(node i = 1) -  $\overline{P}_i$  = 1- $P_i$
- $\Box$   $\alpha_i = \overline{P}_i * P_i$
- $\Box$  Completely random data has P = 0.5 and  $\alpha$  = 0.25
- □ Data is often not completely random
  - e.g. upper bits of 64-bit words representing bank account balances are usually 0
- Data propagating through ANDs and ORs has lower activity factor
  - Depends on design, but typically  $\alpha \approx 0.1$

## **Gates and Probability**

Gate	P <sub>Y</sub>
AND2	$P_{\mathcal{A}}P_{\mathcal{B}}$
AND3	$P_{\mathcal{A}}P_{B}P_{C}$
OR2	$1 - \overline{P}_{A}\overline{P}_{B}$
NAND2	$1 - P_A P_B$
NOR2	$\overline{P}_{\!A}\overline{P}_{\!B}$
XOR2	$P_{\mathcal{A}}\overline{P}_{B}+\overline{P}_{\mathcal{A}}P_{B}$


PA: prob. that input A = 1, PB: prob. that input B = 1







# Example 5.2 (a)

- □ A 4-input AND is built out of two levels of gates
- ☐ Estimate the activity factor at each node if the inputs have P = 0.5 and inputs are uncorrelated with each other and in time:




# Example 5.2 (b)






### **Transition Probabilities**

- ☐ Switching activity is a strong function of the input signal statistics
  - P<sub>A</sub> and P<sub>B</sub> are the probabilities that inputs A and B are one



#### **Transition Probabilities**

	$P_{0\rightarrow 1} = P_{out=0} \times P_{out=1}$
NOR	$(1 - (1 - P_A)(1 - P_B)) \times (1 - P_A)(1 - P_B)$
OR	$(1 - P_A)(1 - P_B) \times (1 - (1 - P_A)(1 - P_B))$
NAND	$P_A P_B x (1 - P_A P_B)$
AND	$(1 - P_A P_B) \times P_A P_B$
XOR	$(1 - (P_A + P_{B} - 2P_A P_B)) \times (P_A + P_{B} - 2P_A P_B)$




For X: 
$$P_{0\to 1} = P_0 \times P_1 = (1-P_A) P_A = 0.5 \times 0.5 = 0.25$$

For Z: 
$$P_{0\to 1} = P_0 \times P_1 = (1-P_XP_B) P_XP_B = (1-(0.5 \times 0.5)) \times (0.5 \times 0.5) = 3/16$$

# **Inter-signal Correlations**

- ☐ Determining switching activity is complicated by the fact that signals exhibit correlation in space and time
  - reconvergent fan-out

$$(1-0.5)(1-0.5)x(1-(1-0.5)(1-0.5)) = 3/16$$



 $(1-3/16 \times 0.5) \times (3/16 \times 0.5) = 0.085$ 


#### Reconvergent

is 
$$P(Z=1) = P(B=1) \& P(A=1 \mid B=1)$$
? What is Z?

□ Have to use conditional probabilities

# **Logic Restructuring**

 Logic restructuring: changing the topology of a logic network to reduce transitions



Chain implementation has a lower overall switching activity than the tree implementation for random inputs

Ignores glitching effects trục trặc

# **Input Ordering**


$$(1-0.5\times0.2)\times(0.5\times0.2)=0.09$$
0.5
A
B
C
F
8.919\*10^-3

Beneficial to postpone the introduction of signals with a high transition rate (signals with signal probability close to 0.5)

# **Glitching**

#### giả mạo

- ☐ Gates have a nonzero propagation delay resulting in spurious transitions or glitches (dynamic hazards) hiểm nguy
  - glitch: node exhibits multiple transitions in a single cycle before settling to the correct logic value




ABC_	101	000
Χ _		
Z		
		(+h)

**Unit Delay** 

# **Balanced Delay Paths**


Glitching is due to a mismatch in the path lengths in the logic network; if all input signals of a gate change simultaneously, no glitching occurs



So equalize the lengths of timing paths through logic

# **Clock Gating**

- ☐ The best way to reduce the activity is to turn off the clock to registers in unused blocks
  - Saves clock activity ( $\alpha = 1$ )
  - Eliminates all switching activity in the block
  - Requires determining if block will be used




# Capacitance


- □ Gate capacitance
  - Fewer stages of logic
  - Small gate sizes
- Wire capacitance
  - Good floorplanning to keep communicating blocks close to each other
  - Drive long wires with inverters or buffers rather than complex gates

# Voltage / Frequency

- Run each block at the lowest possible voltage and frequency that meets performance requirements
- □ Voltage Domains miền
  - Provide separate supplies to different blocks
  - Level converters required when crossing from low to high  $V_{\text{DD}}$  domains



- Dynamic Voltage Scaling
  - Adjust V<sub>DD</sub> and f according to workload




# Multiple V<sub>DD</sub> Domains

- □ IO / core
  - 2.5V or 3.3V IO to interface with chips using existing standards
  - 1.2V to 0.8V core for small geometry transistors
  - Need 2 thicknesses of gate oxides
- ☐ Still lower power, low speed circuits in the core
- ☐ How to get signals between V<sub>DD</sub> domains?
- Multiple core supplies not as popular as multiple V<sub>T</sub> masks
  - High V<sub>T</sub> for low power (low leakage, low crowbar)
  - Low V<sub>T</sub> for high speed (high current)

# Multiple V<sub>DD</sub>


- How many V<sub>DD</sub>? Two is becoming common
  - Many chips already have two supplies (one for core and one for I/O)
- When combining multiple supplies, level converters are required whenever a module at the lower supply drives a gate at the higher supply (step-up)
  - If a gate supplied with V<sub>DDL</sub> drives a gate at V<sub>DDH</sub>, the PMOS never turns off
    - The cross-coupled PMOS transistors do the level conversion
    - The NMOS transistor operate on a reduced supply
  - Level converters are not needed step-down change in voltage
  - Overhead of level converters can be mitigated by doing conversions at register boundaries and embedding the level conversion inside the flipflop ranh giới



# **Dual-Supplies**

quan trọng

- Minimum energy consumption is achieved if all logic paths are critical (have the same delay)
- ☐ Clustered voltage-scaling
  - Each path starts with V<sub>DDH</sub> and switches to V<sub>DDL</sub> (gray logic gates) when delay starts available
  - Level conversion is done in the flipflops at the end of the paths



#### **Static Power**

ngay cả

☐ Static power is consumed even when chip is quiescent. không hoạt động

trên danh nghĩa


- Leakage draws power from nominally OFF devices
- Ratioed circuits burn power in fight between ON transistors

về trạng thái standby đen thui, nhưng vẫn còn đèn sáng bên trong vì vẫn được cấp nguồn, có những dòng rò đi qua linh kiện điện tử, vẫn có tiêu thụ công suất nhất định gọi là công suất tĩnh

công suất rò

# **Leakage Power**

tổng công suất rò gọi là công suất tĩnh




Sub-threshold current is the dominant factor.

slide 41

All increase exponentially with temperature!


# Leakage and V<sub>T</sub>

Continued scaling of supply voltage and the subsequent scaling of threshold voltage will make subthreshold conduction a dominant component of power dissipation. tiêu tán 10-2 truyền dẫn



Each 255mV
 increase in V<sub>T</sub> gives
 3 orders of
 magnitude reduction
 in leakage (but
 adversely affects
 performance)

## Leakage Current Increase



# Static Power Example

- ☐ Revisit power estimation for 1 billion transistor chip
- Estimate static power consumption
  - Subthreshold leakage
    - Normal  $V_t$ : 100 nA/ $\mu$ m 5%
    - High  $V_t$ : 10 nA/ $\mu$ m
    - High Vt used in all memories and in 95% of logic gates
  - Gate leakage5 nA/μm
  - Junction leakage negligible không đáng kể

#### Solution

slide 18

 $W_{\text{normal-V}_{t}} = (50 \times 10^{6})(12\lambda)(0.025 \mu\text{m}/\lambda)(0.05) = 0.75 \times 10^{6} \mu\text{m}$   $W_{\text{high-V}_{t}} = [(50 \times 10^{6})(12\lambda)(0.95) + (950 \times 10^{6})(4\lambda)](0.025 \mu\text{m}/\lambda) = 109.25 \times 10^{6} \mu\text{m}$   $I_{\text{sub}} = [W_{\text{normal-V}_{t}} \times 100 \text{ nA/}\mu\text{m} + W_{\text{high-V}_{t}} \times 10 \text{ nA/}\mu\text{m}]/2 = 584 \text{ mA}$   $I_{\text{gate}} = [(W_{\text{normal-V}_{t}} + W_{\text{high-V}_{t}}) \times 5 \text{ nA/}\mu\text{m}]/2 = 275 \text{ mA}$   $P_{\text{static}} = (584 \text{ mA} + 275 \text{ mA})(1.0 \text{ V}) = 859 \text{ mW}$ 

14% of 6.1W dynamic power What if 90% idle?

#### Subthreshold Leakage

 $\Box$  For  $V_{ds} > 50 \text{ mV}$ 

$$I_{sub} \approx I_{off} 10^{\frac{V_{gs} + \eta(V_{ds} - V_{DD}) - k_{\gamma}V_{sb}}{S}}$$

$$\Box$$
  $I_{off}$  = leakage at  $V_{gs}$  = 0,  $V_{ds}$  =  $V_{DD}$ 

Typical values in 65 nm

$$I_{off} = 100 \text{ nA/}\mu\text{m} @ V_t = 0.3 \text{ V}$$

$$I_{off} = 10 \text{ nA/}\mu\text{m}$$
 @  $V_t = 0.4 \text{ V}$ 

$$I_{off} = 1 \text{ nA/}\mu\text{m}$$
 @  $V_t = 0.5 \text{ V}$ 

$$\eta = 0.1$$

$$k_{v} = 0.1$$

$$S = 100 \text{ mV/decade}$$

#### Stack Effect

- □ Series OFF transistors have less leakage
  - $-V_x > 0$ , so N2 has negative  $V_{gs}$

$$I_{sub} = \underbrace{I_{off} 10^{\frac{\eta(V_x - V_{DD})}{S}}}_{N2} = \underbrace{I_{off} 10^{\frac{-V_x + \eta((V_{DD} - V_x) - V_{DD}) - k_\gamma V_x}{S}}}_{N1}$$

$$V_{x} = \frac{\eta V_{DD}}{1 + 2\eta + k_{\gamma}}$$

$$I_{sub} = I_{off} 10^{\frac{-\eta V_{DD} \left(\frac{1 + \eta + k_{\gamma}}{1 + 2\eta + k_{\gamma}}\right)}{S}} \approx I_{off} 10^{\frac{-\eta V_{DD}}{S}}$$

- Leakage through 2-stack reduces ~10x
- Leakage through 3-stack reduces further

### Leakage Control

- Leakage and delay trade off
  - Aim for low leakage in sleep and low delay in active mode
- To reduce leakage:
  - Increase V₁: multiple V₁
    - Use low V<sub>t</sub> only in critical circuits
  - Increase V<sub>s</sub>: stack effect
    - Input vector control in sleep
  - Decrease V<sub>b</sub>
     dåo ngược
     Reverse body bias in sleep

    - Or forward body bias in active mode

#### **Gate Leakage**


- □ Extremely strong function of t<sub>ox</sub> and V<sub>gs</sub>
  - Negligible for older processes
  - Approaches subthreshold leakage at 65 nm and below in some processes
- ☐ An order of magnitude less for pMOS than nMOS
- $\Box$  Control leakage in the process using  $t_{ox} > 10.5 \text{ Å}$ 
  - High-k gate dielectrics help
  - Some processes provide multiple t<sub>ox</sub>
    - e.g. thicker oxide for 3.3 V I/O transistors
- □ Control leakage in circuits by limiting V<sub>DD</sub>

### NAND3 Leakage Example

☐ 100 nm process

$$I_{an} = 6.3 \text{ nA}$$
  $I_{ap} = 0$ 

 $I_{gn} = 6.3 \text{ nA}$   $I_{gp} = 0$  $I_{offn} = 5.63 \text{ nA}$   $I_{offp} = 9.3 \text{ nA}$ 



Input State (ABC)	I <sub>sub</sub>	I <sub>gate</sub>	I <sub>total</sub>	V <sub>x</sub>	V <sub>z</sub>
000	0.4	0	0.4	stack effect	stack effect
001	0.7	0	0.7	stack effect	$V_{DD} - V_t$
010	0	1.3	1.3	intermediate	intermediate
011	3.8	0	10.1	$V_{DD} - V_t$	$V_{DD} - V_t$
100	0.7	6.3	7.0	0	stack effect
101	3.8	6.3	10.1	0	$V_{DD} - V_t$
110	5.6	12.6	18.2	0	0
111	28	18.9	46.9	0	0

trung gian

Data from [Lee03]

### **Junction Leakage**

- ☐ From reverse-biased p-n junctions
  - Between diffusion and substrate or well
- □ Ordinary diode leakage is negligible
- □ Band-to-band tunneling (BTBT) can be significant
  - Especially in high-V<sub>t</sub> transistors where other leakage is small
  - Worst at  $V_{db} = V_{DD}$


làm trầm trong thêm

- ☐ Gate-induced drain leakage (GIDL) exacerbates
  - Worst for  $V_{gd} = -V_{DD}$  (or more negative)

### **Power Gating**

- Turn OFF power to blocks when they are idle to save leakage

  Header Switch Transistors
  - Use virtual V<sub>DD</sub> (V<sub>DDV</sub>)
  - Gate outputs to prevent invalid logic levels to next block



- □ Voltage drop across sleep transistor degrades performance during normal operation
  - Size the transistor wide enough to minimize impact
- ☐ Switching wide sleep transistor costs dynamic power
  - Only justified when circuit sleeps long enough