

CMOS Transistor and Circuits

Outline


- ❑ MOS Capacitor
- ❑ nMOS I-V Characteristics
- ❑ pMOS I-V Characteristics
- ❑ DC characteristics and transfer function
- ❑ Noise margin
- ❑ Latchup
- ❑ Pass transistors
- ❑ Tristate inverter

delta V: hiệu điện thế cấp vào 2 bản của tụ



delta t: thời gian nạp xả tụ

Introduction


- ❑ So far, we have treated transistors as **ideal switches**
- ❑ **An ON transistor passes a finite amount of current**
 - Depends on terminal voltages
 - Derive current-voltage (I-V) relationships
- ❑ Transistor gate, source, drain all have capacitance
 - **$I = C (\Delta V / \Delta t) \rightarrow \Delta t = (C / I) \Delta V$**
 - Capacitance and current determine speed
- ❑ Also explore what a “degraded level” really means



transistor nmos



transistor pmos



đế bán dẫn loại p và polysilicon giống như 1 cái tụ điện bởi vì ở giữa là lớp điện môi SiO₂

MOS Capacitor

❑ Gate and body form MOS capacitor

❑ Operating modes

– Accumulation

V_t là 1 điện áp ngưỡng (0.4 - 0.7 V)

– Depletion

– Inversion



nếu electron di chuyển theo 1 chiều nhất định sẽ tạo ra dòng điện bằng cách tăng V_g đủ lớn, hạt mang điện sẵn sàng muốn có dòng điện đi qua bán dẫn, phân cực cho điện thế của 2 phía lệch nhau, electron sẽ di chuyển có hướng -> có dòng điện tương ứng

do điện áp phân cực đưa vào 2 cực khá lớn, trong bán dẫn loại p, các nguyên tử bị phân tách mạnh ra thành electron và lỗ trống, lỗ trống hút xuống đáy body mạnh hơn nữa, electron có xu hướng tập trung ở lớp trên, gần sát bề mặt tiếp xúc với lớp oxide, ko thể nhảy qua vì là lớp điện môi cách điện

CMOS Transistor

Terminal Voltages

kí hiệu transistor nMOS

- Mode of operation depends on V_g , V_d , V_s


- $V_{gs} = V_g - V_s$

- $V_{gd} = V_g - V_d$

- $V_{ds} = V_d - V_s = V_{dg} + V_{gs} = V_{gs} - V_{gd}$

$$V_d - V_g + V_g - V_s = -(V_g - V_d) + (V_g - V_s)$$

khếch tán



- Source and drain are symmetric diffusion terminals

quy ước

- By convention, source is terminal at lower voltage

- Hence $V_{ds} \geq 0$

- nMOS body is grounded. First assume source is 0 too.

- Three regions of operation

- Cutoff*

- Linear*


- Saturation* bão hòa

nMOS Cutoff

môi trường giữa cực s và cực d là channel

- ❑ No channel không có sự xuất hiện của electron
không tạo thành cái kênh
- ❑ $I_{ds} = 0$ không có dòng điện

ko có j xảy ra



V_{gs} càng lớn, dòng càng mạnh, tạo nhiều electron

nMOS Linear

❑ Channel forms

❑ Current flows from d to s

– e^- from s to d qua bên điện thế cao hơn


– current: d to s

❑ I_{ds} increases with V_{ds}

tăng V_{ds} sẽ tăng dòng, ko thể tăng mãi, ngưỡng là $V_{gs} - V_t$

❑ Similar to linear resistor

electron sẵn sàng ở lớp trên của p-type body



$V_{ds} > 0$, chênh lệch điện thế giữa 2 cực d và s, điện thế bên d lớn hơn, dòng từ d sang s, electron ngược lại

nMOS Saturation


chênh lệch hiệu điện thế lớn hơn

- ❑ Channel pinches off

- ❑ I_{ds} independent of V_{ds}

- ❑ We say current saturates

- ❑ Similar to current source



V_{ds} có tăng, dòng ko tăng lên nữa mà đi ngang


Đặc tính dòng và áp

I-V Characteristics

❑ In Linear region, I_{ds} depends on:

- How much charge is in the channel
- How fast is the charge moving

CMOS Transistor



Channel Charge

- ❑ MOS structure looks like parallel plate capacitor while operating in inversion

– Gate – oxide – channel

lượng điện tích của tụ ảo

$$Q_{\text{channel}} = CV$$

c là channel

đổi cực

$$V_{gc} = V_{gs} + V_{sc} = V_{gs} + V_{sd}/2 = V_{gs} - V_{ds}/2$$

$$C = C_g = \epsilon_{ox} WL/t_{ox} = C_{ox} WL$$


chèn thêm điểm s

$$V = V_{gc} - V_t = (V_{gs} - V_{ds}/2) - V_t \quad (V_{gc} - V_t \text{ is the amount of voltage attracting charge to channel beyond the voltage required for inversion})$$


hiệu điện thế dc cung cấp vào 2 cực của tụ ảo

hình dáng transistor thực tế

Cg là điện dung tính từ giữa polysilicon và channel



hằng số điện môi



HĐT giữa cực s và giữa kênh truyền

$$V_{sd} = 2V_{sc}$$

CMOS Transistor

10

L: độ dài kênh, khoảng cách giữa cực s và d

W: độ rộng của transistor

t ox: độ dày của oxide

Carrier velocity

hạt mang điện quan tâm là e

- ❑ Charge is carried by e-
- ❑ Carrier velocity v proportional to lateral E-field between source and drain

vận tốc di chuyển của hạt mang điện

- ❑ $v = \mu E$ μ called mobility tính di động

- ❑ $E = V_{ds}/L$

thời gian để hạt mang điện xuyên qua kênh truyền, giữa cực s và cực d

- ❑ Time for carrier to cross channel:
 - $t = L / v$

nMOS Linear I-V

$$t = \frac{L}{v} = \frac{L}{\mu E} = \frac{L}{\mu \cdot \frac{V_{ds}}{L}} = \frac{L^2}{\mu \cdot V_{ds}}$$

□ Now we know

- How much charge Q_{channel} is in the channel
- How much time t each carrier takes to cross

$$\begin{aligned} I_{ds} &= \frac{Q_{\text{channel}}}{t} = \frac{C V}{t} = \underbrace{C_{\text{ox}} W L}_C \cdot \underbrace{\left(V_{gs} - \frac{V_{ds}}{2} - V_t \right)}_{\checkmark} \cdot \underbrace{\frac{\mu V_{ds}}{L^2}}_{1/A} \\ &= \mu C_{\text{ox}} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \\ &= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \quad \beta = \mu C_{\text{ox}} \frac{W}{L} \end{aligned}$$

nMOS Saturation I-V

❑ If $V_{gd} < V_t$, channel pinches off near drain

– When $V_{ds} > V_{dsat} = V_{gs} - V_t$

sat: bão hòa

❑ Now drain voltage no longer increases current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat} = \beta \left(V_{gs} - V_t - \frac{V_{gs} - V_t}{2} \right) \cdot (V_{gs} - V_t)$$

$$= \frac{\beta}{2} (V_{gs} - V_t)^2 = \beta \cdot \left(\frac{V_{gs} - V_t}{2} \right) \cdot (V_{gs} - V_t)$$

I_{ds} là 1 hằng số, ko phụ thuộc vào V_{ds}

nMOS I-V Summary

□ Shockley 1st order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & \begin{matrix} V_{gs} > V_t \\ V_{ds} < V_{dsat} \end{matrix} & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & \begin{matrix} V_{gs} > V_t \\ V_{ds} > V_{dsat} \end{matrix} & \text{saturation} \end{cases}$$

Example

□ We will be using a 0.18 μm process for your project


- $t_{\text{ox}} = 100 \text{ \AA} = 100 \times 10^{-8} \text{ cm}$
- $\epsilon = 3.9 \epsilon_0 = 3.9 \times 8.85 \cdot 10^{-14} \text{ F/cm}$
- $\mu = 350 \text{ cm}^2/\text{V} \cdot \text{s}$
- $V_t = 0.4 \text{ V}$

□ Plot I_{ds} vs. V_{ds}
no current

- $V_{\text{gs}} = 0, 0.3, 0.6, 0.9, 1.2, 1.5$ and 1.8 V .
- Use $W/L = 4/2$ (λ)

$$\beta = \mu C_{\text{ox}} \frac{W}{L} = (350) \left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left(\frac{W}{L} \right) = 120 \frac{W}{L} \mu\text{A}/\text{V}^2$$

= 240



pMOS I-V

tạp chất tạo thành bán dẫn sản xuất pMOS ngược lại vs nMOS

❑ All doping and voltages are inverted for pMOS

❑ Mobility μ_p is determined by holes

độ linh động của lỗ trống nhỏ hơn so vs độ linh động của electron -> khả năng dẫn điện thấp hơn, số hạt mang điện thấp hơn

– Typically 2-3x lower than that of electrons μ_n

❑ Thus pMOS must be wider to provide same current

độ rộng kênh rộng hơn để có độ dẫn điện tương đương


– In this class, assume $\mu_n / \mu_p = 2$ $W_p = 2 W_n$

kích thước pMOS lớn hơn khoảng 2 lần

B = 120
 $V_{tp} = -0.4$

do chiều

hình chưa chuẩn



nmos current: d→s

CMOS Transistor i.e., current: s→d of pmos

DC Transfer Characteristics

hàm truyền của 1 mạch

sự biến đổi


Objective: Find the variation of output voltage V_{out} for changes in input voltage V_{in} .

ngưỡng

bán dẫn loại p

V_{tp} – Threshold voltage of p-device

V_{tn} – Threshold voltage of n-device



sơ đồ nguyên lí cổng invertor

tuyến tính

bão hòa

ngược lại

	CUTOFF	NON SATURATED	SATURATED
P-device	$V_{gsP} > V_{tp}$ $V_{in} > V_{tp} + V_{DD}$	$V_{gsP} < V_{tp}$ $V_{in} < V_{tp} + V_{DD}$ $V_{dsP} > V_{gsP} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$	$V_{gsP} < V_{tp}$ $V_{in} < V_{tp} + V_{DD}$ $V_{dsP} < V_{gsP} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$
n-device	$V_{gsn} < V_{tn}$ $V_{in} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} < V_{gsn} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} > V_{gsn} - V_{tn}$ $V_{out} > V_{in} - V_{tn}$

Recall CMOS device

cut off: $I_{ds} = 0 \quad V_{gs} \leq V_t$

linear: $I_{ds} = \beta \left[(V_{gs} - V_t)V_{ds} - \frac{V_{ds}^2}{2} \right] \quad 0 < V_{ds} < V_{gs} - V_t$

Saturation: $I_{ds} = \beta \frac{(V_{gs} - V_t)^2}{2} \quad 0 < V_{gs} - V_t < V_{ds}$

CMOS inverter characteristics is
 chuyển hóa
 derived by solving for $V_{inn} = V_{in}$ and
 $I_{dsn} = -I_{dsp}$




FIG 2.23 A CMOS inverter

CMOS inverter is divided into five regions of operation

Region A: $0 \leq V_{in} \leq V_{tn}$

nmos


n-device in cutoff, $I_{ds} = 0$

ở dưới cutoff,
điểm ngõ ra nối lên nguồn

pmos

p-device in linear region, $I_{dsn} = -I_{dsp}$, $I_{ds} = 0$

$V_{dsp} = 0 \Rightarrow V_{out} = V_{DD}$
Vdd



Region B: $V_{tn} \leq V_{in} < V_{DD}/2$

n-device is saturated (current source)



p-device is nonsaturated (linear, resistor)

nmos bão hòa =>



$$I_{dsn} = \beta_n \frac{(V_{in} - V_{tn})^2}{2}$$

$$\beta_n = \frac{\mu_n \epsilon}{t_{ox}} \left(\frac{W_n}{L_n} \right)$$



I_p p-device $V_{gs} = (V_{in} - V_{DD})$

$V_{ds} = (V_{out} - V_{DD})$

pmos tuyến tính =>



$$I_{dsp} = -\beta_p \left[(V_{in} - V_{DD} - V_{tp})(V_{out} - V_{DD}) - \frac{(V_{out} - V_{DD})^2}{2} \right]$$

$$\beta_p = \frac{\mu_p \epsilon}{t_{ox}} \left(\frac{W_p}{L_p} \right)$$

substitute $I_{dsp} = -I_{dsn}$

X

$$V_{out} = (V_{in} - V_{tp}) + \sqrt{(V_{in} - V_{tp})^2 - 2(V_{in} - \frac{V_{DD}}{2} - V_{tp}) - \frac{\beta_n}{\beta_p} (V_{in} - V_{tn})^2}$$

hàm phi tuyến, đường cong

CMOS Transistor


Region C:

n-device still in saturation

p-device enters saturation

$$I_{dsp} = -\frac{\beta_p}{2} (V_{in} - V_{DD} - V_{tp})^2$$

$$I_{dsn} = \frac{\beta_n}{2} (V_{in} - V_{tn})^2$$



setting $\beta_n = \beta_p$ and $V_{tn} = -V_{tp}$ and using

$I_{dsn} = -I_{dsp}$, we obtain

$$\underline{V_{in} = \frac{V_{DD}}{2}}$$

Region c exist only for one value of V_{in} ,

Possible values of V_{out} are

n-device $V_{out} > V_{in} - V_{tn}$

p-device $V_{out} < V_{in} - V_{tp}$


concluding $V_{in} - V_{tn} < V_{out} < V_{in} - V_{tp}$

ngược vùng B

Region D: $\frac{V_{DD}}{2} < V_{in} \leq V_{DD} + V_{tp}$

n-device linear

p-device saturated



X $V_{out} = (V_{in} - V_{tn}) - \sqrt{(V_{in} - V_{tn})^2 - \frac{\beta_p}{\beta_n} (V_{in} - V_{DD} - V_{tp})^2}$

Region E: $V_{in} > V_{DD} + V_{tp}$

n-device linear


p-device cutoff

ở bên trên cutoff hở mạch ra, ngõ ra nối xuống đất

$V_{dsn} = 0 \Rightarrow V_{out} = 0$


I-V Characteristics

- Make pMOS is wider than nMOS such that $\beta_n = \beta_p$




i.e., $I_{sdp} > 0$, current s \rightarrow d

Current vs. V_{out} , V_{in}




Load Line Analysis

- For a given V_{in} :
 - Plot I_{dsn}, I_{dsp} vs. V_{out}
 - V_{out} must be where |currents| are equal in





Load Line Summary



DC Transfer Curve


- Transcribe points onto V_{in} vs. V_{out} plot



Operating Regions

□ Revisit transistor operating regions


Region	nMOS	pMOS
A	Cutoff	Linear
B	Saturation	Linear
C	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff



=1 thì đường cong giữa $V_{DD}/2$, =0.5 dịch về trái, =10 thì lệch về phải

Beta Ratio

- ❑ If $\beta_p / \beta_n \neq 1$, switching point will move from $V_{DD}/2$
- ❑ Called *skewed gate*^{lệch}
- ❑ Other gates: collapse into equivalent inverter



DC Transfer function is symmetric for $\beta_n = \beta_p$





Table 2.3 Summary of CMOS inverter operation

Region	Condition	p-device	n-device	Output
A	$0 \leq V_{in} < V_{tn}$	linear	cutoff	$V_{out} = V_{DD}$
B	$V_{tn} \leq V_{in} < V_{DD}/2$	linear	saturated	$V_{out} > V_{DD}/2$
C	$V_{in} = V_{DD}/2$	saturated	saturated	V_{out} drops sharply
D	$V_{DD}/2 < V_{in} \leq V_{DD} - V_{tp} $	saturated	linear	$V_{out} < V_{DD}/2$
E	$V_{in} > V_{DD} - V_{tp} $	cutoff	linear	$V_{out} = 0$

Gate Capacitance

liên quan đến tính dòng đi qua transistor

$$C_g = C_{\text{permicron}} \times W \quad (2.13)$$

where

$$C_{\text{permicron}} = C_{\text{ox}} L = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} L \quad (2.14)$$

$$t_{\text{ox}} = 100 \text{ \AA} = 100 \times 10^{-8} \text{ cm}$$

$$\epsilon = 3.9 \epsilon_0 = 3.9 \times 8.85 \cdot 10^{-14} \text{ F/cm}$$

Leakage Current

Example 2.6

What is the minimum threshold voltage for which the leakage current through an OFF transistor ($V_{gs} = 0$) is 10^3 times less than that of a transistor that is barely ON ($V_{gs} = V_t$) at room temperature if $n = 1.5$? One of the advantages of silicon-on-insulator (SOI) processes is that they have smaller n (see Section 9.5). What threshold is required for SOI if $n = 1.3$?

SOLUTION: $v_T = 26 \text{ mV}$ at room temperature. Assume $V_{ds} \gg v_T$ so leakage is significant. We solve

$$I_{d0} = \beta v_T^2 e^{1.8}$$

$$I_d(V_{gs} = 0) = 10^{-3} I_{d0} = I_{d0} e^{\frac{-V_t}{nv_T}}$$

(2.46)

$$V_t = -nv_T \ln 10^{-3} = 270 \text{ mV}$$

$n = 1.5$

In the CMOS process, leakage rolls off by a factor of 10 for every 90 mV V_{gs} falls below threshold. This is often quoted as a subthreshold slope of $S = 90 \text{ mV/decade}$. In the SOI process, the subthreshold slope S is 78 mV/decade, so a threshold of only 234 mV is required.

$n = 1.3$

Noise Margin

It determines the allowable noise at the input gate (0/1) so the output (1/0) is not affected

Noise margin is closely related to input-output transfer function

suy ra

It is derived by driving two inverters connected in series



Output Characteristics

Input Characteristics





FIG 2.27 Noise margin definitions



Impact of skewing transistor size on noise margin





FIG 2.26 Transfer characteristics of skewed inverters

Increasing (decreasing) P / N ratio increases (decreases) the low noise margin and decreases (increases) the high noise margin

Latchup in CMOS Circuits




Parasitic bipolar transistors are formed by substrate and source / drain devices (p/n/p or n/p/n)

Latchup occurs by establishing a low-resistance paths connecting V_{DD} to V_{SS}

Latchup may be induced by power supply glitches or incident radiation

If sufficiently large substrate current flows, V_{BE} of NPN device increases, and its collector current grows.

This increases the current through R_{WELL} . V_{BE} of PNP device increases, further increasing substrate current.



If bipolar transistors satisfy $\beta_{PNP} \times \beta_{NPN} > 1$, latchup may occur.

Operation voltage of CMOS circuits should be below $V_{latchup}$.

Remedies of latchup problem:

1. Reduce $R_{substrate}$ by increasing P doping of substrate by process control.
2. Reducing R_{WELL} and resistance of WELL contacts by process control.
3. Layout techniques: separation of P and N devices, guard rings, many WELL contacts (at design).

Pass Transistors

❑ We have assumed source is grounded

❑ What if source > 0?

– e.g. pass transistor passing V_{DD}

❑ $V_g = V_{DD}$

– If $V_s > V_{DD} - V_t \Rightarrow V_{gs} < V_t$


– Hence transistor would turn itself off

❑ nMOS pass transistors pull no higher than $V_{DD} - V_{tn}$


– Called a degraded “1”

– Approach degraded value slowly (low I_{ds})

❑ pMOS pass transistors pull no lower than V_{tp}




Pass Transistor CKTs




As the source can rise to within a threshold voltage of the gate, the output of several transistors in series is no more degraded than that of a single transistor.

Transmission Gates

- Single pass transistors produce degraded outputs
- Complementary Transmission gates pass both 0 and 1 well*



$g = 0, gb = 1$




$g = 1, gb = 0$







Input

Output

$g = 1, gb = 0$




$g = 1, gb = 0$



Transmission gate ON resistance as input voltage sweeps from 0 to 1 (V_{SS} to V_{DD}), assuming that output follows closely.



$$R_{EQ} = \frac{R_{onp} R_{onn}}{R_{onp} + R_{onn}}$$



Tristates


- ❑ *Tristate buffer* produces Z when not enabled

EN	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1




Nonrestoring Tristate

- ❑ Transmission gate acts as tristate buffer
 - Only two transistors
 - But *nonrestoring*
 - Noise on A is passed on to Y



Tristate Inverter

- ❑ Tristate inverter produces restored output
 - Violates conduction complement rule
 - Because we want a Z output




ghép kênh

Multiplexers



- ❑ 2:1 multiplexer chooses between two inputs

S	D1	D0	Y
0	X	0	0
0	X	1	1
1	0	X	0
1	1	X	1




Gate-Level Mux Design

- ❑ $Y = SD_1 + \bar{S}D_0$ (too many transistors)
- ❑ How many transistors are needed? 20



Transmission Gate Mux




- ❑ Nonrestoring mux uses two transmission gates
 - Only 4 transistors



$$\overline{SD_1} + \overline{SD_0}$$



Inverting Mux

- ❑ Inverting multiplexer
 - Use compound AOI22
 - Or pair of tristate inverters
 - Essentially the same thing
- ❑ Noninverting multiplexer adds an inverter



4:1 Multiplexer

- ❑ 4:1 mux chooses one of 4 inputs using two selects
 - Two levels of 2:1 muxes
 - Or four tristates



Sizing for Performance

C_{int} NMOS and PMOS diffusion + diffusion-gate overlap.

C_{ext} Fan-out (input gates) + interconnects.

R_{eq} Equivalent gate resistance.

$C_L = C_{\text{int}} + C_{\text{ext}}$ Capacitive load of an inverter.

$C_{\text{int}} = SC_{\text{iref}}$ $R_{\text{eq}} = R_{\text{ref}} / S$ S sizing factor.

Propagation delay: $t_p = 0.69R_{\text{eq}} (C_{\text{int}} + C_{\text{ext}}) = t_{p0} \left(1 + \frac{C_{\text{ext}}}{SC_{\text{int}}} \right)$


$t_{p0} = 0.69R_{\text{eq}} C_{\text{int}}$ **Inverter delay loaded only by intrinsic.**

$C_{\text{int}} = \gamma C_g$ Intrinsic cap to gate cap ratio ≈ 1 .

$f = C_{\text{ext}}/C_g$ Effective fan-out.

$$t_p = t_{p0} \left(1 + \frac{C_{\text{ext}}}{\gamma C_g} \right) = t_{p0} \left(1 + \frac{f}{\gamma} \right)$$

The delay of an inverter is only a function of the ratio between its external load cap to its input cap



$$t_p = \sum_{j=1}^N t_{p_j} = \sum_{j=1}^N t_{p0} \left(1 + \frac{C_{g_{j+1}}}{\gamma C_{g_j}} \right), \quad C_{g_{N+1}} = C_L$$

$$\frac{\partial t_p}{\partial C_{g_j}} = 0, \quad 1 \leq j \leq N-1 \quad \text{imply} \quad \frac{C_{g_{j+1}}}{C_{g_j}} = \frac{C_{g_j}}{C_{g_{j-1}}} = f, \quad 2 \leq j \leq N-1$$

It implies that same sizing factor ***f*** is used for all stages.

The optimal size of an inverter is the geometric mean of its neighbor drives

$$C_{g_j} = \sqrt{C_{g_{j+1}} C_{g_{j-1}}}$$

Given C_{g_1} and C_L , and $F = C_L / C_{g_1}$ the optimal sizing factor is

$$f = \sqrt[N]{F}$$

The minimum delay through the chain is

$$t_p = N t_{p0} \left(1 + \frac{\sqrt[N]{F}}{\gamma} \right)$$

What should be the optimal N ?

The derivative by N of t_p yields $\gamma + \sqrt[N]{F} - \frac{\sqrt[N]{F} \ln F}{N} = 0$

or equivalently $f = e^{(1+\gamma/f)}$ having a closed form solution

$f = e$ only for $\gamma=0$, a case where the intrinsic self load is ignored and only the fan-out is considered.