

CpE 3201 (Embedded Systems)


# Interrupts

### What is an Interrupt?

- signal generated by some event external to the CPU (<u>Interrupt Request</u>)
- causes the CPU to stop what it is currently doing (stop executing the code it is currently running) and jump to a separate piece of code (designed to deal with the event which generated the interrupt request)



## What is an Interrupt?





### **Interrupt Service Routine**

- the code that handles the interrupt request and is executed
- when finished, returns to the instruction that was running prior to the interrupt, which then resumes running with no awareness that it has been pre-empted by the interrupt code
- must be as short as possible



## Why use Interrupts?

- one useful feature in embedded systems; makes systems efficient and responsive to critical events
- makes code easier to manage



## Why use Interrupts?

#### Non-Interrupt System

0006H	BSF STATUS, RP0
0007H	MOVLW 01H
0008H	MOVWF TRISB
0009H	MOVLW 0AH
000AH	MOVWF OPTION_REG
000BH	BCF STATUS, RP0
000CH	CLRF PORTB
000DH	BTFSS PORTB, 0
000EH	GOTO HERE (00DH)
000FH	MOVLW 0F0H
0010H	MOVWF PORTB
0012H	CALL DELAY

waits for input, will stay on this state until an input signal detected

#### Interrupt-Based System

0006H	BSF STATUS, RP0
0007H	MOVLW 01H
H8000	MOVWF TRISB
0009H	MOVLW 0AH
000AH	MOVWF OPTION_REG
000BH	BSF INTCON, INTE
000CH	BCF INTCON, INTF
000DH	BSF INTCON, GIE
000EH	MOVLW 0F0H
000FH	MOVWF PORTB
0010H	CALL DELAY

allows to perform other tasks



#### Disadvantages of Interrupts

- Interrupt can be confusing and error-prone
- Overlapping of operations may happen together with the main routine
- Should be tightly regulated and must consider the length of the ISR as to not to further delay the foreground routine




## How an Interrupt works?






#### Foreground/Main Routine




#### Interrupt Service Routine (ISR)








#### Foreground/Main Routine





#### Interrupt Service Routine (ISR)





#### Foreground/Main Routine







Interrupt Service Routine (ISR)

### **Enabling/Disabling Interrupts**

- Every interrupt source will have some way to enable or disable it - usually an enable bit in a configuration register
- Interrupt disabling is also called <u>interrupt</u>
   <u>masking</u>, but some interrupts are non-maskable
   meaning the source cannot be disabled and is
   persistent
- At the end of the interrupt configuration sequence for that peripheral, the interrupt will be enabled but this will not cause interrupts to begin to be serviced



### **Enabling/Disabling Interrupts**

- A Global Interrupt Enable (GIE) mechanism of the CPU will enable all unmasked interrupts; this is very useful if you want to disable the all unmasked interrupts temporarily
- GIE is used to disable all unmasked interrupts during ISR to prevent <u>interrupt overlapping</u>



#### **Common Interrupt Sources**

- Input pin state change
- Timer overflow
- Timer capture
- Timer compare match
- UART
- SPI
- 12C
- Analog to Digital Conversion
- Watchdog



#### Things to consider when using Interrupts

- ISR should be a short as possible
- Data corruption
- Interrupt Priorities



### **Example (External Interrupt Source)**


- A numeric keypad (through 74C922) and a 7segment display is connected to the PIC16F877A MCU.
- Upon start-up, the display would count-up from 0-9 then recycles at an interval of 1 second.
   When keys 1-9 in the keypad are pressed, the key number will be displayed and continues to count from that number.



#### **Conventional Approach**

- The conventional approach is to wait for the keypad input. In this case, waiting for key press is not possible since the counter would be updated every second.
- The solution is to read the keypad data in between delay.








### **Interrupt Approach**

- Using interrupts, the CPU is tasked only of updating the Counter value as well as decoding and displaying.
- When the keypad is pressed, it generates an interrupt request and executes the ISR according to the interrupt vector address, in this case reading the keypad data and updating the Counter value.







#### Interrupt Sources of PIC16F877A

- External interrupts
- Overflow/underflow interrupts
- A/D conversion interrupts
- Communication interrupts



#### RB0/INT External Interrupt

- An external interrupt source is a signal (state change for the interrupt to be detected) sent to MCU from an I/O device or other MCU.
- State changes rising edge, falling edge, or both
- Interrupt will be generated if enabled/unmasked together with GIE; ISR will be executed.



## Interrupt Configuration (OPTION\_REG)

REGIST	ER 2-2:	OPTION_	REG REGI	STER (AD	DRESS 81	h, 181h)						
		R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W			
		RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS			
		bit 7							t			
	bit 7	RBPU: PO	ORTB Pull-up	Enable bit								
			B pull-ups ar B pull-ups ar		oy individual	port latch value	ues					
	bit 6	INTEDG:	Interrupt Edg	e Select bit	ů.							
			upt on rising e upt on falling									
	bit 5	TOCS: TM	T0CS: TMR0 Clock Source Select bit									
			tion on RA4/ al instruction		(CLKO)							
	bit 4	T0SE: TMR0 Source Edge Select bit										
			nent on high- nent on low-to									
	bit 3	PSA: Pres	PSA: Prescaler Assignment bit									
			aler is assign aler is assign			е						
	bit 2-0	PS2:PS0:	Prescaler Ra	ate Select b	oits							
		Bit Value	TMR0 Rate	WDT Rate	9							
		000 001 010	1:2 1:4 1:8	1:1 1:2 1:4								
		011	1:16	1:8								
		100	1:32	1:16								
		110	1:128	1:64								
		111	1:256	1:128					.60			



bit 0



# Interrupt Configuration (INTCON)

#### INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh) REGISTER 2-3:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	
bit 7							bit 0	

GIE: Global Interrupt Enable bit
1 = Enables all unmasked interrupts
0 = Disables all interrupts
PEIE: Peripheral Interrupt Enable bit
<ul><li>1 = Enables all unmasked peripheral interrupts</li><li>0 = Disables all peripheral interrupts</li></ul>
TMR0IE: TMR0 Overflow Interrupt Enable bit
1 = Enables the TMR0 interrupt
0 = Disables the TMR0 interrupt
INTE: RB0/INT External Interrupt Enable bit
1 = Enables the RB0/INT external interrupt
0 = Disables the RB0/INT external interrupt
RBIE: RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt
0 = Disables the RB port change interrupt
TMR0IF: TMR0 Overflow Interrupt Flag bit
1 = TMR0 register has overflowed (must be cleared in software)
0 = TMR0 register did not overflow
INTF: RB0/INT External Interrupt Flag bit
1 = The RB0/INT external interrupt occurred (must be cleared in software)
0 = The RB0/INT external interrupt did not occur
RBIF: RB Port Change Interrupt Flag bit

- - 1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).
  - 0 = None of the RB7:RB4 pins have changed state

#### **RB0/INT External Interrupt**

- To enable/unmask the interrupt, INTE must be set to '1'. However, GIE will enable or disable all unmasked interrupt.
- Therefore to enable RB0/INT external interrupt, both INTE and GIE must be set to '1'.
- When an interrupt is generated, INTF will be set to '1' by the MCU and has to be <u>cleared manually</u> via software.



#### Timer<sub>0</sub> Module

- The Timer0 module is a readable and writable 8-bit timer/counter.
- It has a programmable prescaler\* and can be powered using the internal clock cycle and external clock.
- If enabled, it can generate an interrupt upon overflow.



<sup>\*</sup> a prescaler is basically a clock divider in 2n

# Interrupt Configuration (OPTION\_REG)

REGISTER 2-2:	OPTION_	REG REGI	STER (AD	DRESS 81	lh, 181h)			
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	RBPU: PO	ORTB Pull-up	Enable bit					
		B pull-ups ar B pull-ups ar		by individual	port latch valu	ies		
bit 6	INTEDG:	Interrupt Edg	e Select bit	l				
		pt on rising e pt on falling	-					
bit 5	TOCS: TM	IR0 Clock So	urce Selec	t bit				
		tion on RA4/ al instruction		(CLKO)				
bit 4	T0SE: TM	R0 Source E	dge Select	bit	- 2			
		nent on high- nent on low-to						
bit 3	PSA: Pres	scaler Assign	ment bit					
		aler is assign aler is assign			le			
bit 2-0	PS2:PS0:	Prescaler Ra	te Select b	oits				
	Bit Value	TMR0 Rate	WDT Rate	е				
	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128					



bit 0



# Interrupt Configuration (INTCON)

#### REGISTER 2-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	
bit 7							bit 0	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 interrupt
	0 = Disables the TMR0 interrupt
bit 4	INTE: RB0/INT External Interrupt Enable bit
	1 = Enables the RB0/INT external interrupt
	0 = Disables the RB0/INT external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTF: RB0/INT External Interrupt Flag bit
	1 = The RB0/INT external interrupt occurred (must be cleared in software)
	0 = The RB0/INT external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit
	1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).
	0 = None of the RB7:RB4 pins have changed state

### Timer0 Overflow Interrupt

- A <u>timer overflow</u> occurs after a counter reach its terminal count. Incrementing a counter on its terminal count will make the value overflow and it automatically resets the counter.
- The PIC16F877A MCU has several counters/timers that can be configured to generate an overflow interrupt, one of which is the **Timer0**.



### Timer0 Overflow Interrupt

- To enable/unmask the interrupt, **TMR0IE** must be set to '1'. However, **GIE** will enable or disable all unmasked interrupt.
- Therefore to enable Timer0 overflow interrupt, both TMR0IE and GIE must be set to '1'.
- When an interrupt is generated, TMR0IF will be set to '1' by the MCU and has to be <u>cleared</u> <u>manually</u> via software.



#### Calculating a Delay Period using Overflows

• A delay period can be accurately implemented using timer overflows.

$$F_{overflow} = \frac{F_{OSC}}{(4 \times prescaler \times max count)}$$

• For a 1 second delay at 1:32 prescaler:

$$F_{overflow} = \frac{4 MHz}{(4 \times 32 \times 256)} \approx 122.070312$$

 Therefore approximately 122 overflows are needed for a 1 second delay to be achieved.



#### Calculating a Delay Period using Overflows

Period per overflow:

$$T_{overflow} = \frac{1}{F_{overflow}}$$

$$T_{overflow} = \frac{1}{122.070312} \approx 8.192 ms$$



### PIC16F877A Interrupt Handling

- The PIC16F877A has only a **single interrupt vector** (**00004H**) which means that all interrupt sources is pointed only to a single address in memory to handle the interrupt(s).
- To handle the RB0/INT external and/or Timer0 overflow interrupt, an Interrupt Service Routine (ISR) function must be written.



#### PIC16F877A Interrupt Handling

```
void interrupt ISR()
{
           GIE = 0; // disables all unmasked interrupts to prevent interrupt overlap
           if (INTF) // check the interrupt flag for RBO/INT
           {
                      INTF = 0; // clears the interrupt flag
                      /* write the interrupt service routine here
                      for RB0/INT external interrupt */
           }
           else if(TOIF) // check the interrupt flag for TimerO
           {
                      TOIF = 0; // clears the interrupt flag
                      /* write the interrupt service routine here
                      for Timer0 overflow interrupt */
           }
           GIE = 1; // enable interrupts again
```





CpE 3201 Embedded Systems

## **End of Lecture**

#### References:

- De Leon, Hilary L., Microcontroller Programming and Interfacing, 2006.
- Goankar, Ramesh, Fundamentals of Microcontrollers and Applications in Embedded Systems (with the PIC18 MCU Family),2007.
- · http://www.scriptoriumdesigns.com/embedded/interrupts.php
- PIC16F87X Data Sheet, Microchip Technology Inc. 2003.