





Microprocessors and Assembly language

Isfahan University of Technology (IUT)




AVR Architecture and Assembly Language Programming

Dr. Hamidreza Hakim hamid.hakim.u@gmail.com



Topics


- AVR's CPU
 - Its architecture
 - Some simple programs
- Data Memory access
- Program memory
- RISC architecture





AVR's CPU

- AVR's CPU
 - ALU
 - 32 General Purpose registers (R0 to R31)
 - 8 bit
 - store information temporarily
 - PC register
 - Instruction decoder





Some simple instructions


1. Loading values into the general purpose registers

LDI (Load Immediate)

- LDI Rd, k
 - Its equivalent in high level languages:Rd = k

Note: d = [16-32]

- Example (hex-decimal-bin):
 - LDI R16,53
 - R16 = 53
 - LDI R19, \$27
 - LDI R23,0x27
 - R23 = 0x27
 - LDI R23,0b11101100
 - Note: \$ X 0b






Some simple instructions

2. Arithmetic calculation

 There are some instructions for doing Arithmetic and logic operations; such as:

ADD, SUB, MUL, AND, etc.

- ADD Rd, Rs
 - Rd = Rd + Rs
 - Example:
 - ADD R25, R9
 - R25 = R25 + R9
 - ADD R17,R30
 - R17 = R17 + R30






A simple program

Write a program that calculates 19 + 95

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

ADD R16, R20 ;R16 = R16 + R20
```





A simple program

Write a program that calculates 19 + 95 + 5

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

LDI R21, 5 ;R21 = 5

ADD R16, R20 ;R16 = R16 + R20

ADD R16, R21 ;R16 = R16 + R21
```

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

ADD R16, R20 ;R16 = R16 + R20

LDI R20, 5 ;R20 = 5


ADD R16, R20 ;R16 = R16 + R20
```



Some simple instructions

2. Arithmetic calculation

- SUB Rd,Rs
 - Rd = Rd Rs
- Example:
 - SUB R25, R9
 - R25 = R25 R9
 - SUB R17,R30
 - R17 = R17 R30






Some simple instructions

2. Arithmetic calculation

- INC Rd
 - Rd = Rd + 1
- Example:
 - INC R25
 - R25 = R25 + 1
- DEC Rd
 - Rd = Rd 1
- Example:
 - DEC R23
 - R23 = R23 1





AVR General Purpose Registers and ALU





Figure 2. AVR General Purpose Registers and ALU


Why two input?





DATA MEMORY ACCESS









Add	race		
Address Mem. I/O		Name	
Mem. \$36	\$16	TIEDA	
		TIFR1	
\$37	\$17	TIFR2	
\$38	\$18	-	
\$39	\$19	-	
\$3A	\$1A	-	
\$3B	\$1B	PCIFR	
\$3C	\$1C	EIFR	
\$3D	\$1D	EIMSK	
\$3E	\$1E	GPIOR0	
\$3F	\$1F	EECR	
\$40	\$20	EEDR	
\$41	\$21	EEARL	
\$42	\$22	EEARH	
\$43	\$23	GTCCR	
\$44	\$24	TCCR0A	
\$45	\$25	TCCR0B	
\$46	\$26	TCNT0	
\$47	\$27	OCR0A	
\$48	\$28	OCR0B	
\$49	\$29	-	
\$4A	\$2A	GPIOR1	
\$4A	\$2A	GPIOR2	







Example: Store 0x53 into the SPH register. The address of SPH is 0x5E

Solution:

LDI R20, 0x53 ; R20 = 0x53

STS 0x5E, R20 ;SPH = R20

Data Address Space and the I/O address



Address		Mana	
Mem.	I/O	Name	
\$36	\$16	TIFR1	
\$37	\$17	TIFR2	
\$38	\$18	-	
\$39	\$19	-	
\$3A	\$1A	-	
\$3B	\$1B	PCIFR	
\$3C	\$1C	EIFR	
\$3D	\$1D	EIMSK	
\$3E	\$1E	GPIOR0	
\$3F	\$1F	EECR	
\$40	\$20	EEDR	
\$41	\$21	EEARL	
\$42	\$22	EEARH	
\$43	\$23	GTCCR	
\$44	\$24	TCCR0A	
\$45	\$25	TCCR0B	
\$46	\$26	TCNT0	
\$47	\$27	OCR0A	
\$48	\$28	OCR0B	
\$49	\$29	-	
\$4A	\$2A	GPIOR1	
\$4A	\$2A	GPIOR2	

Name	ss	Address	
	I/O	lem.	anic
SPCRO	\$2C	\$4C	CR0
SPSRO	\$2D	\$4D	PSR0
SPDRO	\$2E	\$4E	DR0
-	\$2F	\$4F	-
ACSR	\$30	\$50	.CSR
DWDF	\$31	\$51	WDR
-	\$32	\$52	-
SMCR	\$33	\$53	MCR
MCUSE	\$34	\$54	CUSR
MCUC	\$35	\$55	CUCR
-	\$36	\$56	-
SPMCS	\$37	\$57	MCSR
-	\$38	\$58	-
-	\$39	\$59	-
-	\$3A	\$5A	-
-	\$3B	\$5B	-
-	\$3C	\$5C	-
SPL	\$3D	\$5D	SPL
SPH	\$3E	\$5E	SPH
SREG	\$3F	\$5F	REG

Each location in the data memory

has a unique address


called the data memory address.


Each I/O register


has a relative address


(in comparison to the beginning of the I/O memory;) this address is called the I/O address














Machine Language

ADD R0,R1


000011 00 0000 0001 operand


LDI R16, 2
 LDI R17, 3
 ADD R16, R17

IN instruction is 2 byte LDS is 4 byte

1110 0000 0000 0010 1110 0000 0001 0011 0000 1111 0000 0001







•C, the carry flag (D7->D8)

a carry out from the D7 bit. This flag bit(after an 8-bit addition or subtraction)

•Z, the zero flag

The zero result (after arithmetic or logic operation)


•N, the negative flag (D7)

Binary representation of signed numbers uses D7 (the result of an arithmetic)

V, the overflow flag

causing the high-order bit to overflow into the sign bit.






•S, the Sign bit

This flag is the result of Exclusive-ORing of N and V flags.

•H, Half carry flag

If there is a carry from D3 to D4 during an ADD or SUB operation






AVR ASSEMBLY PROGRAMMING



Assembler





Assembler_Map

```
AVRASM ver. 2.1.2 F:\AVR\Sample\Sample.asm Sun Apr 06 23:39:32 2008
```

EQU SUM 00000300 CSEG HERE 00000009

Figure 11. Map File of Program 1

the labels defined



Assembler "Ist"

```
AVRASM ver. 2.1.2 F:\AVR\Sample\Sample.asm Tue Mar 11 11:28:34 2008
                 ; store SUM in SRAM location 0x300.
                     .DEVICE ATMega32
                    .EQU SUM = 0x300 ; SRAM loc $300 for SUM
                    .ORG 00
                                             ;start at address 0
000000 e205 LDI R16, 0x25 ; R16 = 0x25
000001 e314 LDI R17, $34 ; R17 = 0x34
000002 e321 LDI R18, 0b00110001 ; R18 = 0x31
               ADD R16, R17
ADD R16, R18
LDI R17, 11
                                            ;add R17 to R16
;add R18 to R16
;R17 = 0x0B
000003 0f01
000004 0f02
000005 e01b
              ADD R16, R17 ;add R17 to R16
000006 0f01
000007 9300 0300 STS SUM, R16 ;save the SUM in loc $300
000009 940c 0009 HERE: JMP HERE ;stay here forever
RESOURCE USE INFORMATION
Memory use summary [bytes]:
Segment Begin End Code Data Used
                                                           Size
                                                                    Use%

      [.cseg]
      0x000000
      0x000016
      22
      0
      22 unknown

      [.dseg]
      0x000060
      0x000060
      0
      0 unknown

      [.eseg]
      0x000000
      0x000000
      0
      0 unknown

                                                  0 unknown
Assembly complete, 0 errors, 0 warnings
```



Figure 12. List File of Program 1

AVR-ROM




Figure 13. AVR On-Chip Program (code) ROM Address Range



AVR-ROM

Table 7: AVR On-chip ROM Size and Address Space

	On-chip Code ROM	Code Address Range	ROM
	(Bytes)	(Hex)	Organization
ATtiny25	2K	00000-003FF	$1K \times 2$ bytes
ATmega8	8K	00000-00FFF	$4K \times 2$ bytes
ATmega32	32K	00000-03FFF	$16K \times 2$ bytes
ATmega64	64K	00000-07FFF	$32K \times 2$ bytes
ATmega128	128K	00000-0FFFF	$64K \times 2$ bytes
ATmega256	256K	00000-1FFFF	$128K \times 2$ bytes



Little-Endian Big-Endian

- AVR is Little-endian
- The <u>low byte goes to the low memory location</u>, and the <u>high byte goes to the high memory address</u>
- Memory Locations [AD_Low,AD_High]

• $0x1234 \rightarrow [0x34,0x12]$

Low	High	Address
\$0000	\$0001	\$0000
\$0002	\$0003	\$0001
\$0004	\$0005	\$0002
\$0006	\$0007	\$0003
\$0008	\$0009	\$0004
\$000A	\$000B	\$0005
\$FFFC	\$FFFD	\$7FFE
\$FFFE	\$FFFF	\$7FFF



Assembler Directives .EQU and .SET

- .EQU name = value
 - Example:

```
.EQU COUNT = 0x25

LDI R21, COUNT ; R21 = 0x25

LDI R22, COUNT + 3 ; R22 = 0x28
```

- .SET name = value
 - Example:

```
.SET COUNT = 0x25


LDI R21, COUNT ; R21 = 0x25

LDI R22, COUNT + 3 ; R22 = 0x28

.SET COUNT = 0x19

LDI R21, COUNT ; R21 = 0x19
```


Advantage?



Several Use possible

Assembler Directives .ORG

.ORG address






Assembler Directives

.INCLUDE

• .INCLUDE "filename.ext"



Assembler Directives


.Label

```
AVRASM ver. 2.1.2 F:\AVR\Sample\Sample.asm Tue Mar 11 11:28:34 2008
               ; store SUM in SRAM location 0x300.
                  .DEVICE ATMega32
                  .EQU SUM = 0x300 ; SRAM loc $300 for SUM
                                       ;start at address 0
                 .ORG 00
000000 e205 LDI R16, 0x25 ; R16 = 0x25
              LDI R17, $34 ;R17 = 0x34
LDI R18, 0b00110001 ;R18 = 0x31
000001 e314
000002 e321
000003 0f01 ADD R16, R17
000004 0f02 ADD R16, R18
                               ;add R17 to R16
                                     ;add R18 to R16
                                  ;R17 = 0x0B
000005 e01b LDI R17, 11
                 ADD R16, R17 ; add R17 to R16
STS SUM, R16 ; save the SUM in loc $300
000006 0f01
000007 9300 0300 <u>STS SUM</u>, R16
000009 940c 0009 HERE: JMP HERE ;stay here forever
RESOURCE USE INFORMATION
Memory use summary [bytes]:
Segment
          Begin
                   End Code
                                                   Size
                                   Data
                                           Used
                                                          Use%
[.cseg] 0x000000 0x000016 22 0 22 unknown
[.dseg] 0x000060 0x000060 0 0 0 unknown
[.eseg] 0x000000 0x000000 0 0 0 unknown
Assembly complete, 0 errors, 0 warnings
```

Figure 12. List File of Program 1




Flash memory and PC register




Code?

- •The program counter is used by the CPU to point to the address of the next instruction to be executed
- Harvard






Flash memory and PC register



Flash memory and PC register



Instruction size of the AVR






Figure 18. Program ROM Width for the AVR


Fetch and execute



Pipelining

Pipelining








2 Stage Pipelining

2 Stage Pipelining Concept of AVR





2 Stage Pipelining-Execution




Figure 13. Single Cycle ALU Operation





Figure 14. Pipeline Activity for Both Fetch and Execute



3 Stage Pipelining





Emu 8086

- Mov Example
- BuferOverwrite



RISC ARCHITECTURE



How to speed up the CPU

- 1. Increase the clock frequency
 - More frequency →
 - More power consumption & more heat
 - Limitations
- 2. Change the architecture to Harvard(Pipelining)
- 3. Change internal architecture of CPU: RISC



Changing the architecture RISC vs. CISC

- CISC (Complex Instruction Set Computer)
 - Put as many instruction as you can into the CPU
 - greater complexity on the hardware side.
- RISC (Reduced Instruction Set Computer)
 - Reduce the number of instructions, and use your facilities in a more proper way.



- Feature 1
 - RISC processors have a fixed instruction size. It makes the task of instruction decoder easier.
 - In AVR the instructions are 2 or 4 bytes.
 - In CISC processors instructions have different lengths
 - E.g. in 8051

```
– CLR C ; a 1-byte instruction
```

- ADD A, #20H ; a 2-byte instruction
- LJMP HERE ; a 3-byte instruction



- Feature 2: reduce the number of instructions
 - Pros: Reduces the number of used transistors
 - Cons:
 - Can make the assembly programming more difficult
 - Can lead to using more memory




- Feature 3: limit the addressing mode
 - Advantage
 - hardwiring
 - Disadvantage
 - Can make the assembly programming more difficult



Feature 4: Load/Store


```
LDS R20, 0x200
LDS R21, 0x220
ADD R20, R21
STS 0x230, R20
```

ADD R21, memory (not risc)







- Feature 5 (Harvard architecture): separate buses for opcodes and operands
 - Advantage: opcodes and operands can go in and out of the CPU together.
 - Disadvantage: leads to more cost in general purpose computers.

































 Feature 6: more than 95% of instructions are executed in 1 machine cycle



- Feature 7
 - RISC processors have at least 32 registers.
 Decreases the need for stack and memory usages.
 - In AVR there are 32 general purpose registers (R0 to R31)



Collaboration Learning

 How the assembly codes organize in the simple windows program?

