

به نام خدا


# طراحی واحد کنترل کامپیوتر پایه

Hardwired


Dr. Aref Karimafshar  
A.karimafshar@iut.ac.ir



# Instruction Cycle



# Fetch



$$R' T_0: \quad AR \leftarrow PC$$

1. Place the content of  $PC$  onto the bus by making the bus selection inputs  $S_2 S_1 S_0$  equal to 010.
2. Transfer the content of the bus to  $AR$  by enabling the LD input of  $AR$ .

$$R' T_1: \quad IR \leftarrow M[AR], PC \leftarrow PC + 1$$

1. Enable the read input of memory.
2. Place the content of memory onto the bus by making  $S_2 S_1 S_0 = 111$ .
3. Transfer the content of the bus to  $IR$  by enabling the LD input of  $IR$ .
4. Increment  $PC$  by enabling the INR input of  $PC$ .


# Control unit of basic computer

## Inputs

- From two decoders, the I flip-flop, and bits 0 through 11 of IR.
- The other inputs to the control logic are: AC bits 0 through 15 to check if AC=0 and to detect the sign bit in AC(15); DR bits 0 through 15 to check if DR=0; and the values of the seven flip-flops

## Outputs

- Signals to control the inputs of the nine registers
- Signals to control the read and write inputs of memory
- Signals to set, clear, or complement the flip-flops
- Signals for S2, S1, and S0 to select a register for the bus
- Signals to control the AC adder and logic circuit



Fetch	$R' T_0:$	$AR \leftarrow PC$
	$R' T_1:$	$IR \leftarrow M[AR], \quad PC \leftarrow PC + 1$
Decode	$R' T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14),$ $AR \leftarrow IR(0-11), \quad I \leftarrow IR(15)$
Indirect	$D_7 IT_3:$	$AR \leftarrow M[AR]$
Interrupt:		
$T_0 T_1' T_2' (IEN)(FGI + FGO):$		$R \leftarrow 1$
	$RT_0:$	$AR \leftarrow 0, \quad TR \leftarrow PC$
	$RT_1:$	$M[AR] \leftarrow TR, \quad PC \leftarrow 0$
	$RT_2:$	$PC \leftarrow PC + 1, \quad IEN \leftarrow 0, \quad R \leftarrow 0, \quad SC \leftarrow 0$
Memory-reference:		
AND	$D_0 T_4:$	$DR \leftarrow M[AR]$
	$D_0 T_5:$	$AC \leftarrow AC \wedge DR, \quad SC \rightarrow 0$
ADD	$D_1 T_4:$	$DR \leftarrow M[AR]$
	$D_1 T_5:$	$AC \leftarrow AC + DR, \quad E \leftarrow C_{out} \rightarrow SC \leftarrow 0$
LDA	$D_2 T_4:$	$DR \leftarrow M[AR]$
	$D_2 T_5:$	$AC \leftarrow DR, \quad SC \leftarrow 0$
STA	$D_3 T_4:$	$M[AR] \leftarrow AC, \quad SC \leftarrow 0$
BUN	$D_4 T_4:$	$PC \leftarrow AR, \quad SC \leftarrow 0$
BSA	$D_5 T_4:$	$M[AR] \leftarrow PC, \quad AR \leftarrow AR + 1$
	$D_5 T_5:$	$PC \leftarrow AR, \quad SC \leftarrow 0$
ISZ	$D_6 T_4:$	$DR \leftarrow M[AR]$
	$D_6 T_5:$	$DR \leftarrow DR + 1$
	$D_6 T_6:$	$M[AR] \leftarrow DR, \quad \text{if } (DR = 0) \text{ then}$ $(PC \leftarrow PC + 1), \quad SC \leftarrow 0$
Register-reference:		
	$D_7 I' T_3 = r$	(common to all register-reference instructions)
	$IR(i) = B_i$	( $i = 0, 1, 2, \dots, 11$ )
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow \overline{AC}$
CME	$rB_8:$	$E \leftarrow \overline{E}$
CIR	$rB_7:$	$AC \leftarrow \text{shr } AC, \quad AC(15) \leftarrow E, \quad E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow \text{shl } AC, \quad AC(0) \leftarrow E, \quad E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4:$	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	$rB_3:$	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2:$	If $(AC = 0)$ then $PC \leftarrow PC + 1$
SZE	$rB_1:$	If $(E = 0)$ then $(PC \leftarrow PC + 1)$
HLT	$rB_0:$	$S \leftarrow 0$
Input-output:		
	$D_7 IT_3 = p$	(common to all input-output instructions)
	$IR(i) = B_i$	( $i = 6, 7, 8, 9, 10, 11$ )
	$p:$	$SC \leftarrow 0$
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR, \quad FGI \leftarrow 0$
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7), \quad FGO \leftarrow 0$
SKI	$pB_9:$	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$
SKO	$pB_8:$	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$
ION	$pB_7:$	$IEN \leftarrow 1$
IOF	$pB_6:$	$IEN \leftarrow 0$

# Control of Registers and Memory

- Control inputs of the registers
  - LD (load)
  - INR (increment)
  - CLR (clear)
- To derive the gate structure associated with the control inputs of AR
  - Find all the statements that change the content of  $AR$


$R' T_0: AR \leftarrow PC$   
 $R' T_2: AR \leftarrow IR(0-11)$   
 $D_7' IT_3: AR \leftarrow M[AR]$   
 $RT_0: AR \leftarrow 0$   
 $D_5 T_4: AR \leftarrow AR + 1$

# Control of Registers

Control functions

$$\begin{aligned} \text{LD}(AR) &= R' T_0 + R' T_2 + D_7' I T_3 \\ \text{CLR}(AR) &= R T_0 \\ \text{INR}(AR) &= D_5 T_4 \end{aligned}$$

Control gates




# Control of Memory

## Read operation

Control function

$$\text{Read} = R' T_1 + D_7' I T_3 + (D_0 + D_1 + D_2 + D_6) T_4$$

## Control of Single Flip-flops






# Control of Common Bus

Encoder for Bus Selection Circuit

	Inputs							Outputs			Register selected for bus
	$x_1$	$x_2$	$x_3$	$x_4$	$x_5$	$x_6$	$x_7$	$S_2$	$S_1$	$S_0$	
$S_0 = x_1 + x_3 + x_5 + x_7$	0	0	0	0	0	0	0	0	0	0	None
$S_1 = x_2 + x_3 + x_6 + x_7$	1	0	0	0	0	0	0	0	0	1	<i>AR</i>
$S_2 = x_4 + x_5 + x_6 + x_7$	0	1	0	0	0	0	0	0	1	0	<i>PC</i>
	0	0	1	0	0	0	0	0	1	1	<i>DR</i>
	0	0	0	1	0	0	0	1	0	0	<i>AC</i>
	0	0	0	0	1	0	0	1	0	1	<i>IR</i>
	0	0	0	0	0	1	0	1	1	0	<i>TR</i>
	0	0	0	0	0	0	1	1	1	1	Memory



$$D_4T_4: \quad PC \leftarrow AR$$


$$D_5T_5: \quad PC \leftarrow AR$$

$$x_1 = D_4T_4 + D_5T_5$$

# Design of Accumulator Logic


extract all the statements that change the content of AC

$D_0T_5:$	$AC \leftarrow AC \wedge DR$	AND with $DR$
$D_1T_5:$	$AC \leftarrow AC + DR$	Add with $DR$
$D_2T_5:$	$AC \leftarrow DR$	Transfer from $DR$
$pB_{11}:$	$AC(0-7) \leftarrow INPR$	Transfer from $INPR$
$rB_9:$	$AC \leftarrow \overline{AC}$	Complement
$rB_7:$	$AC \leftarrow \text{shr } AC, \quad AC(15) \leftarrow E$	Shift right
$rB_6:$	$AC \leftarrow \text{shl } AC, \quad AC(0) \leftarrow E$	Shift left
$rB_{11}:$	$AC \leftarrow 0$	Clear
$rB_5:$	$AC \leftarrow AC + 1$	Increment




# Control of AC Register

Gate structure for controlling the LD, INR, and CLR of AC



# Adder and Logic Circuit



پایان

موفق و پیروز باشید