Department of Electronic and Telecommunication Engineering

University of Moratuwa

EN2111 Electronic Circuit Design



UART Implementation on FPGA

Cooray P.L.L.K. - 210088L

Dabare A.D.T. - 210089P

Dassanayake D.M.T.K. - 210095F

Group No.: 12

Date : 05/08/2024

Content

1. Introduction	3
2. Verilog HDL Code	3
2.1 Transmitter	3
2.2 Receiver	4
2.3 Baud rate	5
2.4 Top-Level Entity	6
2.5 Test Bench	7
3. Simulation Results	8

1. Introduction

UART, a popular serial communication protocol, enables devices to exchange data efficiently. Unlike bulky parallel connections, UART transmits data one bit at a time over a single wire. This simplicity comes at a cost - there's no constant clock signal for synchronization. To overcome this, UART utilizes start and stop bits to mark the beginning and end of data packets, ensuring the receiving device interprets information correctly. Additionally, both devices must agree on a specific transmission speed (baud rate) for error-free communication. Implementing UART on a DE0-Nano FPGA board involves creating a Verilog program that defines the data conversion process and incorporates start/stop bits. This program is then tested and uploaded to the board. Finally, the board's designated pins (Tx for transmit and Rx for receive) are connected to the other device, allowing them to seamlessly exchange data.

2. Verilog HDL Code

2.1 Transmitter

```
input wire [7:0] data_in, //input data as an 8-bit regsiter/vector input wire wr_en, //enable wire to start input wire clk_50m, input wire clken, //clock signal for the transmitter output reg Tx, //a single 1-bit register variable to hold transmitting bit output wire Tx_busy //transmitter is busy signal
  4
5
6
7
            initial begin Tx = 1'b1; //initialize Tx = 1 to begin the transmission
 10
11
             //Define the 4 states using 00,01,10,11 signals
12
           parameter TX_STATE_IDLE = 2'b00;
parameter TX_STATE_IDLE = 2'b01;
parameter TX_STATE_START = 2'b01;
parameter TX_STATE_DATA = 2'b10;
parameter TX_STATE_STOP = 2'b11;
reg [7:0] data = 8'h00; //set an 8-bit register/vector as data,initially equal to 00000000
reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
reg [1:0] state = TX_STATE_IDLE; //state is a 2 bit register/vector,initially equal to 00
           always @(posedge clk_50m) begin
   case (state) //Let us consider the 4 states of the transmitter
   TX_STATE_IDLE: begin //We define the conditions for idle or NOT-BUSY state
   if (~wr_en) begin
                                tate <= TX_STATE_START; //assign the start signal to state
data <= data_in; //we assign input data vector to the current data
bit_pos <= 3'h0; //we assign the bit position to zero</pre>
                  TTX_STATE_START: begin //We define the conditions for the transmission start state if (clken) begin

Tx <= 1'b0; //set Tx = 0 indicating transmission has started state <= TX_STATE_DATA;
                          end
                   end
TX_STATE_DATA: begin
                                (clken) begin

if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have been transmitted from 0 to 7

state <= TX_STATE_STOP; // when bit position has finally reached 7, assign state to stop transmission
                                bit_pos <= bit_pos + 3'h1; //increment the bit position by 001
Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7
                          end
                   end
                  end

TX_STATE_STOP: begin
    if (clken) begin
    Tx <= 1'b1; //set Tx = 1 after transmission has ended
    state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been completed
                  end
default: begin
  Tx <= 1'b1; // always begin with Tx = 1 and state assigned to IDLE
  state <= TX_STATE_IDLE;</pre>
```

```
endcase
end
section assign Tx_busy = (state != TX_STATE_IDLE); //we assign the BUSY signal when the transmitter is not idle
endmodule
endmodule
```

2.2 Receiver

```
module receiver
                                                           (input wire Rx,
                                                               output reg ready,
                                                                                                                              // default 1 bit reg
                                                              input wire ready_clr,
input wire clk_50m,
input wire clken,
output reg [7:0] data
  4
  5
  6
                                                                                                                           // 8 bit register
             initial begin
  ready = 1'b0; // initialize ready = 0
  data = 8'b0; // initialize data as 00000000
  8
  9
10
11
             // Define the 4 states using 00,01,10 signals parameter RX_STATE_START = 2'b00; parameter RX_STATE_DATA = 2'b01; parameter RX_STATE_STOP = 2'b10;
12
13
14
15
16
17
             reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 00
reg [3:0] sample = 0; // This is a 4-bit register
reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 000
reg [7:0] scratch = 8 b0; // An 8-bit register assigned to 00000000
18
19
20
21
22
23
24
25
26
27
28
29
             always @(posedge clk_50m) begin
  if (ready_clr)
    ready <= 1'b0; // This resets ready to 0</pre>
                            (CIKEN) begin
case (state) // Let us consider the 3 states of the receiver
RX_STATE_START: begin // We define conditions for starting the receiver
if (!Rx || sample != 0) // start counting from the first low sample
    sample <= sample + 4'b1; // increment by 0001
if (sample == 15) begin // once a full bit has been sampled
    state <= RX_STATE_DATA; // start collecting data bits
    bit_pos <= 0;
    sample <= 0.</pre>
                     if (clken) begin
30
31
32
33
34
35
                                              sample <= 0;
                                              scratch <= 0;
36
                                      end
                              end
37
                             RX_STATE_DATA: begin // We define conditions for starting the data colleting
sample <= sample + 4'b1; // increment by 0001
if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to 7
    scratch[bit_pos[2:0]] <= Rx;
    bit_pos <= bit_pos + 4'b1; // increment by 0001</pre>
38
39
40
41
42
43
44
                                      if (bit_pos == 8 && sample == 15) // when a full bit has been sampled and
  state <= RX_STATE_STOP; // bit position has finally reached 7, assign state to</pre>
45
              stop
46
                              end
```

```
RX_STATE_STOP: begin
48
49
                       Our baud clock may not be running at exactly the
                       same rate as the transmitter. If we thing that
we're at least half way into the stop bit, allow
50
51
52
53
54
55
56
57
58
60
61
62
63
64
66
67
70
71
72
                                                                                    allow
                     * transition into handling the next start bit.
                   if (sample == 15 || (sample >= 8 && !Rx)) begin
state <= RX_STATE_START;</pre>
                       data <= scratch;
ready <= 1'b1;
                        samp1e <= 0;
                   else begin
sample <= sample + 4'b1;
               end
               default: begin
                   state <= RX_STATE_START; // always begin with state assigned to START
               endcase
           end
       end
       endmodule
```

2.3 Baud Rate

```
//This is a baud rate generator to divide a 50MHz clock into a 115200 baud Tx/Rx pair.
 2
       //The Rx clock oversamples by 16x.
       module baudrate (input wire clk_50m,
 5
6
7
                                 output wire Rxclk_en,
                                  output wire Txclk_en
                                 );
       //our Testbench uses a 50 MHz clock.
//want to interface to 115200 baud UART for Tx/Rx pair
//Hence, 50000000 / 115200 = 435 clocks Per Bit.
parameter RX_ACC_MAX = 50000000 / (115200 * 16);
parameter TX_ACC_MAX = 50000000 / 115200;
parameter TX_ACC_MAXTH = $1002(PX_ACC_MAX);
 8
10
11
12
13
14
       parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
       parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
       reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
       assign Rxclk_en = (rx_acc == 5'd0);
       assign Txclk_en = (tx_acc == 9'd0);
       always @(posedge clk_50m) begin
            if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
                rx_acc <= 0;
                rx_acc \ll rx_acc + 5'b1; //increment by 00001
       end
       always @(posedge clk_50m) begin
            if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
                tx_acc \ll 0;
31
32
33
34
35
            else
                tx_acc \leftarrow tx_acc + 9'b1; //increment by 000000001
       end
       endmodule
36
```

2.4 Top - Level Entity

```
module uart(input wire [7:0] data_in, //input data
1
2
3
4
5
6
7
8
9
10
                     input wire wr_en,
                     input wire clear,
                     input wire clk_50m,
                     output wire Tx, output wire Tx_busy,
                     input wire Rx,
                     output wire ready,
                    input wire ready_clr,
output wire [7:0] data_out,
output [7:0] LEDR,
11
12
13
14
                     output wire Tx2//output data
      assign LEDR = data_in;
      assign Tx2 = Tx;
15
      16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
      transmitter uart_Tx( .data_in(data_in),
                                .wr_en(wr_en),
.clk_50m(clk_50m),
                                .clken(Txclk_en), //we assign Tx clock to enable clock
                                .Tx(Tx),
                                .Tx_busy(Tx_busy)
      receiver uart_Rx( .Rx(Rx),
                            .ready(ready),
                             .ready_clr(ready_clr),
                            .c1k_{50m}(c1k_{50m}),
                             .clken(Rxclk_en), //we assign Tx clock to enable clock
                             .data(data_out)
                            );
36
      endmodule
37
```


2.5 Test Bench

```
Date: May 08, 2024
                                                                                                        uart_TB.v
                                                                                                                                                                                                    Project: uart_tx_rx
              module uart_TB();
             reg [7:0] data = 0;
reg clk = 0;
reg enable = 0;
                                                                                // Initialize data to 0
              wire Tx_busy;
    8 9 10 111 13 14 15 16 17 18 19 20 21 223 24 25 26 27 28 33 33 33 33 33 33 33 35
              wire ready;
wire [7:0] Rx_data;
              wire loopback;
reg ready_clr = 0;
              // Instantiation of uart module
uart test_uart(.data_in(data),
                                        .wr_en(enable),
.clk_50m(clk),
.Tx(loopback),
                                          .Tx_busy(Tx_busy),
.Rx(loopback),
.ready(ready),
.ready_clr(ready_clr),
                                          .data_out(Rx_data)
);
              initial begin
   $dumpfile("uart.vcd");
   $dumpsile("uart_TB);
   enable <= 1'b1;
   #2 enable <= 1'b0;</pre>
             36
37
38
39
40
41
42
43
44
45
46
                                                                                // Check if received data matches transmitted data
                   end
                   ense begin
if (Rx_data == 8'h2) begin // Check if received data is 11111111
Sdisplay("SUCCESS: all bytes verified");
$finish;
                         end
                        enable <= 1'b1;
data <= data + 1'b1;
#2 enable <= 1'b0;
    47
48
49
50
51
52
53
54
55
56
57
                                                                                // Enable UART module
// Increment transmitted data
// Disable UART module after 2 time units
                                                                                      Enable UART module
             end end
             // Clock generation
always begin
  #1 clk = ~clk;
end
endmodule
```


3. Simulation Results

Testbench results






RTL Viewer



FPGA Implementation



References

[1] M. Maged, "MuhammadMajiid/UART," *GitHub*, Apr. 17, 2024. https://github.com/MuhammadMajiid/UART (accessed May 08, 2024).

[2]"UART & FPGA Bluetooth connection | Road to FPGAs #104," www.youtube.com. https://youtu.be/QlscDcbKUV4?si=bgv5kwBHtRHo2gAz (accessed May 08, 2024).