

COE608 Computer Organization and Architectures

Winter 2017

Lab 6: The Complete CPU (Overall Project)

Due Date: Lab6 Part I & II -Week 12 (During the Lab Session)
Bonus -Week 13

1. Overview

In this final lab project, a complete CPU will be implemented whose main components datapath and control have been designed and implemented in the previous labs 4b and 5. Students are to combine the control unit and data-path with a reset circuit (more on this below). When complete, the over-all design will be able to implement the features described in the *CPU specification document*. Students are encouraged to consult this specification document while proceeding to test the CPU. The instruction memory unit (VHDL) and overall CPU testing block diagrams files to complete this lab are provided as follows: 1) The files and specifics for testing and setting up the CPU for simulation can be found in a document located in `../courses/coe608/labs/lab6/*` and 2) for bonus marks involving CPU hardware implementation and emulation, the specifications and documentation can be found in `../courses/coe608/labs/bonus/*`. The rest of this lab presents the reset circuit needed for the CPU.

2. Part I - CPU Reset Circuitry

In order for the CPU developed here to work properly it must incorporate a reset circuit. The block diagram of the reset circuit is illustrated in Figure 1.




Figure 1: Reset Circuit

The reset circuit works as explained here. When RESET signal goes high, ENABLE_PD goes low that forces the control unit into state T0 and CLR_PC goes high, which clears the Program Counter. We know that the CPU program starts in memory at location 0x00000000.

When RESET goes low, ENABLE_PD & CLR_PC remains low & high respectively for 4 clock cycles. This allows the data surrounding the CPU to stabilize before its operation begins. The reset circuit is required to keep track (count) of the three clock cycles (T0, T1, and T2). This reset circuit can either be implemented asynchronously or synchronously. The synchronous waveform is shown in Figure 2.




Figure 2: Reset Circuit Operation

3. VHDL Implementation

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY reset_circuit IS
    PORT
    (
        Reset :      IN STD_LOGIC;
        Clk :       IN STD_LOGIC;
        Enable_PD : OUT STD_LOGIC;
        Clr_PC :    OUT STD_LOGIC
    );
END reset_circuit;

```

```

ARCHITECTURE description OF reset_circuit IS BEGIN
-- you fill in what goes here.
END description;

```

Students are free to implement the ARCHITECTURE section however they see fit.

4. Part I - What to Hand In

Students must submit the following to obtain full marks for Lab 6, Part I:

- A hard-copy listing of your VHDL source code implementation.
- A hard-copy printout of the timing simulation results for the reset circuit.

The lab instructor will quiz you on both Part I (reset circuit) and Part II (final CPU) for the Lab 6 demo.

5. Part II - The Complete CPU System

Once the reset circuit is implemented, all the CPU sub-systems are complete and the CPU can be assembled. The final CPU will consist of one instance of the data-path, the control unit, and the reset circuit. Interconnecting them appropriately is up to the students, however supporting files for VHDL interconnection and setup may be found in the course directory .../courses/coe608/labs/lab6/ in the cpu1 module. To help better understand the expectations and functionality of the final CPU, students are encouraged to refer to the **CPU Testing** document available in the course directory and website. This document will help you to:

- Generate the system's instruction memory unit (MegaCore RAM block (.mif) implementation)
- Assemble a top level working file (with reset circuit, instruction memory, a datapath, and control unit)
- Include and map other supporting files
- Simulate and demo your working CPU for Lab 6
- And optionally emulate the CPU for the Lab 6 Bonus

Students are advised to also refer to the CPU Specification document to ensure that all operations and specifications have been fulfilled by their final CPU.

6. Part II - What to Hand in

To obtain full marks for the complete CPU project (i.e. Lab6), students must demonstrate the correct operation of CPU circuit through simulation. This means that students have to demonstrate the timing simulation results that show the CPU correctly loading ALL the instructions and data, performing addition, load upper immediate, etc.

In addition to this, students must submit the VHDL code for their CPU, as well as timing simulation results for the complete CPU. To properly simulate the CPU operation, the *CPU_testing* document should be consulted, and Memory Module files provided should be used. Your lab supervisor will quiz you during the demo for both Parts I and II.

7. Bonus Project

To obtain bonus marks, students are required to demonstrate the operation of the processor through emulation on the DE2 boards found in the laboratory. To properly implement the CPU, the **CPU_testing** document should be consulted and system memory, seven-segment, display-unit, decoder, and all the other VHDL file provided in the following course directory should be used.
.../courses/coe608/labs/bonus/*

The following problems are provided as a bonus. Solving them will result in additional marks being added to your course mark.

Problem 1:

The processor developed throughout this course includes various branch and jump operations used for conditional statements. Using the built in mnemonics/ instruction set, find a way to implement the following:

```
IF(a == b){  
    branch1();  
}  
else if(a > b){  
    branch2();  
}  
else{  
    continue;  
}  
end IF;
```

Problem 2:

Implement the following code using your CPU and its instruction set:

```
a = 1;  
for(i = 1; i < 6; i++){  
    a = a*2i  
}
```

To obtain the bonus, the assembly code for both of the problems above must be submitted, and the programs in question must be demonstrated on the DE2 boards in the laboratory.

Course Title:	
Course Number:	
Semester/Year (e.g.F2016)	

Instructor:	
--------------------	--

<i>Assignment/Lab Number:</i>	
<i>Assignment/Lab Title:</i>	

<i>Submission Date:</i>	
<i>Due Date:</i>	

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

Table of Contents

Introduction.....	2
Reset Circuit.....	2
Core VHDL Modules.....	3
Instruction Simulations and MIF Files.....	7
LDAI, STA, CLRA, LDA.....	7
LUI.....	8
LDBI, STB, CLR _B , LDB.....	8
JMP.....	9
ANDI.....	10
ADDI.....	10
ORI.....	11
ADD.....	12
SUB.....	12
DECA.....	13
INCA.....	14
ROL.....	14
ROR.....	15
BEQ.....	16
BNE Instruction Simulation.....	16
VHDL Implementation of CPU.....	17
Conclusion.....	25
References.....	26

Introduction

The goal of Lab 6 was to build and simulate a fully functional Semi-RISC CPU using VHDL. This project involved combining all previously developed modules—datapath, control unit, and reset circuit—into a cohesive system capable of executing a basic instruction set. Through simulation and testing using a series of Memory Initialization Files (.mif), each CPU instruction was validated in Quartus II using waveform outputs. This report presents the finalized VHDL modules, the reset mechanism, and simulation results for each instruction. The .mif values were used to populate instruction memory, and the functionality was confirmed through waveform comparison.

Reset Circuit

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity reset_circuit is
7  port(
8    reset : in std_logic;
9    clk : in std_logic;
10   enable_PD : out std_logic := '1';
11   clr_PC : out std_logic
12  );
13 end reset_circuit;
14
15 architecture Behavior of reset_circuit is
16 type clkNum is (clk0, clk1, clk2, clk3);
17 signal present_clk: clkNum;
18 begin
19 process(clk)begin
20   if rising_edge(clk) then
21     if reset = '1' then
22       clr_PC <= '1';
23       enable_PD <= '0';
24       present_clk <= clk0;
25     elsif present_clk <= clk0 then
26       present_clk <= clk1;
27     elsif present_clk <= clk1 then
28       present_clk <= clk2;
29     elsif present_clk <= clk2 then
30       present_clk <= clk3;
31     elsif present_clk <= clk3 then
32       clr_PC <= '0';
33       enable_PD <= '1';
34     end if;
35   end if;
36 end process;
37 end Behavior;

```

Figure 1: reset_circuit.vhd

This figure shows the VHDL code for the synchronous reset circuit. When the Reset signal is asserted high, the Enable_PD signal is driven low and Clr_PC is driven high, resetting the program counter. After a few clock cycles, the CPU becomes enabled, allowing stable execution.




Figure 2: Reset Circuit Simulation Waveform

The waveform confirms proper operation: Enable_PD is low and Clr_PC is high during the first 4 cycles after reset is asserted, and the CPU begins execution once the reset phase completes.

Core VHDL Modules

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 Entity Control_New is
5  Export(
6    clk, mclk : in std_logic;
7    enable : in std_logic;
8    statusC, statusZ : in std_logic;
9    INST : in std_logic_vector(31 downto 0);
10   A_Mux, B_Mux : out std_logic;
11   IM_MUX1, REG_MUX : out std_logic;
12   IM_MUX2, DATA_Mux : out std_logic_vector(1 downto 0);
13   ALU_op : out std_logic_vector(2 downto 0);
14   inc_PC, ld_PC : out std_logic;
15   clr_IR, ld_IR : out std_logic;
16   clr_A, clr_B, clr_C, cir_Z : out std_logic;
17   ld_A, ld_B, ld_C, ld_Z : out std_logic;
18   T : out std_logic_vector(2 downto 0);
19   wen, en : out std_logic
20 );
21 end Control_New;
22
23 Architecture description of Control_New is
24   type STATETYPE is (state_0, state_1, state_2);
25   signal present_state : STATETYPE;
26   signal Instruction_sig : std_logic_vector(3 downto 0);
27   signal Instruction_sig2 : std_logic_vector(7 downto 0);
28 begin
29   Instruction_sig <= INST(31 downto 28);
30   Instruction_sig2 <= INST(31 downto 24);

```

Figure 3: Control_New.vhd

This file contains the finite state machine (FSM) logic that drives control signals for the datapath. It interprets instructions stored in IR, managing transitions through the T0–T3 states and issuing the necessary control signals for memory, register loading, and ALU operations.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_arith.all;
4  USE ieee.std_logic_unsigned.all;
5
6  ENTITY cpul IS
7  PORT (
8    clk : IN STD_LOGIC;
9    mem_clk : IN STD_LOGIC;
10   rst : IN STD_LOGIC;
11   dataIn : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
12   dataOut : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
13   addrOut : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
14   dOutA : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
15   dOutB : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
16   dOutC : OUT STD_LOGIC;
17   dOutZ : OUT STD_LOGIC;
18   dOutIR : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
19   dOutPC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
20   wEn : OUT STD_LOGIC;
21   outT : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
22   wen_mem : OUT STD_LOGIC;
23   en_mem : OUT STD_LOGIC
24 );
25 END cpul;
26
27 ARCHITECTURE description OF cpul IS
28 BEGIN
29   COMPONENT data_path IS
30     PORT (
31       Clk, mClk : IN STD_LOGIC; -- Clock Signals
32       WEN, EN : IN STD_LOGIC; -- Memory Signals
33       Clr_A, Ld_A : IN STD_LOGIC;
34       Clr_B, Ld_B : IN STD_LOGIC;
35       Clr_C, Ld_C : IN STD_LOGIC;
36       Clr_Z, Ld_Z : IN STD_LOGIC;
37       Clr_PC, Ld_PC : IN STD_LOGIC; -- □ MATCHES data_path ENTITY
38       Clr_IR, Ld_IR : IN STD_LOGIC; -- □ MATCHES data_path ENTITY
39       Inc_PC : IN STD_LOGIC;
40       ADDR_OUT : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
41       DATA_IN : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
42       DATA_BUS, MEM_OUT, MEM_IN : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
43       MEM_ADDR : OUT UNSIGNED(7 DOWNTO 0); -- □ MATCH your data_path type
44       DATA_MUX : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
45       REG_MUX : IN STD_LOGIC;
46       A_MUX, B_MUX : IN STD_LOGIC;
47       IM_MUX1 : IN STD_LOGIC;
48       IM_MUX2 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
49
50   END COMPONENT;
51
52   signal cpu_to_mem: std_logic_vector(31 downto 0);
53   signal mem_to_cpu: std_logic_vector(31 downto 0);
54   signal add_from_cpu: std_logic_vector(31 downto 0);
55   signal wen_from_cpu: std_logic;
56
57 BEGIN
58   -- Component instantiations.
59   main_memory : system_memory
60   PORT MAP(
61     address => add_from_cpu(5 downto 0),
62     clock => memClk,
63     data => cpu_to_mem,
64     wren => wen_from_cpu,
65     q => mem_to_cpu
66   );
67   main_processor : cpul
68   PORT MAP(
69     clk => cpuclk,
70     mem_clk => memClk,
71     rst => rst,
72     dataIn => mem_to_cpu,
73     dataOut => cpu_to_mem,
74     addrOut => add_from_cpu,
75     wEn => wen_from_cpu,
76     dOutA => outA,
77     dOutB => outB,
78     dOutC => outC,
79     dOutZ => outZ,
80     dOutIR => outIR,
81
82   dOutA > outA,
83   dOutIR => outIR,
84   dOutPC => outPC,
85   outT => T_Info,
86   wen_mem >= wen_mem,
87   en_mem >= en_mem
88   );
89
90   addrOut <= add_from_cpu(5 downto 0);
91   wEn <= wen_from_cpu;
92   memDataOut <= mem_to_cpu;
93   memDataIn <= cpu_to_mem;
94
95 END behavior;

```

Figure 4: cpul.vhd

This file instantiates and wires together the datapath, control unit, and reset circuit. It maps internal signals and interfaces with the testbench and instruction memory, acting as the main processor entity.

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 ENTITY CPU_TEST_Sim IS
5 PORT(
6     cpuClk : in std_logic;
7     memClk : in std_logic;
8     rst : in std_logic;
9     -- Debug data.
10    outA, outB : out std_logic_vector(31 downto 0);
11    outC, outZ : out std_logic;
12    outIR : out std_logic_vector(31 downto 0);
13    outPC : out std_logic_vector(31 downto 0);
14    -- Processor-Inst Memory Interface.
15    addrOut : out std_logic_vector(5 downto 0);
16    wEn : out std_logic;
17    memDataOut : out std_logic_vector(31 downto 0);
18    memDataIn : out std_logic_vector(31 downto 0);
19    -- Processor State
20    T_Info : out std_logic_vector(2 downto 0);
21    --data Memory Interface
22    wen_mem, en_mem : out std_logic;
23 );
24
25 ARCHITECTURE behavior OF CPU_TEST_Sim IS
26 COMPONENT system_memory
27 PORT(
28     address : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
29     clock : IN STD_LOGIC ;
30     data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
31     wren : IN STD_LOGIC ;
32     q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
33 );
34 END COMPONENT;
35

```

Figure 5: CPU_TEST_Sim.vhd

This testbench-style top-level file connects cpu1 and the system_memory. It provides external clocks and data ports to simulate the system.

```

36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY altera_mf;
40 USE altera_mf.all;
41
42 ENTITY system_memory IS
43   PORT (
44     address : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
45     clock : IN STD_LOGIC := '1';
46     data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
47     wren : IN STD_LOGIC ;
48     q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
49   );
50 END system_memory;
51
52
53 ARCHITECTURE SYN OF system_memory IS
54   SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
55
56
57
58
59
60 COMPONENT altsyncram
61 GENERIC (
62   clock_enable_input_a : STRING;
63   clock_enable_output_a : STRING;
64   init_file : STRING;
65   intended_device_family : STRING;
66   lpm_hint : STRING;
67   lpm_type : STRING;
68   numwords_a : NATURAL;
69   operation_mode : STRING;
70   outdata_aclr_a : STRING;
71   outdata_reg_a : STRING;
72   power_up_uninitialized : STRING;
73   widthad_a : NATURAL;
74   width_a : NATURAL;
75   width_bytenea_a : NATURAL
76 );
77 PORT (
78   address_a : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
79   clock0 : IN STD_LOGIC ;
80   data_a : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
81   wren_a : IN STD_LOGIC ;
82   q_a : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
83 );
84
85
86 BEGIN
87   q <= sub_wire0(31 DOWNTO 0);
88
89   altsyncram_component : altsyncram
90   GENERIC MAP (
91     clock_enable_input_a => "BYPASS",
92     clock_enable_output_a => "BYPASS",
93     init_file => "system_memory.mif",
94     intended_device_family => "Cyclone II",
95     lpm_hint => "ENABLE_RUNTIME_MOD=NO",
96     lpm_type => "altsyncram",
97     numwords_a => 64,
98     operation_mode => "SINGLE_PORT",
99     outdata_aclr_a => "NONE",
100    outdata_reg_a => "CLOCK0",
101    power_up_uninitialized => "FALSE",
102    widthad_a => 6,
103    width_a => 32,
104    width_bytenea_a => 1
105  )
106 PORT MAP (
107   address_a => address,
108   clock0 => clock,
109   data_a => data,
110   wren_a => wren,
111   q_a => sub_wire0
112 );
113
114
115
116
117

```

Figure 6: system_memory.vhd

*This memory unit connects to cpu1 and uses .mif files to preload instructions for simulation.
Each test modifies this memory with specific opcodes to verify CPU behavior.*

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.std_logic_arith.ALL;
4 USE ieee.std_logic_unsigned.ALL;
5
6 ENTITY add IS
7 PORT(
8   A : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- Input data (32 bits)
9   B : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- Output (A + 4)
10  );
11 END add;
12
13 ARCHITECTURE Behavior OF add IS
14 BEGIN
15   B <= A + 1; -- Add 4 to the input A and output the result to B
16 END Behavior;
17

```

Figure 7: add.vhd (Updated)

Modified to add by 1, this version helps test increment operations and is used in simulations involving INCA, ADDI, and other arithmetic instructions.

Instruction Simulations and MIF Files

Each of the following instructions was tested by updating the .mif file with corresponding opcodes and running functional simulation. The results were observed using Quartus II's waveform viewer.

LDAI, STA, CLRA, LDA




Figure 8: Waveform Simulation

Confirms LDAI loads immediate into register A, STA stores it into memory, CLRA clears A, and LDA reloads the stored value.

```
WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 0000AAAA;
    1 : 20000001;
    2 : 75000000;
    3 : 90000001;
    [4..63] : 00000000;
END;
```

Figure 9: MIF Explanation

The instruction memory includes four key opcodes at addresses 0 through 3. These drive register and memory interaction patterns.

LUI




Figure 10: Waveform Simulation

LUI loads an upper immediate value into register A. The waveform shows a correct load into A without affecting the lower bits.

```
WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0      : 4000AAAA; -- LUI instruction
    [1..63] : 00000000;
END;
```

Figure 11: MIF Explanation

The opcode at address 0 sets the upper 16 bits of A, validating LUI functionality.

LDBI, STB, CLRB, LDB




Figure 12: Waveform Simulation

Immediate value is loaded into B, stored to memory, cleared, and then reloaded from memory.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 1000BBBB; -- LDBI instruction
    1 : 30000001; -- STB instruction
    2 : 76000000; -- CLRB instruction
    3 : A0000001; -- LDB instruction
    [4..63] : 00000000;
END;

```

Figure 13: MIF Explanation

Memory addresses 0–3 are loaded with opcodes representing the four instructions above.

JMP




Figure 14: Waveform Simulation

Confirms the Program Counter jumps to a new instruction address when JMP is executed.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 5000AAAA; -- JMP instruction
    [1..63] : 00000000;
END;

```

Figure 15: MIF Explanation

Memory address 0 contains a JMP opcode that modifies the PC directly.

ANDI




Figure 16: Waveform Simulation

ANDI performs a logical AND between A and immediate, storing result in C. The waveform shows changes in C with the Zero flag set appropriately.

```
WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000006; -- Load initial value (e.g., CLRA or a base op)
    1 : 7900000B; -- ANDI operation with immediate value 0x0000000B
    [2..63] : 00000000;
END;
```

Figure 17: MIF Explanation

Memory includes immediate load and ANDI opcode with bitwise result testing.

ADDI




Figure 18: Waveform Simulation

ADDI performs immediate addition and updates the result in C. The waveform shows carry/zero status and updated output.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000006; -- Initialize (e.g., CLRA or similar setup)
    1 : 7100000B; -- ADDI operation with immediate value 0x0000000B
    [2..63] : 00000000;
END;

```

Figure 19: MIF Explanation
Test verifies signed/unsigned immediate handling through two opcodes.

ORI




Figure 20: Waveform Simulation
Performs bitwise OR with an immediate value. Waveform shows OR result populating C.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000006; -- Possibly CLRA or setup
    1 : 7D00000B; -- ORI operation with immediate value 0x0000000B
    [2..63] : 00000000;
END;

```

Figure 21: MIF Explanation
Memory holds immediate and ORI instruction opcodes.

ADD




Figure 22: Waveform Simulation
Standard addition between registers A and B. Result is shown on output C.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000005; -- CLRA or load immediate value into register A
    1 : 10000003; -- LDBI instruction to load value into register B
    2 : 70000000; -- ADD instruction
    [3..63] : 00000000;
END;

```

Figure 23: MIF Explanation
Tested with preload of values in A and B, with ALU ADD opcode issued.

SUB




Figure 24: Waveform Simulation
Subtracts B from A and shows result in C with corresponding zero/carry status.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000005; -- CLRA or load immediate into A
    1 : 10000003; -- LDBI to load value into B
    2 : 72000000; -- SUB instruction
    [3..63] : 00000000;
END;

```

Figure 25: MIF Explanation
Program loads values and performs a subtract via ALU.

DECA




Figure 26: Waveform Simulation
Decrement A and shows updated result.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 0000AAAA; -- Load immediate value into register A
    1 : 7E000000; -- DECA instruction
    2 : 70000000; -- ADD instruction to verify result (can be viewed as NOP here)
    [3..63] : 00000000;
END;

```

Figure 27: MIF Explanation
Instruction sequence loads value, decrements, and stores.

INCA




Figure 28: Waveform Simulation
Increments A. ALU output is verified along with zero flag.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 0000AAAA; -- Load immediate value into register A
    1 : 73000000; -- INCA instruction
    2 : 70000000; -- ADD instruction (used here to observe changes or as NOP)
    [3..63] : 00000000;
END;

```

Figure 29: MIF Explanation
Value is loaded and incremented through INCA opcode.

ROL




Figure 30: Waveform Simulation
Performs rotate-left operation on register A.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000008; -- Load immediate value into register A
    1 : 74000000; -- ROL instruction
    2 : 70000000; -- ADD instruction (or NOP for observing result)
    [3..63] : 00000000;
END;

```

Figure 31: MIF Explanation
Two opcodes simulate ROL on predefined value.

ROR




Figure 32: Waveform Simulation
Performs rotate-right operation on register A.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 00000008; -- Load immediate value into register A
    1 : 7F000000; -- ROR instruction
    2 : 70000000; -- ADD instruction (or NOP to view result)
    [3..63] : 00000000;
END;

```

Figure 33: MIF Explanation
Instruction memory loaded to show ROR effect on bit positions.

BEQ




Figure 34: Waveform Simulation
Simulates branch-if-equal using flags from ALU. Jump is taken based on Z flag.

```

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 0000AAAA; -- LDAI (Load Immediate into A)
    1 : 1000AAAA; -- LDBI (Load Immediate into B)
    2 : 600000F0; -- BEQ to address offset (usually means jump if A == B)
    [3..63] : 00000000;
END;

```

Figure 35: MIF Explanation
Memory programmed to test conditional branching. BEQ occurs based on equality check.

BNE Instruction Simulation




Figure 36: Waveform for BNE Execution
This waveform illustrates the behavior of the BNE (Branch if Not Equal) instruction. Register A is loaded with AAAA, and Register B with BBBB. Since the two values differ, the CPU correctly performs a branch to the address F0, as shown by the updated program counter (PC) in the waveform.

```
WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
    0 : 0000AAAA; -- LDAI (Load Immediate into A)
    1 : 1000AAAA; -- LDBI (Load Immediate into B)
    2 : 600000F0; -- BEQ to address offset (usually means jump if A == B)
    [3..63] : 00000000;
END;
```

Figure 37: MIF Setup for BNE Instruction

This MIF setup initializes the instruction memory to test BNE. It loads values into A and B, followed by the branch instruction. The remaining memory is filled with zeros.

VHDL Implementation of CPU

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Control is
5   generic(
6     clk, mclk : in std_logic;
7     enable : in std_logic;
8     statusC, statusZ : in std_logic;
9     INST : in std_logic_vector(31 downto 0);
10    IM_MUX1, REG_MUX : out std_logic;
11    IM_MUX2, DATA_MUX : out std_logic_vector(1 downto 0);
12    ALU_op : out std_logic_vector(2 downto 0);
13    LD_A : out std_logic;
14    CLR_A : out std_logic;
15    CLR_B : out std_logic;
16    CLR_C : out std_logic;
17    LD_B : out std_logic;
18    LD_C : out std_logic;
19    T : out std_logic_vector(2 downto 0);
20    en : out std_logic
21  );
22 end Control;
23
24 architecture description of Control is
25 type STATETYPE is (state_0, state_1, state_2);
26 signal present_state : STATETYPE;
27 signal Instruction_sig : std_logic_vector(31 downto 0);
28 signal Instruction_sig2 : std_logic_vector(7 downto 0);
29 begin
30   Instruction_sig <= INST(31 downto 28);
31   Instruction_sig2 <= INST(31 downto 24);
32   ----OPERATION DECODER-----
33   process(present_state, INST, statusC, statusZ, enable, Instruction_sig, Instruction_sig2)
34   begin
35     if enable = '1' then
36       if present_state = state_0 then
37         DATA_MUX <= "000";--Fetch address of the next instruction_sig
38         clr_IR<'0';
39         ld_IR<'1';
40         ld_PC<'1';
41         inc_PC<'1';
42         clr_AC<'0';
43         ld_AC<'0';
44         ld_BC<'0';
45         clr_CC<'0';
46         clr_ZC<'0';
47         ld_Z<'0';
48         clr_ZC<'1';
49       else
50         if present_state = state_1 then
51           DATA_MUX <= "001";
52           clr_AC<'0';
53           ld_AC<'1';
54           ld_BC<'0';
55           clr_CC<'0';
56           clr_ZC<'0';
57           ld_Z<'1';
58         else
59           DATA_MUX <= "100";
60           clr_AC<'0';
61           ld_AC<'0';
62           ld_BC<'0';
63           clr_CC<'0';
64           clr_ZC<'0';
65           ld_Z<'0';
66         end if;
67       end if;
68     end if;
69   end process;
70
71   ----STATE MACHINE-----
72   process(clk, enable)
73   begin
74     if enable = '1' then
75       if rising_edge(clk) then
76         if present_state = state_0 then present_state <= state_1;
77         elsif present_state = state_1 then present_state <= state_0;
78         else present_state <= state_0;
79       end if;
80     end if;
81   end process;
82
83   with present_state select
84     T <= "001" when state_0,
85     "010" when state_1,
86     "100" when state_2,
87     "001" when others;
88 end description;

```

Figure 1: VHDL Code for Control Unit

The Control.vhd module defines the logic for the CPU control unit, ensuring correct sequencing of fetch, decode, and execute phases. The FSM transitions through states T0, T1, and T2, setting control signals accordingly. The operation decoder determines execution steps based on the instruction opcode, and the memory signal generator enables correct read/write operations. This implementation ensures that all CPU components function in harmony, allowing seamless execution of instructions.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 -- 4-bit Adder
5 ENTITY adder4 IS
6 PORT (
7     Cin : IN STD_LOGIC; -- Carry-in
8     X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0); -- 4-bit inputs
9     S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0); -- 4-bit sum output
10    Cout : OUT STD_LOGIC -- Carry-out
11 );
12 END adder4;
13
14 ARCHITECTURE behavior OF adder4 IS
15 COMPONENT fulladd
16 PORT (
17     Cin, x, y : IN STD_LOGIC;
18     s, Cout : OUT STD_LOGIC
19 );
20 END COMPONENT;
21
22 SIGNAL C : STD_LOGIC_VECTOR(1 TO 3); -- Internal carry signals
23
24 BEGIN
25     -- Instantiate four 1-bit full adders to form a 4-bit ripple-carry adder
26     stage0: fulladd PORT MAP(Cin, X(0), Y(0), S(0), C(1));
27     stage1: fulladd PORT MAP(C(1), X(1), Y(1), S(1), C(2));
28     stage2: fulladd PORT MAP(C(2), X(2), Y(2), S(2), C(3));
29     stage3: fulladd PORT MAP(C(3), X(3), Y(3), S(3), Cout);
30
31 END behavior;
32

```

Figure 3. Adder4.vhd

A 4-bit adder module that forms part of the ALU's arithmetic capabilities.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 -- 16-bit Adder
5 ENTITY adder16 IS
6 PORT (
7     Cin : IN STD_LOGIC; -- Carry-in
8     X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0); -- 16-bit inputs
9     S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0); -- 16-bit sum output
10    Cout : OUT STD_LOGIC -- Carry-out
11 );
12 END adder16;
13
14 ARCHITECTURE behavior OF adder16 IS
15 COMPONENT adder4
16 PORT (
17     Cin : IN STD_LOGIC;
18     X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
19     S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
20     Cout : OUT STD_LOGIC
21 );
22 END COMPONENT;
23
24 SIGNAL C : STD_LOGIC_VECTOR(1 TO 3); -- Internal carry signals
25
26 BEGIN
27     -- Instantiate four 4-bit adders to form a 16-bit ripple-carry adder
28     stage0: adder4 PORT MAP(Cin, X(3 DOWNTO 0), Y(3 DOWNTO 0), S(3 DOWNTO 0), C(1));
29     stage1: adder4 PORT MAP(C(1), X(7 DOWNTO 4), Y(7 DOWNTO 4), S(7 DOWNTO 4), C(2));
30     stage2: adder4 PORT MAP(C(2), X(11 DOWNTO 8), Y(11 DOWNTO 8), S(11 DOWNTO 8), C(3));
31     stage3: adder4 PORT MAP(C(3), X(15 DOWNTO 12), Y(15 DOWNTO 12), S(15 DOWNTO 12), Cout);
32
33 END behavior;
34

```

Figure 4. Adder16.vhd.

A 16-bit adder that enables larger arithmetic operations within the CPU.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 -- 32-bit Adder
5 ENTITY adder32 IS
6 PORT (
7     Cin : IN STD_LOGIC; -- Carry-in
8     X, Y : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- 32-bit inputs
9     S : OUT STD_LOGIC_VECTOR(31 DOWNTO 0); -- 32-bit sum output
10    Cout : OUT STD_LOGIC -- Carry-out
11 );
12 END adder32;
13
14 ARCHITECTURE behavior OF adder32 IS
15 COMPONENT adder16
16 PORT (
17     Cin : IN STD_LOGIC;
18     X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
19     S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
20     Cout : OUT STD_LOGIC
21 );
22 END COMPONENT;
23
24 SIGNAL C : STD_LOGIC; -- Internal carry signal
25
26 BEGIN
27     -- Instantiate two 16-bit adders to form a 32-bit ripple-carry adder
28     stage0: adder16 PORT MAP(Cin, X(15 DOWNTO 0), Y(15 DOWNTO 0), S(15 DOWNTO 0), Cout);
29     stage1: adder16 PORT MAP(C, X(31 DOWNTO 16), Y(31 DOWNTO 16), S(31 DOWNTO 0), Cout);
30
31 END behavior;
32

```

Figure 5. Adder32.vhd

A 32-bit adder responsible for performing full-width arithmetic computations.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.std_logic_arith.ALL;
4 USE ieee.std_logic_unsigned.ALL;
5 USE ieee.numeric_std.ALL;
6
7 -- ALU Entity
8 ENTITY alu IS
9 PORT (
10    a : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
11    b : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
12    op : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- □ Fixed missing semicolon
13    result: OUT STD_LOGIC_VECTOR(31 DOWNTO 0); -- □ Fixed 'std_logic' to 'std_logic'
14    zero : OUT STD_LOGIC; -- □ Fixed 'out std_logic' to 'out
15    cout : OUT STD_LOGIC -- □ Fixed 'out std_logic_vector' to 'out
16 );
17 END alu;
18
19 ARCHITECTURE behavior OF alu IS
20 COMPONENT adder32
21 PORT (
22     Cin : IN STD_LOGIC;
23     X, Y : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
24     S : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
25     Cout : OUT STD_LOGIC
26 );
27 END COMPONENT;
28
29 SIGNAL result_s : STD_LOGIC_VECTOR(31 DOWNTO 0) := (OTHERS => '0');
30 SIGNAL result_add : STD_LOGIC_VECTOR(31 DOWNTO 0) := (OTHERS => '0');
31 SIGNAL result_sub : STD_LOGIC_VECTOR(31 DOWNTO 0) := (OTHERS => '0');
32 SIGNAL cout_s, cout_add, cout_sub : STD_LOGIC := '0';
33 SIGNAL zero_s : STD_LOGIC;
34
35 BEGIN
36     -- Instantiate Adders
37     add0 : adder32 PORT MAP(op(2), a, b, result_add, cout_add);
38     sub0 : adder32 PORT MAP(op(2), a, NOT b, result_sub, cout_sub);
39
40     -- ALU Operation Logic
41     PROCESS (a, b, op)
42     BEGIN
43         CASE op IS
44             WHEN "000" => -- AND
45                 result_s <= a AND b;
46                 cout_s <= '0';
47

```

```

45             result_s <= a AND b;
46             cout_s <= '0';
47
48             WHEN "001" => -- OR
49                 result_s <= a OR b;
50                 cout_s <= '0';
51
52             WHEN "010" => -- ADD
53                 result_s <= result_add;
54                 cout_s <= cout_add;
55
56             WHEN "011" => -- Pass B
57                 result_s <= b;
58                 cout_s <= '0';
59
60             WHEN "110" => -- SUB
61                 result_s <= result_sub;
62                 cout_s <= cout_sub;
63
64             WHEN "100" => -- Shift Left Logical (SLL 1)
65                 result_s <= a(30 DOWNTO 0) & '0'; -- Correct syntax
66                 cout_s <= a(31);
67
68             WHEN "101" => -- Shift Right Logical (SRL 1)
69                 result_s <= '0' & a(31 DOWNTO 1); -- Correct syntax
70                 cout_s <= '0';
71
72             WHEN OTHERS =>
73                 result_s <= a;
74                 cout_s <= '0';
75
76         END CASE;
77
78         case (result_s) is
79             when (others => '0') =>
80                 zero_s <= '1';
81             when others =>
82                 zero_s <= '0';
83         end case;
84         end process;
85
86         -- Assign Outputs
87         result <= result_s;
88         cout <= cout_s;
89         zero <= zero_s;
90
91     END behavior;
92

```

Figure 6. Alu.vhd

The Arithmetic Logic Unit (ALU) processes arithmetic and logical operations based on control signals.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.std_logic_arith.ALL;
4 USE ieee.std_logic_unsigned.ALL;
5
6 ENTITY data_path IS
7 PORT (
8     -- Clock Signals
9     Clk, mClk : IN STD_LOGIC;
10    -- Memory Signals
11    WEN, EN : IN STD_LOGIC;
12
13    -- Register Control Signals (Clr and Load)
14    Clr_A, Ld_A : IN STD_LOGIC;
15    Clr_B, Ld_B : IN STD_LOGIC;
16    Clr_C, Ld_C : IN STD_LOGIC;
17    Clr_Z, Ld_Z : IN STD_LOGIC;
18    Clr_PC, Ld_PC : IN STD_LOGIC;
19    Clr_IR, Ld_IR : IN STD_LOGIC;
20
21    -- Special Inputs to PC
22    Inc_PC : IN STD_LOGIC;
23
24
25    -- Address and Data Bus signals for debugging
26    ADDR_OUT : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
27    DATA_IN : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
28    DATA_BUS, MEM_OUT, MEM_IN : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
29    MEM_ADDR : OUT UNSIGNED(7 DOWNTO 0);
30
31    -- Various MUX Controls
32    DATA_MUX : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
33    REG_MUX, A_MUX, B_MUX, IM_MUX1 : IN STD_LOGIC;
34    IM_MUX2 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
35
36    -- ALU Operations
37    ALU_Op : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
38
39    -- Register Outputs
40    Out_A, Out_B : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
41    Out_C, Out_Z : OUT STD_LOGIC;
42    Out_PC, Out_IR : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
43
44 END data_path;
45
46 ARCHITECTURE Behavior OF data_path IS
47

```

```

48
49    -- Component Instantiations
50    COMPONENT data_mem IS
51        PORT (
52            clk : IN STD_LOGIC;
53            addr : IN UNSIGNED(7 DOWNTO 0);
54            data_in : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
55            wen, en : IN STD_LOGIC;
56            data_out : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
57        );
58    END COMPONENT;
59
60    COMPONENT register32 IS
61        PORT (
62            d : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
63            ld, clr, clk : IN STD_LOGIC;
64            q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
65        );
66    END COMPONENT;
67
68    COMPONENT pc IS
69        PORT (
70            clr, clk, ld, inc : IN STD_LOGIC;
71            d : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
72            q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
73        );
74    END COMPONENT;
75
76    COMPONENT LZE IS
77        PORT (
78            LZE_in : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
79            LZE_out : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
80        );
81    END COMPONENT;
82
83    COMPONENT UZE IS
84        PORT (
85            UZE_in : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
86            UZE_out : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
87        );
88    END COMPONENT;
89
90    COMPONENT RED IS
91        PORT (
92            RED_in : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
93            RED_out : OUT UNSIGNED(7 DOWNTO 0);
94        );
95    END COMPONENT;

```

```

96    COMPONENT mux2to1 IS
97        PORT (
98            s : IN STD_LOGIC;
99            w0, w1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
100           f : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
101       );
102    END COMPONENT;
103
104    COMPONENT mux4to1 IS
105        PORT (
106            s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
107            x1, x2, x3, x4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
108            f : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
109       );
110    END COMPONENT;
111
112    COMPONENT alu IS
113        PORT (
114            a, b : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
115            op : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
116            result : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
117            zero, cout : OUT STD_LOGIC
118       );
119    END COMPONENT;
120
121    -- Signal Declarations
122    SIGNAL IR_OUT, data_bus_s : STD_LOGIC_VECTOR(31 DOWNTO 0);
123    SIGNAL LZE_out_FC, LZE_out_B_Mux : STD_LOGIC_VECTOR(31 DOWNTO 0);
124    SIGNAL RED_out_Data_Mem : UNSIGNED(7 DOWNTO 0);
125    SIGNAL A_Mux_out, B_Mux_out, reg_A_out, reg_B_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
126    SIGNAL reg_Mux_out, data_mem_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
127    SIGNAL UZE_IM_MUX1_out, IM_MUX1_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
128    SIGNAL LZE_IM_MUX2_out, IM_MUX2_out, ALU_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
129    SIGNAL zero_flag, carry_flag : STD_LOGIC;
130    SIGNAL temp : STD_LOGIC_VECTOR(130 DOWNTO 0) := (OTHERS => '0');
131    SIGNAL out_pc_sig : STD_LOGIC_VECTOR(31 DOWNTO 0);
132
133 BEGIN
134
135    -- Register and Memory Connections
136    IR: register32 PORT MAP(data bus_s, Ld_IR, Clr_IR, Clk, IR_OUT);
137    LZE_PC: LZE PORT MAP(IR_OUT, LZE_out_FC);
138    PC0: pc PORT MAP(Clr_FC, Clk, Ld_FC, Inc_FC, LZE_out_FC, out_pc_sig);
139
140    -- A MUX & Register A
141    LZE_A_Mux: LZE PORT MAP(IR_OUT, LZE_out_A_Mux);
142    A_MUX0: mux2to1 PORT MAP(A_MUX, data_bus_s, LZE_out_A_Mux, A_Mux_out);
143

```

```

137    LZE_FC: LZE PORT MAP(IR_OUT, LZE_out_FC);
138    PC0: pc PORT MAP(Clr_FC, Clk, Ld_FC, Inc_FC, LZE_out_FC, out_pc_sig);
139
140    -- A MUX & Register A
141    UZE_A_Mux: UZE PORT MAP(IR_OUT, LZE_out_A_Mux);
142    A_MUX0: mux2to1 PORT MAP(A_MUX, data bus_s, LZE_out_A_Mux, A_Mux_out);
143    Reg_A: register32 PORT MAP(A_Mux_out, Ld_A, Clr_A, reg_A_out);
144
145    -- B MUX & Register B
146    LZE_B_Mux: LZE PORT MAP(IR_OUT, LZE_out_B_Mux);
147    B_MUX0: mux2to1 PORT MAP(B_MUX, data bus_s, LZE_out_B_Mux, B_Mux_out);
148    Reg_B: register32 PORT MAP(B_Mux_out, Ld_B, Clk, reg_B_out);
149
150    -- Register Multiplexer
151    Reg_Mux0: mux2to1 PORT MAP(REG_MUX, reg_A_out, reg_B_out, reg_Mux_out);
152
153    -- Data Memory
154    RED_Data_Mem: RED PORT MAP(IR_OUT, RED_out_Data_Mem);
155    Data_Mem: data_mem PORT MAP(mClk, RED_out_Data_Mem, reg_Mux_out, WEN,
156
157    -- Immediate MUX 1
158    UZE_IM_MUX1: UZE PORT MAP(IR_OUT, UZE_IM_MUX1_out);
159    IM_MUX1: mux2to1 PORT MAP(IM_MUX1, reg_A_out, UZE_IM_MUX1_out, IM_MUX
160
161    -- Immediate MUX 2
162    LZE_IM_MUX2: LZE PORT MAP(IR_OUT, LZE_IM_MUX2_out);
163    IM_MUX2: mux4to1 PORT MAP(IM_MUX2, reg_B_out, LZE_IM_MUX2_out, (temp
164
165    -- ALU
166    ALU0: alu PORT MAP(IM_MUX1_out, IM_MUX2_out, ALU_OP, ALU_out, zero_fla
167
168    -- Data MUX
169    DATA_MUX0: mux4to1 PORT MAP(DATA_MUX, DATA_IN, data_mem_out, ALU_out,
170
171    -- Assign Outputs
172    DATA_BUS <= data bus_s;
173    OUT_A <= reg_A_out;
174    OUT_B <= reg_B_out;
175    OUT_IR <= IR_OUT;
176    ADDR_OUT <= out_pc_sig;
177    OUT_FC <= out_pc_sig;
178    MEM_ADDR <= RED_out_Data_Mem;
179    MEM_IN <= reg_Mux_out;
180    MEM_OUT <= data mem_out;
181
182 END Behavior;
183

```

Figure 7: Data_path.vhd

Defines the data path, including registers, ALU, and multiplexers, ensuring correct data movement.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4
5 -- Data Memory Module Entity
6 ENTITY data_mem IS
7 PORT (
8     clk : IN std_logic; -- Clock signal
9     addr : IN unsigned(7 DOWNTO 0); -- 8-bit memory address (256 locations)
10    data_in : IN std_logic_vector(31 DOWNTO 0); -- 32-bit input data
11    wen : IN std_logic; -- Write enable (1 = write, 0 = read)
12    en : IN std_logic; -- Enable signal (1 = active, 0 = inactive)
13    data_out : OUT std_logic_vector(31 DOWNTO 0) -- 32-bit output data
14 );
15 END data_mem;
16
17 ARCHITECTURE Behavior OF data_mem IS
18   -- Declare memory as an array of 256 words, each 32-bits wide
19   TYPE RAM IS ARRAY (0 TO 255) OF std_logic_vector(31 DOWNTO 0);
20   SIGNAL DATAMEM : RAM := (OTHERS => (OTHERS => '0')); -- Initialize memory to zeros
21
22 BEGIN
23   PROCESS (clk)
24   BEGIN
25     -- On the falling edge of the clock, perform read/write operations
26     IF (clk'EVENT AND clk = '0') THEN
27       IF (en = '1') THEN -- Only operate when enabled
28         IF (wen = '1') THEN
29           -- Write operation: Store data_in at address addr
30           DATAMEM(to_integer(addr)) <= data_in;
31           data_out <= (OTHERS => '0'); -- Clear output after write
32         ELSIF (wen = '0') THEN
33           -- Read operation: Output the value stored at address addr
34           data_out <= DATAMEM(to_integer(addr));
35         END IF;
36       ELSE
37         -- When enable is low, output zeros
38         data_out <= (OTHERS => '0');
39       END IF;
40     END IF;
41   END PROCESS;
42
43 END Behavior;
44

```

Figure 8: Data_mem.vhd

Implements the memory storage unit, supporting read and write operations.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 -- 1-bit Full Adder
5 ENTITY fulladd IS
6 PORT (
7     Cin, x, y : IN STD_LOGIC; -- Inputs: Carry-in, x, and y
8     s, Cout    : OUT STD_LOGIC -- Outputs: Sum (lowercase s) and Carr
9   );
10 END fulladd;
11
12 ARCHITECTURE behavior OF fulladd IS
13 BEGIN
14   -- Sum computation using XOR gates
15   s <= x XOR y XOR Cin;
16
17   -- Carry-out computation using OR-AND logic
18   Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y);
19
20 END behavior;

```

Figure 9. Fulladd.vhd
A full-adder module utilized within arithmetic operations.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5  ENTITY LZE IS
6    PORT(
7      LZE_in : IN std_logic_vector(31 DOWNTO 0); -- Input signal
8      LZE_out : OUT std_logic_vector(31 DOWNTO 0) -- Output signal
9    );
10 END ENTITY LZE;
11
12 ARCHITECTURE Behavior OF LZE IS
13   SIGNAL zeros: std_logic_vector(15 DOWNTO 0) := (OTHERS => '0'); -- 16
14 BEGIN
15   -- Concatenates 16 zeros with the lower 16 bits of LZE_in
16   LZE_out <= zeros & LZE_in(15 DOWNTO 0);
17 END Behavior;
18

```

Figure 10. LZE.vhd

Logical Zero Extension module extends immediate values for operations requiring sign extension.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY mux2to1 IS
5    PORT(
6      s : IN STD_LOGIC;           -- Select signal
7      w0 : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- Input 0
8      w1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- Input 1
9      f : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- Output
10 );
11 END mux2to1;
12
13 ARCHITECTURE Behavior OF mux2to1 IS
14 BEGIN
15   WITH s SELECT
16     f <= w0 WHEN '0',
17               w1 WHEN OTHERS;
18 END Behavior;
19
20

```

Figure 11. Mux2to1.vhd
A two-input multiplexer used for selecting data sources.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY mux4to1 IS
5 PORT (
6     s : IN std_logic_vector(1 DOWNTO 0); -- 2-bit selector
7     X1, X2, X3, X4 : IN std_logic_vector(31 DOWNTO 0); -- 4 input dat
8     f : OUT std_logic_vector(31 DOWNTO 0) -- Output line
9 );
10 END ENTITY mux4to1;
11
12 ARCHITECTURE Behavior OF mux4to1 IS
13 BEGIN
14     -- Selects one of the four inputs based on selector 's'
15     WITH s SELECT
16         f <= X1 WHEN "00",
17             X2 WHEN "01",
18             X3 WHEN "10",
19             X4 WHEN "11";
20     END Behavior;
21 
```

Figure 12. Mux4to1.vhd
A four-input multiplexer used for complex data routing.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.std_logic_arith.ALL;
4 USE ieee.std_logic_unsigned.ALL;
5
6 ENTITY pc IS
7 PORT(
8     clr : IN STD_LOGIC;           -- Clear signal
9     clk : IN STD_LOGIC;           -- Clock signal
10    ld : IN STD_LOGIC;            -- Load/Enable signal
11    inc : IN STD_LOGIC;           -- Increment signal
12    d : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- Data input (PC value)
13    q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- Output (PC value)
14 );
15 END pc;
16
17 ARCHITECTURE Behavior OF pc IS
18
19     COMPONENT add
20 PORT(
21         A : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
22         B : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
23     );
24     END COMPONENT;
25
26     COMPONENT mux2to1
27 PORT(
28         s : IN STD_LOGIC;
29         w0 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
30         w1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
31         f : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
32     );
33     END COMPONENT;
34
35     COMPONENT register32
36 PORT(
37         d : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
38         ld : IN STD_LOGIC;
39         clk : IN STD_LOGIC;
40         q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
41     );
42     END COMPONENT;
43
44     SIGNAL add_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
45     SIGNAL mux_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
46     SIGNAL q_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
47 
```

```

19     COMPONENT add
20 PORT(
21         A : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
22         B : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
23     );
24     END COMPONENT;
25
26     COMPONENT mux2to1
27 PORT(
28         s : IN STD_LOGIC;
29         w0 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
30         w1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
31         f : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
32     );
33     END COMPONENT;
34
35     COMPONENT register32
36 PORT(
37         d : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
38         ld : IN STD_LOGIC;
39         clk : IN STD_LOGIC;
40         q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
41     );
42     END COMPONENT;
43
44     SIGNAL add_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
45     SIGNAL mux_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
46     SIGNAL q_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
47
48 BEGIN
49
50     -- Add block to increment the PC by 4
51     add0 : add PORT MAP (q_out, add_out);
52
53     -- 2-to-1 Multiplexer to select between PC+4 and the data input 'd'
54     mux0 : mux2to1 PORT MAP (inc, d, add_out, mux_out);
55
56     -- 32-bit Register to hold the PC value
57     reg0 : register32 PORT MAP (mux_out, ld, clk, q_out);
58
59     -- Output assignment
60     q <= q_out;
61
62     END Behavior;
63 
```

Figure 13. Pc.vhd
The Program Counter module responsible for maintaining instruction execution order.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4
5 ENTITY RED IS
6 PORT (
7     RED_in : IN std_logic_vector(31 DOWNTO 0); -- 32-bit input
8     RED_out : OUT unsigned(7 DOWNTO 0) -- 8-bit output
9 );
10 END ENTITY RED;
11
12 ARCHITECTURE Behavior OF RED IS
13 BEGIN
14     -- Extracts the lower 8 bits of RED_in and converts them to an unsigned
15     RED_out <= unsigned(RED_in(7 DOWNTO 0));
16 END Behavior;
17

```

Figure 14. RED.vhd
Extracts address and control signals from instructions.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.std_logic_arith.ALL;
4 USE ieee.std_logic_unsigned.ALL;
5
6 ENTITY register32 IS
7 PORT(
8     d : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- Input data (32 bits)
9     ld : IN STD_LOGIC; -- Load/Enable signal
10    clr : IN STD_LOGIC; -- Clear signal
11    clk : IN STD_LOGIC; -- Clock signal
12    Q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- Output data (32 bits)
13 );
14 END register32;
15
16 ARCHITECTURE Behavior OF register32 IS
17 BEGIN
18     PROCESS(ld, clr, clk)
19     BEGIN
20         IF clr = '1' THEN
21             Q <= (OTHERS => '0'); -- Clear the register to 0
22         ELSIF (clk'event AND clk = '1' AND ld = '1') THEN
23             Q <= d; -- Load the value of `d` into the register on rising
24         END IF;
25     END PROCESS;
26 END Behavior;
27

```

Figure 15. Register32.vhd
Defines 32-bit registers used for storing operands and computation results.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4
5 ENTITY UZE IS
6 PORT(
7     UZE_in : IN std_logic_vector(31 DOWNTO 0); -- Input signal
8     UZE_out : OUT std_logic_vector(31 DOWNTO 0) -- Output signal
9 );
10 END ENTITY UZE;
11
12 ARCHITECTURE Behavior OF UZE IS
13 SIGNAL zeros: std_logic_vector(15 DOWNTO 0) := (OTHERS => '0'); -- 16
14 BEGIN
15     -- Concatenates lower 16 bits of UZE_in with 16 zeros
16     UZE_out <= UZE_in(15 DOWNTO 0) & zeros;
17 END Behavior;
18

```

Figure 16. UZE.vhd
Upper Zero Extension module for handling upper immediate values

Conclusion

This lab demonstrated the full implementation of a Semi-RISC CPU in VHDL. By integrating a datapath, control unit, and reset circuit, the system could interpret and execute 16+ instructions. Simulations confirmed accurate behavior via .mif-based instruction loading and waveform verification. Each opcode's behavior—arithmetic, logic, memory, and branching—was successfully emulated. This lab served as a culmination of concepts learned throughout the course and provided a foundation for more complex CPU architectures and digital systems.

References

- [1] Geurkov, V. (2017). *COE608: Computer Organization and Architecture Lab Manual* (Winter 2017). Toronto Metropolitan University.
- [2] IEEE. (2008). *IEEE Standard VHDL Language Reference Manual*. IEEE.
- [3] "VHDL Documentation and Tutorials." (n.d.). Retrieved January 2025, from <https://www.vhdl.org>