									,					
				ns: RV32I, R					RV Privileged					
Category	Name	Fmt	F	RV32I Base	+RV	{64,128}		Category			V mnemonic			
	Load Byte		LB	rd,rs1,imm				CSR Acc	•		rd,csr,rs1			
	d Halfword		LH	rd,rs1,imm					omic Read & Set Bit		rd,csr,rs1			
	Load Word		LW	rd,rs1,imm	$L\{D Q\}$	rd,rs1,	imm	Aton	nic Read & Clear Bit		rd,csr,rs1			
	e Unsigned		LBU	rd,rs1,imm					Atomic R/W Imm					
	f Unsigned	I	LHU	rd,rs1,imm	L{W D}U	rd,rs1,	imm	1	Read & Set Bit Imm					
	Store Byte	S	SB	rs1,rs2,imm					ad & Clear Bit Imm		rd,csr,imm			
	e Halfword	S	SH	rs1,rs2,imm				Change I						
	Store Word	S	SW	rs1,rs2,imm	S{D Q}	rs1,rs2	,imm	Envir	onment Breakpoint	EBREAK				
Shifts	Shift Left	R	\mathtt{SLL}	rd,rs1,rs2	$SLL\{W D\}$	rd,rs1,			Environment Return					
Shift Left 1	Immediate	I	SLLI	rd,rs1,shamt		rd,rs1,	shamt		lirect to Superviso					
	Shift Right	R	SRL	rd,rs1,rs2	SRL{W D}	rd,rs1,			t Trap to Hypervisor	MRTH				
Shift Right 1	Immediate	I	SRLI	rd,rs1,shamt	SRLI{W D}	rd,rs1,	shamt		r Trap to Supervisor					
Shift Right	Arithmetic	R	SRA	rd,rs1,rs2	SRA{W D}	rd,rs1,		Interrup	t Wait for Interrup					
Shift Right	Arith Imm	I	SRAI	rd,rs1,shamt	SRAI {W D}	rd,rs1,	shamt	MMU	Supervisor FENCE	SFENCE	.VM rs1			
Arithmetic	ADD	R	ADD	rd,rs1,rs2	$ADD\{W \mid D\}$	rd,rs1,								
ADD 1	Immediate	I	ADDI	rd,rs1,imm	ADDI {W D}									
	SUBtract	R	SUB	rd,rs1,rs2	SUB{W D}	rd,rs1,	rs2							
Load L	Jpper Imm	U	LUI	rd,imm	Optio	nal Com	pres	sed (16-	bit) Instruction	n Exte	nsion: RVC			
Add Upper 3	Imm to PC	J	AUIPC	rd,imm	Category	Name	Fmt		RVC	R	/I equivalent			
Logical	XOR	R	XOR	rd,rs1,rs2	Loads L	oad Word	CL	C.LW	rd',rs1',imm	LW rd'	rs1',imm*4			
XOR 1	Immediate	I	XORI	rd,rs1,imm	Loa	d Word SP	CI	C.LWSP	rd,imm	LW rd,	sp,imm*4			
	OR	R	OR	rd,rs1,rs2	Lo	ad Double	CL	C.LD	rd',rs1',imm	LD rd'	rs1',imm*8			
OR I	Immediate	I	ORI	rd,rs1,imm		Double SP	CI		rd,imm		sp,imm*8			
	AND		AND	rd,rs1,rs2		_oad Quad			rd',rs1',imm		rs1',imm*16			
AND I	Immediate	I	ANDI	rd,rs1,imm		d Quad SP	CI	_	rd,imm		sp,imm*16			
Compare	Set <	R	SLT	rd,rs1,rs2	-	tore Word	CS		rs1',rs2',imm		',rs2',imm*4			
-	Immediate	I	SLTI	rd,rs1,imm	Stor	e Word SP	CSS		rs2,imm		sp,imm*4			
Set <	Unsigned	R	SLTU	rd,rs1,rs2	Sto	re Double	CS	C.SD	rs1',rs2',imm		',rs2',imm*8			
Set < Imm	n Unsigned	I	SLTIU	rd,rs1,imm	Store	Double SP	CSS		rs2,imm		,sp,imm*8			
Branches	Branch =	SB	BEQ	rs1,rs2,imm	1 6	tore Quad	CS	C.SQ	rs1',rs2',imm		',rs2',imm*16			
Dranches	Branch ≠	SB	BNE	rs1,rs2,imm		e Quad SP	CSS		rs2,imm		,sp,imm*16			
	Branch <	SB	BLT	rs1,rs2,imm	Arithmeti		CR	C.ADD	rd,rs1		rd,rd,rs1			
	Branch ≥	SB	BGE	rs1,rs2,imm		ADD Word	CR	C.ADDW	rd,rs1		rd,rd,imm			
Branch <	Unsigned	SB	BLTU	rs1,rs2,imm		mmediate	CI	C.ADDI	rd,imm		rd,rd,imm			
	≥ Unsigned	SB	BGEU	rs1,rs2,imm	ADD '	Word Imm	CI	C.ADDIW	rd,imm		rd,rd,imm			
Jump & Lin	k J&L	UJ	JAL	rd,imm	ADD SP	Imm * 16	CI	C.ADDI16	SP x0,imm		sp,sp,imm*16			
Jump & Lin		-UJ-	JALR	rd,rs1,imm		P Imm * 4			PN rd',imm		rd',sp,imm*4			
	nch thread	I	FENCE	. ,		mmediate	CI	C.LI	rd,imm		rd,x0,imm			
	str & Data	I	FENCE	.I		lpper Imm		C.LUI	rd,imm		rd,imm			
System Sys	stem CALL	I	SCALL			MoVe	CR	C.MV	rd,rs1		rd,rs1,x0			
	em BREAK	I	SBREAL	K		SUB		C.SUB	rd,rs1		rd,rd,rs1			
Counters Re	eaD CYCLE	I	RDCYCI		Shifts Shif	t Left Imm		C.SLLI	rd,imm		rd,rd,imm			
ReaD CYCLE		I	RDCYCI		Branches	Branch=0		C.BEQZ	rs1',imm		rs1',x0,imm			
	ReaD TIME		RDTIM			Branch≠0		C.BNEZ	rs1',imm		rs1',x0,imm			
ReaD TIME			RDTIM		Jump	Jump	CJ	C.J	imm		x0,imm			
	TR RETired		RDINS		Jum	p Register	CR	C.JR	rd,rs1		x0,rs1,0			
ReaD INSTR				TRETH rd	Jump & Li		CJ	C.JAL	imm		ra,imm			
					Jump & Lin			C.JALR	rs1		ra,rs1,0			
					System Er			C.EBREAK		EBREAK				
					_ ,		<u>.</u>	C.HDIVHAIN	•	יוטייים	•			

32-bit Instruction Formats

	31	30	25	24 2	1	20	19	15	14	12	11	8	7	6	0	CR
R		funct7		I	s2		rs1		funct	3		rd		opco	ode	CI
Ι		im	m[11	:0]			rs1		funct	3		rd		opco	ode	CSS
S	in	ım[11:5]		I	s2		rs1		funct	3		imm[1:0]	opco	ode	CIW
SB	imm[12]	imm[10	:5]	1	s2		rs1		funct	3	imm	4:1]	imm[11]	opco	ode	CL
U				imm[31:12	2]						rd		opco	ode	CS
UJ	imm[20]	im	m[10	:1]	im	m[11]	in	ım[1	9:12]			rd		opco	ode	CB
				_												CJ

	16	-bit (RVC)	Instr	uct	ion F	orr	nat	S					
	15 14 13	12	11 10	9 8	7	6 5	4	3	2	1	0			
	func	t4	r		op									
_	funct3	3 imm rd/rs1 imm								op				
S	funct3		imn	ı			rs2			op				
N	funct3		j	imm				rd'	op					
	funct3	im	m	rs1'	'	imm		rd'			op			
	funct3	im	m	rs1	'	imm	imm rs2'			op				
	funct3	off	set	rs1'	'		offse	offset			op			
	funct3			jump target										

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

Free & Open RISC-V Reference Card (riscv.org)

				Multiply-Divide	Instruc			
Category	Name	Fmt		ltiply-Divide)			64,128}	
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W D	}	rd,rs1,rs2	
	MULtiply upper Half		MULH	rd,rs1,rs2				
	Ltiply Half Sign/Uns		MULHSU	rd,rs1,rs2				
	tiply upper Half Uns		MULHU	rd,rs1,rs2		_		
Divide	DIVide	R	DIV	rd,rs1,rs2	DIA{M D	}	rd,rs1,rs2	
D !	DIVide Unsigned		DIVU	rd,rs1,rs2	D 2014 457 D		1 1 0	
Remainde		R	REM	rd,rs1,rs2	REM{W D	•	rd,rs1,rs2	
ŀ	REMainder Unsigned	R	REMU	rd,rs1,rs2	REMU { W 1	D}	rd,rs1,rs2	
				uction Extension	n: RVA	. 51/6	C4 4203	
Category	Name	Fmt		(Atomic)	TD (D)0		64,128}	
Load	Load Reserved	R	LR.W	rd,rs1	LR.{D Q	•	rd,rs1	
Store	Store Conditional	R	SC.W	rd,rs1,rs2	SC.{D Q		rd,rs1,rs2	
Swap Add	SWAP	R R	AMOSWAP.W AMOADD.W	rd,rs1,rs2			rd,rs1,rs2	
Logical	ADD XOR		AMOXOR.W	rd,rs1,rs2 rd,rs1,rs2	AMOADD. AMOXOR.		rd,rs1,rs2 rd,rs1,rs2	
Logical	AND	R	AMOAND.W		AMOAND.		rd,rs1,rs2	
	OR	R	AMOOR.W	rd,rs1,rs2 rd,rs1,rs2				
201 (20					AMOOR. {		rd,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2	AMOMIN.		rd,rs1,rs2	
	MAXimum	R	AMOMAX.W	rd,rs1,rs2	AMOMAX.		rd,rs1,rs2	
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2			rd,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2			rd,rs1,rs2	
	ree Optional Fl				ns: RVF,			
Category	Name	Fmt	(() (64,128}	
Move	Move from Integer	R	FMV. {H S}.X	rd,rs1	FMV.{D		rd,rs1	
C	Move to Integer	R	FMV.X.{H S}	rd,rs1	FMV.X.		rd,rs1	
Convert	Convert from Int	R	FCVT. $\{H \mid S \mid D \mid Q\}$		FCVT. {H			
Conver	t from Int Unsigned		FCVT. $\{H \mid S \mid D \mid Q\}$.				$\{L T\}U \text{ rd,rs1}$ $\{S D Q\} \text{ rd,rs1}$	
Cam	Convert to Int	R R	FCVT.W. {H S D Q FCVT.WU. {H S D					
	vert to Int Unsigned		1		rcvi. {L	1130.{1	H S D Q rd,rs1	
Load	Load	I	FL{W,D,Q}	rd,rs1,imm	D	ADLNI		ng Convention
Store Arithmetic	Store ADD	S R	FS{W,D,Q}	rs1,rs2,imm	Register x0		ne Saver	Description Hard-wired zero
Aircinicus	SUBtract		FADD. $\{S D Q\}$ FSUB. $\{S D Q\}$	rd,rs1,rs2 rd,rs1,rs2	x0 x1	zero	Caller	Return address
	MULtiply	R	FMUL. $\{S D Q\}$	rd,rs1,rs2	x2	ra	Callee	Stack pointer
	DIVide		FDIV. {S D Q}	rd,rs1,rs2	x3	sp		Global pointer
	SQuare RooT	R		rd,rs1	x4	gp tp		Thread pointer
Mul-Add	Multiply-ADD	R	FMADD. $\{S \mid D \mid Q\}$	rd,rs1,rs2,rs3	x5-7	t0-2		Temporaries
	Multiply-SUBtract			rd,rs1,rs2,rs3	x8	s0/fp		Saved register/frame pointer
Negativ	e Multiply-SUBtract		FNMSUB. $\{S \mid D \mid Q\}$		x9	s1	Callee	Saved register
_	gative Multiply-ADD			rd,rs1,rs2,rs3		a0-1		Function arguments/return values
Sign Injec		R	FSGNJ. $\{S \mid D \mid Q\}$		x12-17	a2-7		Function arguments
	egative SiGN source	R	FSGNJN. $\{S D Q\}$		x18-27	s2-11		Saved registers
	Xor SiGN source	R	FSGNJX. $\{S D Q\}$		x28-31	t3-t6		Temporaries
Min/Max	MINimum	R	FMIN. $\{S \mid D \mid Q\}$	rd,rs1,rs2	f0-7	ft0-7		FP temporaries
	MAXimum		FMAX. $\{S \mid D \mid Q\}$	rd,rs1,rs2	f8-9	fs0-1		FP saved registers
Compare	Compare Float =		$FEQ.{S D Q}$	rd,rs1,rs2	f10-11	fa0-1		FP arguments/return values
1	Compare Float <		FLT. {S D Q}	rd,rs1,rs2	f12-17	fa2-7		FP arguments
	Compare Float ≤		FLE. {S D Q}	rd,rs1,rs2	f18-27	fs2-11		FP saved registers
Categoriza	ation Classify Type	R	FCLASS. {S D Q}		f28-31	ft8-11		FP temporaries
	tion Read Status	R	FRCSR	rd	-20 01	1 - 0 0 1 -		
	ead Rounding Mode		FRRM	rd				
'`	Read Flags		FRFLAGS	rd				
	Swap Status Reg		FSCSR	rd,rs1				
S	wap Rounding Mode		FSRM	rd,rs1				
	Swap Flags		FSFLAGS	rd,rs1				
Swan F	Rounding Mode Imm		FSRMI	rd,imm				
Swap	Swap Flags Imm		FSFLAGSI	rd,imm				
	Swap i lags Illilli		I DI TUGOT	T C I THUN	Ш			

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D|Q} is both LD and LQ. See risc.org. (8/21/15 revision)