IN3170 V24 - Lab 3

Andreas Engøy, Simen Norrud, Erik Røset & Daniel Tran May 2024

1 Task 1

1.1 Equipment

Component	Model	Quantity
Resistor	$120 k\Omega$	1
Capacitor	390pF	3

Table 1: List of components used in task 1.

2 Task 2

In an ideal current source, the output current is independent of the voltage across the terminals. I.e. the current source maintains the same current throughout the circuit, despite changes to V_{DS} .

A Field-Effect Transistor (FET) operating in the saturation region exhibits the same characteristics as an ideal current source. This can be seen from the I_D vs V_{DS} curve in the saturation region, where the current is almost constant. This is because V_{DS} approxing the saturation region is high enough that it has maxed out the number of charge carriers that can contribute to current flow, making the gate voltage the primarily factor to the current flow.

In the plot, the curve will flatten out in this region. In a practical FET, the curve will not be completely flat (indicating that the current is not completely constant), but it will give a good approximation of an ideal current source.




Figure 1: Screencapture of the circuit in figure 1 c) from the lab manual simulated in Cadence.

The bias current is implementet as a current mirror, consisting of M2 and I4, which sets the current that flows through MNMOS.

Adding a voltage cascode




Figure 2: Screencapture of the circuit in figure 1 d) from the lab manual simulated in Cadence.




Figure 3: Screencapture of the circuit in figure 1 d) from the lab manual simulated in Cadence.




Figure 4: Screencapture of the DC sweep of both circuits in figure 1 d).