

---

# MCUXpresso SDK API Reference Manual

**NXP Semiconductors**

Document Number: MCUXSDKAPIRM  
Rev. 0  
Jan 2021



# Contents

Chapter [Introduction](#)

Chapter [Trademarks](#)

Chapter [Architectural Overview](#)

Chapter [Driver errors status](#)

Chapter [Deprecated List](#)

Chapter [Clock Driver](#)

<b>6.1</b>	<b>Overview</b>	<b>12</b>
<b>6.2</b>	<b>Data Structure Documentation</b>	<b>21</b>
6.2.1	struct sim_clock_config_t	21
6.2.2	struct oscr_config_t	22
6.2.3	struct osc_config_t	22
6.2.4	struct mcg_pll_config_t	23
6.2.5	struct mcg_config_t	23
<b>6.3</b>	<b>Macro Definition Documentation</b>	<b>24</b>
6.3.1	MCG_CONFIG_CHECK_PARAM	24
6.3.2	FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL	25
6.3.3	FSL_CLOCK_DRIVER_VERSION	25
6.3.4	MCG_INTERNAL_IRC_48M	25
6.3.5	DMAMUX_CLOCKS	25
6.3.6	RTC_CLOCKS	25
6.3.7	ENET_CLOCKS	25
6.3.8	PORT_CLOCKS	26
6.3.9	SAI_CLOCKS	26
6.3.10	FLEXBUS_CLOCKS	26
6.3.11	TSI_CLOCKS	26
6.3.12	LPUART_CLOCKS	26
6.3.13	EWM_CLOCKS	27
6.3.14	PIT_CLOCKS	27
6.3.15	DSPI_CLOCKS	27

# Contents

Section Number	Title	Page Number
6.3.16	LPTMR_CLOCKS . . . . .	27
6.3.17	SDHC_CLOCKS . . . . .	27
6.3.18	FTM_CLOCKS . . . . .	28
6.3.19	EDMA_CLOCKS . . . . .	28
6.3.20	FLEXCAN_CLOCKS . . . . .	28
6.3.21	DAC_CLOCKS . . . . .	28
6.3.22	ADC16_CLOCKS . . . . .	28
6.3.23	SDRAM_CLOCKS . . . . .	29
6.3.24	SYSPMU_CLOCKS . . . . .	29
6.3.25	VREF_CLOCKS . . . . .	29
6.3.26	CMT_CLOCKS . . . . .	29
6.3.27	UART_CLOCKS . . . . .	29
6.3.28	TPM_CLOCKS . . . . .	30
6.3.29	RNGA_CLOCKS . . . . .	30
6.3.30	CRC_CLOCKS . . . . .	30
6.3.31	I2C_CLOCKS . . . . .	30
6.3.32	PDB_CLOCKS . . . . .	30
6.3.33	FTF_CLOCKS . . . . .	31
6.3.34	CMP_CLOCKS . . . . .	31
6.3.35	SYS_CLK . . . . .	31
<b>6.4</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>31</b>
6.4.1	clock_name_t . . . . .	31
6.4.2	clock_usb_src_t . . . . .	32
6.4.3	clock_usb_phy_src_t . . . . .	32
6.4.4	clock_usb_pfd_src_t . . . . .	32
6.4.5	clock_ip_name_t . . . . .	32
6.4.6	osc_mode_t . . . . .	32
6.4.7	_osc_cap_load . . . . .	32
6.4.8	_oscer_enable_mode . . . . .	33
6.4.9	mcg_fll_src_t . . . . .	33
6.4.10	mcg_irc_mode_t . . . . .	33
6.4.11	mcg_dmx32_t . . . . .	33
6.4.12	mcg_drs_t . . . . .	33
6.4.13	mcg_pll_ref_src_t . . . . .	34
6.4.14	mcg_clkout_src_t . . . . .	34
6.4.15	mcg_atm_select_t . . . . .	34
6.4.16	mcg_oscsel_t . . . . .	34
6.4.17	mcg_pll_clk_select_t . . . . .	34
6.4.18	mcg_monitor_mode_t . . . . .	35
6.4.19	anonymous enum . . . . .	35
6.4.20	anonymous enum . . . . .	35
6.4.21	anonymous enum . . . . .	35
6.4.22	anonymous enum . . . . .	36
6.4.23	mcg_mode_t . . . . .	36

# Contents

Section Number	Title	Page Number
<b>6.5</b>	<b>Function Documentation</b>	<b>36</b>
6.5.1	CLOCK_EnableClock	36
6.5.2	CLOCK_DisableClock	36
6.5.3	CLOCK_SetEr32kClock	37
6.5.4	CLOCK_SetSdhc0Clock	37
6.5.5	CLOCK_SetEnetTime0Clock	37
6.5.6	CLOCK_SetRmii0Clock	37
6.5.7	CLOCK_SetLpuartClock	37
6.5.8	CLOCK_SetTpmClock	38
6.5.9	CLOCK_SetTraceClock	38
6.5.10	CLOCK_SetPllFllSelClock	38
6.5.11	CLOCK_SetClkOutClock	38
6.5.12	CLOCK_SetRtcClkOutClock	39
6.5.13	CLOCK_EnableUsbhs0Clock	39
6.5.14	CLOCK_DisableUsbhs0Clock	39
6.5.15	CLOCK_EnableUsbhs0PhyPllClock	39
6.5.16	CLOCK_DisableUsbhs0PhyPllClock	40
6.5.17	CLOCK_EnableUsbhs0PfdClock	40
6.5.18	CLOCK_DisableUsbhs0PfdClock	40
6.5.19	CLOCK_EnableUsbfs0Clock	40
6.5.20	CLOCK_DisableUsbfs0Clock	41
6.5.21	CLOCK_SetOutDiv	41
6.5.22	CLOCK_GetFreq	41
6.5.23	CLOCK_GetCoreSysClkFreq	42
6.5.24	CLOCK_GetPlatClkFreq	42
6.5.25	CLOCK_GetBusClkFreq	42
6.5.26	CLOCK_GetFlexBusClkFreq	42
6.5.27	CLOCK_GetFlashClkFreq	42
6.5.28	CLOCK_GetPllFllSelClkFreq	43
6.5.29	CLOCK_GetEr32kClkFreq	43
6.5.30	CLOCK_GetOsc0ErClkFreq	43
6.5.31	CLOCK_GetOsc0ErClkDivFreq	43
6.5.32	CLOCK_GetOsc0ErClkUndivFreq	43
6.5.33	CLOCK_SetSimConfig	43
6.5.34	CLOCK_SetSimSafeDivs	44
6.5.35	CLOCK_GetOutClkFreq	44
6.5.36	CLOCK_GetFllFreq	44
6.5.37	CLOCK_GetInternalRefClkFreq	44
6.5.38	CLOCK_GetFixedFreqClkFreq	45
6.5.39	CLOCK_GetPll0Freq	45
6.5.40	CLOCK_GetExtPllFreq	45
6.5.41	CLOCK_SetExtPllFreq	45
6.5.42	CLOCK_SetLowPowerEnable	45
6.5.43	CLOCK_SetInternalRefClkConfig	46
6.5.44	CLOCK_SetExternalRefClkConfig	46

# Contents

Section Number	Title	Page Number
6.5.45	CLOCK_SetFlExtRefDiv . . . . .	47
6.5.46	CLOCK_EnablePll0 . . . . .	47
6.5.47	CLOCK_DisablePll0 . . . . .	47
6.5.48	CLOCK_CalcPllDiv . . . . .	47
6.5.49	CLOCK_SetPllClkSel . . . . .	48
6.5.50	CLOCK_SetOsc0MonitorMode . . . . .	48
6.5.51	CLOCK_SetRtcOscMonitorMode . . . . .	48
6.5.52	CLOCK_SetPll0MonitorMode . . . . .	48
6.5.53	CLOCK_SetExtPllMonitorMode . . . . .	49
6.5.54	CLOCK_GetStatusFlags . . . . .	49
6.5.55	CLOCK_ClearStatusFlags . . . . .	49
6.5.56	OSC_SetExtRefClkConfig . . . . .	50
6.5.57	OSC_SetCapLoad . . . . .	50
6.5.58	CLOCK_InitOsc0 . . . . .	50
6.5.59	CLOCK_DeinitOsc0 . . . . .	51
6.5.60	CLOCK_SetXtal0Freq . . . . .	51
6.5.61	CLOCK_SetXtal32Freq . . . . .	51
6.5.62	CLOCK_SetSlowIrcFreq . . . . .	51
6.5.63	CLOCK_SetFastIrcFreq . . . . .	51
6.5.64	CLOCK_TrimInternalRefClk . . . . .	52
6.5.65	CLOCK_GetMode . . . . .	52
6.5.66	CLOCK_SetFeiMode . . . . .	52
6.5.67	CLOCK_SetFeeMode . . . . .	53
6.5.68	CLOCK_SetFbiMode . . . . .	54
6.5.69	CLOCK_SetFbeMode . . . . .	55
6.5.70	CLOCK_SetBlpiMode . . . . .	56
6.5.71	CLOCK_SetBlpeMode . . . . .	57
6.5.72	CLOCK_SetPbeMode . . . . .	57
6.5.73	CLOCK_SetPeeMode . . . . .	58
6.5.74	CLOCK_ExternalModeToFbeModeQuick . . . . .	58
6.5.75	CLOCK_InternalModeToFbiModeQuick . . . . .	58
6.5.76	CLOCK_BootToFeiMode . . . . .	59
6.5.77	CLOCK_BootToFeeMode . . . . .	59
6.5.78	CLOCK_BootToBlpiMode . . . . .	60
6.5.79	CLOCK_BootToBlpeMode . . . . .	60
6.5.80	CLOCK_BootToPeeMode . . . . .	61
6.5.81	CLOCK_SetMcgConfig . . . . .	61
<b>6.6</b>	<b>Variable Documentation . . . . .</b>	<b>62</b>
6.6.1	g_xtal0Freq . . . . .	62
6.6.2	g_xtal32Freq . . . . .	62
<b>6.7</b>	<b>Multipurpose Clock Generator (MCG) . . . . .</b>	<b>63</b>
6.7.1	Function description . . . . .	63
6.7.2	Typical use case . . . . .	65

# Contents

Section Number	Title	Page Number
6.7.3	Code Configuration Option . . . . .	68
<b>Chapter</b>	<b>ADC16: 16-bit SAR Analog-to-Digital Converter Driver</b>	
<b>7.1</b>	<b>Overview . . . . .</b>	<b>69</b>
<b>7.2</b>	<b>Typical use case . . . . .</b>	<b>69</b>
7.2.1	Polling Configuration . . . . .	69
7.2.2	Interrupt Configuration . . . . .	69
<b>7.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>72</b>
7.3.1	struct adc16_config_t . . . . .	72
7.3.2	struct adc16_hardware_compare_config_t . . . . .	73
7.3.3	struct adc16_channel_config_t . . . . .	73
<b>7.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>74</b>
7.4.1	FSL_ADC16_DRIVER_VERSION . . . . .	74
<b>7.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>74</b>
7.5.1	_adc16_channel_status_flags . . . . .	74
7.5.2	_adc16_status_flags . . . . .	74
7.5.3	adc16_channel_mux_mode_t . . . . .	74
7.5.4	adc16_clock_divider_t . . . . .	75
7.5.5	adc16_resolution_t . . . . .	75
7.5.6	adc16_clock_source_t . . . . .	75
7.5.7	adc16_long_sample_mode_t . . . . .	75
7.5.8	adc16_reference_voltage_source_t . . . . .	76
7.5.9	adc16_hardware_average_mode_t . . . . .	76
7.5.10	adc16_hardware_compare_mode_t . . . . .	76
<b>7.6</b>	<b>Function Documentation . . . . .</b>	<b>76</b>
7.6.1	ADC16_Init . . . . .	76
7.6.2	ADC16_Deinit . . . . .	77
7.6.3	ADC16_GetDefaultConfig . . . . .	77
7.6.4	ADC16_DoAutoCalibration . . . . .	77
7.6.5	ADC16_SetOffsetValue . . . . .	78
7.6.6	ADC16_EnableDMA . . . . .	78
7.6.7	ADC16_EnableHardwareTrigger . . . . .	78
7.6.8	ADC16_SetChannelMuxMode . . . . .	79
7.6.9	ADC16_SetHardwareCompareConfig . . . . .	79
7.6.10	ADC16_SetHardwareAverage . . . . .	79
7.6.11	ADC16_GetStatusFlags . . . . .	80
7.6.12	ADC16_ClearStatusFlags . . . . .	80
7.6.13	ADC16_SetChannelConfig . . . . .	80
7.6.14	ADC16_GetChannelConversionValue . . . . .	82

# Contents

Section Number	Title	Page Number
7.6.15	ADC16_GetChannelStatusFlags . . . . .	82
<b>Chapter</b>	<b>CACHE: LMEM CACHE Memory Controller</b>	
<b>8.1</b>	<b>Function groups . . . . .</b>	<b>83</b>
8.1.1	L1 CACHE Operation . . . . .	83
<b>Chapter</b>	<b>CMP: Analog Comparator Driver</b>	
<b>9.1</b>	<b>Overview . . . . .</b>	<b>84</b>
<b>9.2</b>	<b>Typical use case . . . . .</b>	<b>84</b>
9.2.1	Polling Configuration . . . . .	84
9.2.2	Interrupt Configuration . . . . .	84
<b>9.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>86</b>
9.3.1	struct cmp_config_t . . . . .	86
9.3.2	struct cmp_filter_config_t . . . . .	86
9.3.3	struct cmp_dac_config_t . . . . .	87
<b>9.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>87</b>
9.4.1	FSL_CMP_DRIVER_VERSION . . . . .	87
<b>9.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>87</b>
9.5.1	_cmp_interrupt_enable . . . . .	87
9.5.2	_cmp_status_flags . . . . .	88
9.5.3	cmp_hysteresis_mode_t . . . . .	88
9.5.4	cmp_reference_voltage_source_t . . . . .	88
<b>9.6</b>	<b>Function Documentation . . . . .</b>	<b>88</b>
9.6.1	CMP_Init . . . . .	88
9.6.2	CMP_Deinit . . . . .	89
9.6.3	CMP_Enable . . . . .	89
9.6.4	CMP_GetDefaultConfig . . . . .	89
9.6.5	CMP_SetInputChannels . . . . .	90
9.6.6	CMP_EnableDMA . . . . .	90
9.6.7	CMP_EnableWindowMode . . . . .	90
9.6.8	CMP_EnablePassThroughMode . . . . .	91
9.6.9	CMP_SetFilterConfig . . . . .	91
9.6.10	CMP_SetDACConfig . . . . .	91
9.6.11	CMP_EnableInterrupts . . . . .	91
9.6.12	CMP_DisableInterrupts . . . . .	92
9.6.13	CMP_GetStatusFlags . . . . .	92
9.6.14	CMP_ClearStatusFlags . . . . .	92

# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>CMT: Carrier Modulator Transmitter Driver</b>	
<b>10.1</b>	<b>Overview</b>	<b>93</b>
<b>10.2</b>	<b>Clock formulas</b>	<b>93</b>
<b>10.3</b>	<b>Typical use case</b>	<b>93</b>
<b>10.4</b>	<b>Data Structure Documentation</b>	<b>95</b>
10.4.1	struct cmt_modulate_config_t	95
10.4.2	struct cmt_config_t	96
<b>10.5</b>	<b>Macro Definition Documentation</b>	<b>97</b>
10.5.1	FSL_CMT_DRIVER_VERSION	97
<b>10.6</b>	<b>Enumeration Type Documentation</b>	<b>97</b>
10.6.1	cmt_mode_t	97
10.6.2	cmt_primary_clkdiv_t	97
10.6.3	cmt_second_clkdiv_t	97
10.6.4	cmt_infrared_output_polarity_t	98
10.6.5	cmt_infrared_output_state_t	98
10.6.6	_cmt_interrupt_enable	98
<b>10.7</b>	<b>Function Documentation</b>	<b>98</b>
10.7.1	CMT_GetDefaultConfig	98
10.7.2	CMT_Init	99
10.7.3	CMT_Deinit	99
10.7.4	CMT_SetMode	99
10.7.5	CMT_GetMode	99
10.7.6	CMT_GetCMTFrequency	100
10.7.7	CMT_SetCarrirGenerateCountOne	100
10.7.8	CMT_SetCarrirGenerateCountTwo	101
10.7.9	CMT_SetModulateMarkSpace	101
10.7.10	CMT_EnableExtendedSpace	101
10.7.11	CMT_SetIroState	102
10.7.12	CMT_EnableInterrupts	102
10.7.13	CMT_DisableInterrupts	102
10.7.14	CMT_GetStatusFlags	103
<b>Chapter</b>	<b>Common Driver</b>	
<b>11.1</b>	<b>Overview</b>	<b>104</b>
<b>11.2</b>	<b>Macro Definition Documentation</b>	<b>109</b>
11.2.1	MAKE_STATUS	109
11.2.2	MAKE_VERSION	109



# Contents

Section Number	Title	Page Number
11.2.3	FSL_COMMON_DRIVER_VERSION . . . . .	109
11.2.4	DEBUG_CONSOLE_DEVICE_TYPE_NONE . . . . .	109
11.2.5	DEBUG_CONSOLE_DEVICE_TYPE_UART . . . . .	109
11.2.6	DEBUG_CONSOLE_DEVICE_TYPE_LPUART . . . . .	109
11.2.7	DEBUG_CONSOLE_DEVICE_TYPE_LPSCI . . . . .	109
11.2.8	DEBUG_CONSOLE_DEVICE_TYPE_USBCDC . . . . .	109
11.2.9	DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM . . . . .	109
11.2.10	DEBUG_CONSOLE_DEVICE_TYPE_IUART . . . . .	109
11.2.11	DEBUG_CONSOLE_DEVICE_TYPE_VUSART . . . . .	109
11.2.12	DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART . . . . .	109
11.2.13	DEBUG_CONSOLE_DEVICE_TYPE_SWO . . . . .	109
11.2.14	ARRAY_SIZE . . . . .	109
<b>11.3</b>	<b>Typedef Documentation . . . . .</b>	<b>109</b>
11.3.1	status_t . . . . .	109
<b>11.4</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>109</b>
11.4.1	_status_groups . . . . .	109
11.4.2	anonymous enum . . . . .	112
<b>11.5</b>	<b>Function Documentation . . . . .</b>	<b>112</b>
11.5.1	EnableIRQ . . . . .	112
11.5.2	DisableIRQ . . . . .	113
11.5.3	DisableGlobalIRQ . . . . .	113
11.5.4	EnableGlobalIRQ . . . . .	113
11.5.5	SDK_Malloc . . . . .	114
11.5.6	SDK_Free . . . . .	114
11.5.7	SDK_DelayAtLeastUs . . . . .	114
<b>Chapter</b>	<b>CRC: Cyclic Redundancy Check Driver</b>	
<b>12.1</b>	<b>Overview . . . . .</b>	<b>115</b>
<b>12.2</b>	<b>CRC Driver Initialization and Configuration . . . . .</b>	<b>115</b>
<b>12.3</b>	<b>CRC Write Data . . . . .</b>	<b>115</b>
<b>12.4</b>	<b>CRC Get Checksum . . . . .</b>	<b>115</b>
<b>12.5</b>	<b>Comments about API usage in RTOS . . . . .</b>	<b>116</b>
<b>12.6</b>	<b>Data Structure Documentation . . . . .</b>	<b>117</b>
12.6.1	struct crc_config_t . . . . .	117
<b>12.7</b>	<b>Macro Definition Documentation . . . . .</b>	<b>118</b>
12.7.1	FSL_CRC_DRIVER_VERSION . . . . .	118

# Contents

Section Number	Title	Page Number
12.7.2	CRC_DRIVER_USE_CRC16_CCIT_FALSE_AS_DEFAULT . . . . .	118
<b>12.8</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>118</b>
12.8.1	crc_bits_t . . . . .	118
12.8.2	crc_result_t . . . . .	118
<b>12.9</b>	<b>Function Documentation . . . . .</b>	<b>118</b>
12.9.1	CRC_Init . . . . .	118
12.9.2	CRC_Deinit . . . . .	119
12.9.3	CRC_GetDefaultConfig . . . . .	119
12.9.4	CRC_WriteData . . . . .	119
12.9.5	CRC_Get32bitResult . . . . .	120
12.9.6	CRC_Get16bitResult . . . . .	120
<b>Chapter</b>	<b>DAC: Digital-to-Analog Converter Driver</b>	
<b>13.1</b>	<b>Overview . . . . .</b>	<b>121</b>
<b>13.2</b>	<b>Typical use case . . . . .</b>	<b>121</b>
13.2.1	Working as a basic DAC without the hardware buffer feature . . . . .	121
13.2.2	Working with the hardware buffer . . . . .	121
<b>13.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>123</b>
13.3.1	struct dac_config_t . . . . .	123
13.3.2	struct dac_buffer_config_t . . . . .	123
<b>13.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>124</b>
13.4.1	FSL_DAC_DRIVER_VERSION . . . . .	124
<b>13.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>124</b>
13.5.1	_dac_buffer_status_flags . . . . .	124
13.5.2	_dac_buffer_interrupt_enable . . . . .	124
13.5.3	dac_reference_voltage_source_t . . . . .	124
13.5.4	dac_buffer_trigger_mode_t . . . . .	125
13.5.5	dac_buffer_watermark_t . . . . .	125
13.5.6	dac_buffer_work_mode_t . . . . .	125
<b>13.6</b>	<b>Function Documentation . . . . .</b>	<b>125</b>
13.6.1	DAC_Init . . . . .	125
13.6.2	DAC_Deinit . . . . .	125
13.6.3	DAC_GetDefaultConfig . . . . .	126
13.6.4	DAC_Enable . . . . .	126
13.6.5	DAC_EnableBuffer . . . . .	126
13.6.6	DAC_SetBufferConfig . . . . .	126
13.6.7	DAC_GetDefaultBufferConfig . . . . .	127
13.6.8	DAC_EnableBufferDMA . . . . .	127

# Contents

Section Number	Title	Page Number
13.6.9	DAC_SetBufferValue . . . . .	127
13.6.10	DAC_DoSoftwareTriggerBuffer . . . . .	128
13.6.11	DAC_GetBufferReadPointer . . . . .	129
13.6.12	DAC_SetBufferReadPointer . . . . .	129
13.6.13	DAC_EnableBufferInterrupts . . . . .	129
13.6.14	DAC_DisableBufferInterrupts . . . . .	129
13.6.15	DAC_GetBufferStatusFlags . . . . .	130
13.6.16	DAC_ClearBufferStatusFlags . . . . .	130

## Chapter DMAMUX: Direct Memory Access Multiplexer Driver

14.1	Overview . . . . .	131
14.2	Typical use case . . . . .	131
14.2.1	DMAMUX Operation . . . . .	131
14.3	Macro Definition Documentation . . . . .	131
14.3.1	FSL_DMAMUX_DRIVER_VERSION . . . . .	131
14.4	Function Documentation . . . . .	132
14.4.1	DMAMUX_Init . . . . .	132
14.4.2	DMAMUX_Deinit . . . . .	133
14.4.3	DMAMUX_EnableChannel . . . . .	133
14.4.4	DMAMUX_DisableChannel . . . . .	133
14.4.5	DMAMUX_SetSource . . . . .	134
14.4.6	DMAMUX_EnablePeriodTrigger . . . . .	134
14.4.7	DMAMUX_DisablePeriodTrigger . . . . .	134

## Chapter DSPI: Serial Peripheral Interface Driver

15.1	Overview . . . . .	135
15.2	DSPI Driver . . . . .	136
15.2.1	Overview . . . . .	136
15.2.2	Typical use case . . . . .	136
15.2.3	Data Structure Documentation . . . . .	143
15.2.4	Macro Definition Documentation . . . . .	150
15.2.5	Typedef Documentation . . . . .	151
15.2.6	Enumeration Type Documentation . . . . .	152
15.2.7	Function Documentation . . . . .	156
15.2.8	Variable Documentation . . . . .	175

## Chapter eDMA: Enhanced Direct Memory Access (eDMA) Controller Driver

16.1	Overview . . . . .	176
------	--------------------	-----

# Contents

Section Number	Title	Page Number
<b>16.2</b>	<b>Typical use case</b>	<b>176</b>
16.2.1	eDMA Operation	176
<b>16.3</b>	<b>Data Structure Documentation</b>	<b>181</b>
16.3.1	struct edma_config_t	181
16.3.2	struct edma_transfer_config_t	182
16.3.3	struct edma_channel_Preemption_config_t	183
16.3.4	struct edma_minor_offset_config_t	183
16.3.5	struct edma_tcd_t	184
16.3.6	struct edma_handle_t	185
<b>16.4</b>	<b>Macro Definition Documentation</b>	<b>186</b>
16.4.1	FSL_EDMA_DRIVER_VERSION	186
<b>16.5</b>	<b>Typedef Documentation</b>	<b>186</b>
16.5.1	edma_callback	186
<b>16.6</b>	<b>Enumeration Type Documentation</b>	<b>187</b>
16.6.1	edma_transfer_size_t	187
16.6.2	edma_modulo_t	187
16.6.3	edma_bandwidth_t	188
16.6.4	edma_channel_link_type_t	188
16.6.5	anonymous enum	188
16.6.6	anonymous enum	188
16.6.7	edma_interrupt_enable_t	189
16.6.8	edma_transfer_type_t	189
16.6.9	anonymous enum	189
<b>16.7</b>	<b>Function Documentation</b>	<b>189</b>
16.7.1	EDMA_Init	189
16.7.2	EDMA_Deinit	190
16.7.3	EDMA_InstallTCD	190
16.7.4	EDMA_GetDefaultConfig	190
16.7.5	EDMA_EnableContinuousChannelLinkMode	191
16.7.6	EDMA_EnableMinorLoopMapping	191
16.7.7	EDMA_ResetChannel	191
16.7.8	EDMA_SetTransferConfig	192
16.7.9	EDMA_SetMinorOffsetConfig	192
16.7.10	EDMA_SetChannelPreemptionConfig	193
16.7.11	EDMA_SetChannelLink	193
16.7.12	EDMA_SetBandWidth	194
16.7.13	EDMA_SetModulo	194
16.7.14	EDMA_EnableAsyncRequest	195
16.7.15	EDMA_EnableAutoStopRequest	195
16.7.16	EDMA_EnableChannelInterrupts	195

# Contents

Section Number	Title	Page Number
16.7.17	EDMA_DisableChannelInterrupts . . . . .	196
16.7.18	EDMA_SetMajorOffsetConfig . . . . .	197
16.7.19	EDMA_TcdReset . . . . .	197
16.7.20	EDMA_TcdSetTransferConfig . . . . .	197
16.7.21	EDMA_TcdSetMinorOffsetConfig . . . . .	198
16.7.22	EDMA_TcdSetChannelLink . . . . .	198
16.7.23	EDMA_TcdSetBandWidth . . . . .	199
16.7.24	EDMA_TcdSetModulo . . . . .	199
16.7.25	EDMA_TcdEnableAutoStopRequest . . . . .	200
16.7.26	EDMA_TcdEnableInterrupts . . . . .	201
16.7.27	EDMA_TcdDisableInterrupts . . . . .	201
16.7.28	EDMA_TcdSetMajorOffsetConfig . . . . .	201
16.7.29	EDMA_EnableChannelRequest . . . . .	201
16.7.30	EDMA_DisableChannelRequest . . . . .	202
16.7.31	EDMA_TriggerChannelStart . . . . .	202
16.7.32	EDMA_GetRemainingMajorLoopCount . . . . .	202
16.7.33	EDMA_GetErrorStatusFlags . . . . .	203
16.7.34	EDMA_GetChannelStatusFlags . . . . .	203
16.7.35	EDMA_ClearChannelStatusFlags . . . . .	203
16.7.36	EDMA_CreateHandle . . . . .	204
16.7.37	EDMA_InstallTCDDMemory . . . . .	204
16.7.38	EDMA_SetCallback . . . . .	204
16.7.39	EDMA_PrepareTransferConfig . . . . .	205
16.7.40	EDMA_PrepareTransfer . . . . .	205
16.7.41	EDMA_SubmitTransfer . . . . .	206
16.7.42	EDMA_StartTransfer . . . . .	207
16.7.43	EDMA_StopTransfer . . . . .	208
16.7.44	EDMA_AbortTransfer . . . . .	208
16.7.45	EDMA_GetUnusedTCDNumber . . . . .	208
16.7.46	EDMA_GetNextTCDAddress . . . . .	208
16.7.47	EDMA_HandleIRQ . . . . .	209

## Chapter ENET: Ethernet MAC Driver

<b>17.1</b>	<b>Overview . . . . .</b>	<b>210</b>
<b>17.2</b>	<b>Operations of Ethernet MAC Driver . . . . .</b>	<b>210</b>
17.2.1	MII interface Operation . . . . .	210
17.2.2	MAC address filter . . . . .	210
17.2.3	Other Basic control Operations . . . . .	210
17.2.4	Transactional Operation . . . . .	210
17.2.5	PTP IEEE 1588 Feature Operation . . . . .	211
<b>17.3</b>	<b>Typical use case . . . . .</b>	<b>211</b>
17.3.1	ENET Initialization, receive, and transmit operations . . . . .	211

# Contents

Section Number	Title	Page Number
<b>17.4</b>	<b>Data Structure Documentation</b>	<b>218</b>
17.4.1	struct enet_rx_bd_struct_t	218
17.4.2	struct enet_tx_bd_struct_t	219
17.4.3	struct enet_data_error_stats_t	219
17.4.4	struct enet_frame_info_t	220
17.4.5	struct enet_tx_dirty_ring_t	220
17.4.6	struct enet_buffer_config_t	220
17.4.7	struct enet_config_t	222
17.4.8	struct enet_tx_bd_ring_t	224
17.4.9	struct enet_rx_bd_ring_t	225
17.4.10	struct _enet_handle	225
<b>17.5</b>	<b>Macro Definition Documentation</b>	<b>227</b>
17.5.1	FSL_ENET_DRIVER_VERSION	227
17.5.2	ENET_BUFFDESCRIPTOR_RX_EMPTY_MASK	227
17.5.3	ENET_BUFFDESCRIPTOR_RX_SOFTOWNER1_MASK	227
17.5.4	ENET_BUFFDESCRIPTOR_RX_WRAP_MASK	227
17.5.5	ENET_BUFFDESCRIPTOR_RX_SOFTOWNER2_Mask	227
17.5.6	ENET_BUFFDESCRIPTOR_RX_LAST_MASK	227
17.5.7	ENET_BUFFDESCRIPTOR_RX_MISS_MASK	227
17.5.8	ENET_BUFFDESCRIPTOR_RX_BROADCAST_MASK	227
17.5.9	ENET_BUFFDESCRIPTOR_RX_MULTICAST_MASK	227
17.5.10	ENET_BUFFDESCRIPTOR_RX_LENVIOLATE_MASK	227
17.5.11	ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK	227
17.5.12	ENET_BUFFDESCRIPTOR_RX_CRC_MASK	227
17.5.13	ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK	227
17.5.14	ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK	227
17.5.15	ENET_BUFFDESCRIPTOR_TX_READY_MASK	227
17.5.16	ENET_BUFFDESCRIPTOR_TX_SOFTOWENER1_MASK	227
17.5.17	ENET_BUFFDESCRIPTOR_TX_WRAP_MASK	227
17.5.18	ENET_BUFFDESCRIPTOR_TX_SOFTOWENER2_MASK	227
17.5.19	ENET_BUFFDESCRIPTOR_TX_LAST_MASK	227
17.5.20	ENET_BUFFDESCRIPTOR_TX_TRANMITCRC_MASK	227
17.5.21	ENET_BUFFDESCRIPTOR_RX_ERR_MASK	227
17.5.22	ENET_FRAME_MAX_FRAMELEN	228
17.5.23	ENET_FIFO_MIN_RX_FULL	228
17.5.24	ENET_RX_MIN_BUFFERSIZE	228
17.5.25	ENET_PHY_MAXADDRESS	228
17.5.26	ENET_TX_INTERRUPT	228
17.5.27	ENET_RX_INTERRUPT	228
17.5.28	ENET_TS_INTERRUPT	228
17.5.29	ENET_ERR_INTERRUPT	228
17.5.30	ENET_TX_LAST_BD_FLAG	228
17.5.31	ENET_TX_TIMESTAMP_FLAG	228

# Contents

Section Number	Title	Page Number
<b>17.6</b>	<b>Typedef Documentation</b>	<b>229</b>
17.6.1	enet_callback_t	229
17.6.2	enet_isr_t	229
<b>17.7</b>	<b>Enumeration Type Documentation</b>	<b>229</b>
17.7.1	anonymous enum	229
17.7.2	enet_mii_mode_t	229
17.7.3	enet_mii_speed_t	229
17.7.4	enet_mii_duplex_t	229
17.7.5	enet_mii_write_t	230
17.7.6	enet_mii_read_t	230
17.7.7	enet_mii_extend_opcode	230
17.7.8	enet_special_control_flag_t	230
17.7.9	enet_interrupt_enable_t	231
17.7.10	enet_event_t	231
17.7.11	enet_tx_accelerator_t	231
17.7.12	enet_rx_accelerator_t	232
<b>17.8</b>	<b>Function Documentation</b>	<b>232</b>
17.8.1	ENET_GetInstance	232
17.8.2	ENET_GetDefaultConfig	232
17.8.3	ENET_Up	232
17.8.4	ENET_Init	233
17.8.5	ENET_Down	234
17.8.6	ENET_Deinit	234
17.8.7	ENET_Reset	234
17.8.8	ENET_SetMII	235
17.8.9	ENET_SetSMI	235
17.8.10	ENET_GetSMI	235
17.8.11	ENET_ReadSMIData	236
17.8.12	ENET_StartSMIRead	236
17.8.13	ENET_StartSMIWrite	236
17.8.14	ENET_StartExtC45SMIRead	237
17.8.15	ENET_StartExtC45SMIWrite	237
17.8.16	ENET_StartExtC45SMIWriteReg	238
17.8.17	ENET_StartExtC45SMIWriteData	238
17.8.18	ENET_StartExtC45SMIReadData	239
17.8.19	ENET_SetMacAddr	239
17.8.20	ENET_GetMacAddr	240
17.8.21	ENET_AddMulticastGroup	240
17.8.22	ENET_LeaveMulticastGroup	240
17.8.23	ENET_ActiveRead	240
17.8.24	ENET_EnableSleepMode	241
17.8.25	ENET_GetAccelFunction	241
17.8.26	ENET_EnableInterrupts	241

# Contents

Section Number	Title	Page Number
17.8.27	ENET_DisableInterrupts . . . . .	242
17.8.28	ENET_GetInterruptStatus . . . . .	242
17.8.29	ENET_ClearInterruptStatus . . . . .	242
17.8.30	ENET_SetRxISRHandler . . . . .	243
17.8.31	ENET_SetTxISRHandler . . . . .	243
17.8.32	ENET_SetErrISRHandler . . . . .	243
17.8.33	ENET_SetCallback . . . . .	243
17.8.34	ENET_GetRxErrBeforeReadFrame . . . . .	244
17.8.35	ENET_GetRxFrameSize . . . . .	244
17.8.36	ENET_ReadFrame . . . . .	245
17.8.37	ENET_SendFrame . . . . .	246
17.8.38	ENET_SetTxReclaim . . . . .	247
17.8.39	ENET_GetRxBuffer . . . . .	247
17.8.40	ENET_ReleaseRxBuffer . . . . .	248
17.8.41	ENET_SendFrameZeroCopy . . . . .	249
17.8.42	ENET_SetTxBuffer . . . . .	250
17.8.43	ENET_TransmitIRQHandler . . . . .	250
17.8.44	ENET_ReceiveIRQHandler . . . . .	251
17.8.45	ENET_ErrorIRQHandler . . . . .	252
17.8.46	ENET_CommonFrame0IRQHandler . . . . .	252
<b>17.9</b>	<b>Variable Documentation . . . . .</b>	<b>252</b>
17.9.1	s_enetClock . . . . .	252
<b>Chapter</b>	<b>EWM: External Watchdog Monitor Driver</b>	
<b>18.1</b>	<b>Overview . . . . .</b>	<b>253</b>
<b>18.2</b>	<b>Typical use case . . . . .</b>	<b>253</b>
<b>18.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>254</b>
18.3.1	struct ewm_config_t . . . . .	254
<b>18.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>254</b>
18.4.1	FSL_EWM_DRIVER_VERSION . . . . .	254
<b>18.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>254</b>
18.5.1	_ewm_interrupt_enable_t . . . . .	254
18.5.2	_ewm_status_flags_t . . . . .	254
<b>18.6</b>	<b>Function Documentation . . . . .</b>	<b>255</b>
18.6.1	EWM_Init . . . . .	255
18.6.2	EWM_Deinit . . . . .	255
18.6.3	EWM_GetDefaultConfig . . . . .	255
18.6.4	EWM_EnableInterrupts . . . . .	256
18.6.5	EWM_DisableInterrupts . . . . .	256



# Contents

Section Number	Title	Page Number
18.6.6	EWM_GetStatusFlags . . . . .	256
18.6.7	EWM_Refresh . . . . .	257
<b>Chapter</b>	<b>C90TFS Flash Driver</b>	
<b>19.1</b>	<b>Overview . . . . .</b>	<b>258</b>
<b>19.2</b>	<b>Ftftx FLASH Driver . . . . .</b>	<b>259</b>
19.2.1	Overview . . . . .	259
19.2.2	Data Structure Documentation . . . . .	262
19.2.3	Macro Definition Documentation . . . . .	263
19.2.4	Enumeration Type Documentation . . . . .	263
19.2.5	Function Documentation . . . . .	264
<b>19.3</b>	<b>Ftftx CACHE Driver . . . . .</b>	<b>282</b>
19.3.1	Overview . . . . .	282
19.3.2	Data Structure Documentation . . . . .	282
19.3.3	Enumeration Type Documentation . . . . .	283
19.3.4	Function Documentation . . . . .	283
<b>19.4</b>	<b>Ftftx FLEXNVM Driver . . . . .</b>	<b>286</b>
19.4.1	Overview . . . . .	286
19.4.2	Data Structure Documentation . . . . .	288
19.4.3	Enumeration Type Documentation . . . . .	288
19.4.4	Function Documentation . . . . .	289
<b>19.5</b>	<b>ftfx feature . . . . .</b>	<b>305</b>
19.5.1	Overview . . . . .	305
19.5.2	Macro Definition Documentation . . . . .	305
19.5.3	ftfx adapter . . . . .	306
<b>19.6</b>	<b>ftfx controller . . . . .</b>	<b>307</b>
19.6.1	Overview . . . . .	307
19.6.2	Data Structure Documentation . . . . .	311
19.6.3	Macro Definition Documentation . . . . .	314
19.6.4	Enumeration Type Documentation . . . . .	314
19.6.5	Function Documentation . . . . .	316
19.6.6	ftfx utilities . . . . .	333
<b>Chapter</b>	<b>FlexBus: External Bus Interface Driver</b>	
<b>20.1</b>	<b>Overview . . . . .</b>	<b>334</b>
<b>20.2</b>	<b>FlexBus functional operation . . . . .</b>	<b>334</b>
<b>20.3</b>	<b>Typical use case and example . . . . .</b>	<b>334</b>

# Contents

Section Number	Title	Page Number
<b>20.4</b>	<b>Data Structure Documentation</b>	<b>336</b>
20.4.1	struct flexbus_config_t	336
<b>20.5</b>	<b>Macro Definition Documentation</b>	<b>337</b>
20.5.1	FSL_FLEXBUS_DRIVER_VERSION	337
<b>20.6</b>	<b>Enumeration Type Documentation</b>	<b>337</b>
20.6.1	flexbus_port_size_t	337
20.6.2	flexbus_write_address_hold_t	337
20.6.3	flexbus_read_address_hold_t	337
20.6.4	flexbus_address_setup_t	338
20.6.5	flexbus_bytelane_shift_t	338
20.6.6	flexbus_multiplex_group1_t	338
20.6.7	flexbus_multiplex_group2_t	338
20.6.8	flexbus_multiplex_group3_t	339
20.6.9	flexbus_multiplex_group4_t	339
20.6.10	flexbus_multiplex_group5_t	339
<b>20.7</b>	<b>Function Documentation</b>	<b>339</b>
20.7.1	FLEXBUS_Init	339
20.7.2	FLEXBUS_Deinit	340
20.7.3	FLEXBUS_GetDefaultConfig	340
<b>Chapter</b>	<b>FlexCAN: Flex Controller Area Network Driver</b>	
<b>21.1</b>	<b>Overview</b>	<b>341</b>
<b>21.2</b>	<b>FlexCAN Driver</b>	<b>342</b>
21.2.1	Overview	342
21.2.2	Typical use case	342
21.2.3	Data Structure Documentation	350
21.2.4	Macro Definition Documentation	355
21.2.5	Typedef Documentation	360
21.2.6	Enumeration Type Documentation	360
21.2.7	Function Documentation	363
<b>Chapter</b>	<b>FTM: FlexTimer Driver</b>	
<b>22.1</b>	<b>Overview</b>	<b>378</b>
<b>22.2</b>	<b>Function groups</b>	<b>378</b>
22.2.1	Initialization and deinitialization	378
22.2.2	PWM Operations	378
22.2.3	Input capture operations	378
22.2.4	Output compare operations	379

# Contents

Section Number	Title	Page Number
22.2.5	Quad decode . . . . .	379
22.2.6	Fault operation . . . . .	379
<b>22.3</b>	<b>Register Update . . . . .</b>	<b>379</b>
<b>22.4</b>	<b>Typical use case . . . . .</b>	<b>380</b>
22.4.1	PWM output . . . . .	380
<b>22.5</b>	<b>Data Structure Documentation . . . . .</b>	<b>386</b>
22.5.1	struct ftm_chnl_pwm_signal_param_t . . . . .	386
22.5.2	struct ftm_chnl_pwm_config_param_t . . . . .	387
22.5.3	struct ftm_dual_edge_capture_param_t . . . . .	388
22.5.4	struct ftm_phase_params_t . . . . .	388
22.5.5	struct ftm_fault_param_t . . . . .	388
22.5.6	struct ftm_config_t . . . . .	388
<b>22.6</b>	<b>Macro Definition Documentation . . . . .</b>	<b>390</b>
22.6.1	FSL_FTM_DRIVER_VERSION . . . . .	390
<b>22.7</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>390</b>
22.7.1	ftm_chnl_t . . . . .	390
22.7.2	ftm_fault_input_t . . . . .	390
22.7.3	ftm_pwm_mode_t . . . . .	390
22.7.4	ftm_pwm_level_select_t . . . . .	391
22.7.5	ftm_output_compare_mode_t . . . . .	391
22.7.6	ftm_input_capture_edge_t . . . . .	391
22.7.7	ftm_dual_edge_capture_mode_t . . . . .	391
22.7.8	ftm_quad_decode_mode_t . . . . .	391
22.7.9	ftm_phase_polarity_t . . . . .	392
22.7.10	ftm_deadtime_prescale_t . . . . .	392
22.7.11	ftm_clock_source_t . . . . .	392
22.7.12	ftm_clock_prescale_t . . . . .	392
22.7.13	ftm_bdm_mode_t . . . . .	392
22.7.14	ftm_fault_mode_t . . . . .	393
22.7.15	ftm_external_trigger_t . . . . .	393
22.7.16	ftm_pwm_sync_method_t . . . . .	393
22.7.17	ftm_reload_point_t . . . . .	394
22.7.18	ftm_interrupt_enable_t . . . . .	394
22.7.19	ftm_status_flags_t . . . . .	394
22.7.20	anonymous enum . . . . .	395
<b>22.8</b>	<b>Function Documentation . . . . .</b>	<b>395</b>
22.8.1	FTM_Init . . . . .	395
22.8.2	FTM_Deinit . . . . .	396
22.8.3	FTM_GetDefaultConfig . . . . .	396
22.8.4	FTM_SetupPwm . . . . .	396

# Contents

Section Number	Title	Page Number
22.8.5	FTM_UpdatePwmDutycycle . . . . .	397
22.8.6	FTM_UpdateChnlEdgeLevelSelect . . . . .	397
22.8.7	FTM_SetupPwmMode . . . . .	398
22.8.8	FTM_SetupInputCapture . . . . .	398
22.8.9	FTM_SetupOutputCompare . . . . .	399
22.8.10	FTM_SetupDualEdgeCapture . . . . .	399
22.8.11	FTM_SetupFaultInput . . . . .	400
22.8.12	FTM_EnableInterrupts . . . . .	400
22.8.13	FTM_DisableInterrupts . . . . .	400
22.8.14	FTM_GetEnabledInterrupts . . . . .	400
22.8.15	FTM_GetStatusFlags . . . . .	401
22.8.16	FTM_ClearStatusFlags . . . . .	401
22.8.17	FTM_SetTimerPeriod . . . . .	401
22.8.18	FTM_GetCurrentTimerCount . . . . .	402
22.8.19	FTM_StartTimer . . . . .	402
22.8.20	FTM_StopTimer . . . . .	402
22.8.21	FTM_SetSoftwareCtrlEnable . . . . .	403
22.8.22	FTM_SetSoftwareCtrlVal . . . . .	403
22.8.23	FTM_SetGlobalTimeBaseOutputEnable . . . . .	403
22.8.24	FTM_SetOutputMask . . . . .	403
22.8.25	FTM_SetFaultControlEnable . . . . .	404
22.8.26	FTM_SetDeadTimeEnable . . . . .	404
22.8.27	FTM_SetComplementaryEnable . . . . .	404
22.8.28	FTM_SetInvertEnable . . . . .	405
22.8.29	FTM_SetupQuadDecode . . . . .	405
22.8.30	FTM_GetQuadDecoderFlags . . . . .	405
22.8.31	FTM_SetQuadDecoderModuloValue . . . . .	406
22.8.32	FTM_GetQuadDecoderCounterValue . . . . .	407
22.8.33	FTM_ClearQuadDecoderCounterValue . . . . .	407
22.8.34	FTM_SetSoftwareTrigger . . . . .	407
22.8.35	FTM_SetWriteProtection . . . . .	407
22.8.36	FTM_EnableDmaTransfer . . . . .	408

## Chapter GPIO: General-Purpose Input/Output Driver

23.1	Overview . . . . .	409
23.2	Data Structure Documentation . . . . .	409
23.2.1	struct gpio_pin_config_t . . . . .	409
23.3	Macro Definition Documentation . . . . .	410
23.3.1	FSL_GPIO_DRIVER_VERSION . . . . .	410
23.4	Enumeration Type Documentation . . . . .	410
23.4.1	gpio_pin_direction_t . . . . .	410

# Contents

Section Number	Title	Page Number
<b>23.5</b>	<b>GPIO Driver</b>	<b>411</b>
23.5.1	Overview	411
23.5.2	Typical use case	411
23.5.3	Function Documentation	412
<b>23.6</b>	<b>FGPIO Driver</b>	<b>415</b>
23.6.1	Typical use case	415
<b>Chapter</b>	<b>I2C: Inter-Integrated Circuit Driver</b>	
<b>24.1</b>	<b>Overview</b>	<b>416</b>
<b>24.2</b>	<b>I2C Driver</b>	<b>417</b>
24.2.1	Overview	417
24.2.2	Typical use case	417
24.2.3	Data Structure Documentation	422
24.2.4	Macro Definition Documentation	426
24.2.5	Typedef Documentation	426
24.2.6	Enumeration Type Documentation	426
24.2.7	Function Documentation	428
<b>Chapter</b>	<b>LLWU: Low-Leakage Wakeup Unit Driver</b>	
<b>25.1</b>	<b>Overview</b>	<b>442</b>
<b>25.2</b>	<b>External wakeup pins configurations</b>	<b>442</b>
<b>25.3</b>	<b>Internal wakeup modules configurations</b>	<b>442</b>
<b>25.4</b>	<b>Digital pin filter for external wakeup pin configurations</b>	<b>442</b>
<b>25.5</b>	<b>Data Structure Documentation</b>	<b>443</b>
25.5.1	struct llwu_external_pin_filter_mode_t	443
<b>25.6</b>	<b>Macro Definition Documentation</b>	<b>443</b>
25.6.1	FSL_LLWU_DRIVER_VERSION	443
<b>25.7</b>	<b>Enumeration Type Documentation</b>	<b>443</b>
25.7.1	llwu_external_pin_mode_t	443
25.7.2	llwu_pin_filter_mode_t	444
<b>25.8</b>	<b>Function Documentation</b>	<b>444</b>
25.8.1	LLWU_SetExternalWakeupPinMode	444
25.8.2	LLWU_GetExternalWakeupPinFlag	444
25.8.3	LLWU_ClearExternalWakeupPinFlag	445
25.8.4	LLWU_EnableInternalModuleInterruptWakup	446

# Contents

Section Number	Title	Page Number
25.8.5	LLWU_GetInternalWakeupModuleFlag . . . . .	446
25.8.6	LLWU_SetPinFilterMode . . . . .	446
25.8.7	LLWU_GetPinFilterFlag . . . . .	447
25.8.8	LLWU_ClearPinFilterFlag . . . . .	447
<b>Chapter</b>	<b>LMEM: Local Memory Controller Cache Control Driver</b>	
<b>26.1</b>	<b>Overview . . . . .</b>	<b>448</b>
<b>26.2</b>	<b>Descriptions . . . . .</b>	<b>448</b>
<b>26.3</b>	<b>Function groups . . . . .</b>	<b>448</b>
26.3.1	Local Memory Processor Code Bus Cache Control . . . . .	448
26.3.2	Local Memory Processor System Bus Cache Control . . . . .	449
<b>26.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>452</b>
26.4.1	FSL_LMEM_DRIVER_VERSION . . . . .	452
26.4.2	LMEM_CACHE_LINE_SIZE . . . . .	452
26.4.3	LMEM_CACHE_SIZE_ONEMWAY . . . . .	452
<b>26.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>452</b>
26.5.1	lmem_cache_mode_t . . . . .	452
26.5.2	lmem_cache_region_t . . . . .	452
26.5.3	lmem_cache_line_command_t . . . . .	453
<b>26.6</b>	<b>Function Documentation . . . . .</b>	<b>453</b>
26.6.1	LMEM_EnableCodeCache . . . . .	453
26.6.2	LMEM_EnableCodeWriteBuffer . . . . .	453
26.6.3	LMEM_CodeCacheInvalidateAll . . . . .	453
26.6.4	LMEM_CodeCachePushAll . . . . .	454
26.6.5	LMEM_CodeCacheClearAll . . . . .	454
26.6.6	LMEM_CodeCacheInvalidateLine . . . . .	454
26.6.7	LMEM_CodeCacheInvalidateMultiLines . . . . .	455
26.6.8	LMEM_CodeCachePushLine . . . . .	455
26.6.9	LMEM_CodeCachePushMultiLines . . . . .	455
26.6.10	LMEM_CodeCacheClearLine . . . . .	456
26.6.11	LMEM_CodeCacheClearMultiLines . . . . .	456
26.6.12	LMEM_CodeCacheDemoteRegion . . . . .	457
<b>Chapter</b>	<b>LPTMR: Low-Power Timer</b>	
<b>27.1</b>	<b>Overview . . . . .</b>	<b>458</b>
<b>27.2</b>	<b>Function groups . . . . .</b>	<b>458</b>
27.2.1	Initialization and deinitialization . . . . .	458
27.2.2	Timer period Operations . . . . .	458

# Contents

Section Number	Title	Page Number
27.2.3	Start and Stop timer operations . . . . .	458
27.2.4	Status . . . . .	459
27.2.5	Interrupt . . . . .	459
<b>27.3</b>	<b>Typical use case . . . . .</b>	<b>459</b>
27.3.1	LPTMR tick example . . . . .	459
<b>27.4</b>	<b>Data Structure Documentation . . . . .</b>	<b>461</b>
27.4.1	struct lptmr_config_t . . . . .	461
<b>27.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>462</b>
27.5.1	lptmr_pin_select_t . . . . .	462
27.5.2	lptmr_pin_polarity_t . . . . .	462
27.5.3	lptmr_timer_mode_t . . . . .	462
27.5.4	lptmr_prescaler_glitch_value_t . . . . .	462
27.5.5	lptmr_prescaler_clock_select_t . . . . .	463
27.5.6	lptmr_interrupt_enable_t . . . . .	463
27.5.7	lptmr_status_flags_t . . . . .	463
<b>27.6</b>	<b>Function Documentation . . . . .</b>	<b>463</b>
27.6.1	LPTMR_Init . . . . .	463
27.6.2	LPTMR_Deinit . . . . .	464
27.6.3	LPTMR_GetDefaultConfig . . . . .	464
27.6.4	LPTMR_EnableInterrupts . . . . .	464
27.6.5	LPTMR_DisableInterrupts . . . . .	464
27.6.6	LPTMR_GetEnabledInterrupts . . . . .	465
27.6.7	LPTMR_GetStatusFlags . . . . .	465
27.6.8	LPTMR_ClearStatusFlags . . . . .	465
27.6.9	LPTMR_SetTimerPeriod . . . . .	466
27.6.10	LPTMR_GetCurrentTimerCount . . . . .	466
27.6.11	LPTMR_StartTimer . . . . .	466
27.6.12	LPTMR_StopTimer . . . . .	467
<b>Chapter</b>	<b>LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver</b>	
<b>28.1</b>	<b>Overview . . . . .</b>	<b>468</b>
<b>28.2</b>	<b>LPUART Driver . . . . .</b>	<b>469</b>
28.2.1	Overview . . . . .	469
28.2.2	Typical use case . . . . .	469
28.2.3	Data Structure Documentation . . . . .	474
28.2.4	Macro Definition Documentation . . . . .	477
28.2.5	Typedef Documentation . . . . .	477
28.2.6	Enumeration Type Documentation . . . . .	477
28.2.7	Function Documentation . . . . .	480

# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>PDB: Programmable Delay Block</b>	
<b>29.1</b>	<b>Overview</b>	<b>498</b>
<b>29.2</b>	<b>Typical use case</b>	<b>498</b>
29.2.1	Working as basic PDB counter with a PDB interrupt.	498
29.2.2	Working with an additional trigger. The ADC trigger is used as an example.	498
<b>29.3</b>	<b>Data Structure Documentation</b>	<b>502</b>
29.3.1	struct pdb_config_t	502
29.3.2	struct pdb_adc_pretrigger_config_t	503
29.3.3	struct pdb_dac_trigger_config_t	503
<b>29.4</b>	<b>Macro Definition Documentation</b>	<b>504</b>
29.4.1	FSL_PDB_DRIVER_VERSION	504
<b>29.5</b>	<b>Enumeration Type Documentation</b>	<b>504</b>
29.5.1	_pdb_status_flags	504
29.5.2	_pdb_adc_pretrigger_flags	504
29.5.3	_pdb_interrupt_enable	504
29.5.4	pdb_load_value_mode_t	504
29.5.5	pdb_prescaler_divider_t	505
29.5.6	pdb_divider_multiplication_factor_t	505
29.5.7	pdb_trigger_input_source_t	505
29.5.8	pdb_adc_trigger_channel_t	506
29.5.9	pdb_adc_pretrigger_t	506
29.5.10	pdb_dac_trigger_channel_t	507
29.5.11	pdb_pulse_out_trigger_channel_t	507
29.5.12	pdb_pulse_out_channel_mask_t	507
<b>29.6</b>	<b>Function Documentation</b>	<b>508</b>
29.6.1	PDB_Init	508
29.6.2	PDB_Deinit	508
29.6.3	PDB_GetDefaultConfig	508
29.6.4	PDB_Enable	508
29.6.5	PDB_DoSoftwareTrigger	509
29.6.6	PDB_DoLoadValues	509
29.6.7	PDB_EnableDMA	509
29.6.8	PDB_EnableInterrupts	509
29.6.9	PDB_DisableInterrupts	510
29.6.10	PDB_GetStatusFlags	510
29.6.11	PDB_ClearStatusFlags	510
29.6.12	PDB_SetModulusValue	510
29.6.13	PDB_GetCounterValue	511
29.6.14	PDB_SetCounterDelayValue	511
29.6.15	PDB_SetADCPreTriggerConfig	511



# Contents

Section Number	Title	Page Number
29.6.16	PDB_SetADCPreTriggerDelayValue . . . . .	512
29.6.17	PDB_GetADCPreTriggerStatusFlags . . . . .	512
29.6.18	PDB_ClearADCPreTriggerStatusFlags . . . . .	512
29.6.19	PDB_SetDACTriggerConfig . . . . .	513
29.6.20	PDB_SetDACTriggerIntervalValue . . . . .	513
29.6.21	PDB_EnablePulseOutTrigger . . . . .	513
29.6.22	PDB_SetPulseOutTriggerDelayValue . . . . .	514

## Chapter PIT: Periodic Interrupt Timer

<b>30.1</b>	<b>Overview . . . . .</b>	<b>515</b>
<b>30.2</b>	<b>Function groups . . . . .</b>	<b>515</b>
30.2.1	Initialization and deinitialization . . . . .	515
30.2.2	Timer period Operations . . . . .	515
30.2.3	Start and Stop timer operations . . . . .	515
30.2.4	Status . . . . .	516
30.2.5	Interrupt . . . . .	516
<b>30.3</b>	<b>Typical use case . . . . .</b>	<b>516</b>
30.3.1	PIT tick example . . . . .	516
<b>30.4</b>	<b>Data Structure Documentation . . . . .</b>	<b>517</b>
30.4.1	struct pit_config_t . . . . .	517
<b>30.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>518</b>
30.5.1	pit_chnl_t . . . . .	518
30.5.2	pit_interrupt_enable_t . . . . .	518
30.5.3	pit_status_flags_t . . . . .	518
<b>30.6</b>	<b>Function Documentation . . . . .</b>	<b>518</b>
30.6.1	PIT_Init . . . . .	518
30.6.2	PIT_Deinit . . . . .	519
30.6.3	PIT_GetDefaultConfig . . . . .	519
30.6.4	PIT_SetTimerChainMode . . . . .	519
30.6.5	PIT_EnableInterrupts . . . . .	520
30.6.6	PIT_DisableInterrupts . . . . .	520
30.6.7	PIT_GetEnabledInterrupts . . . . .	520
30.6.8	PIT_GetStatusFlags . . . . .	521
30.6.9	PIT_ClearStatusFlags . . . . .	522
30.6.10	PIT_SetTimerPeriod . . . . .	522
30.6.11	PIT_GetCurrentTimerCount . . . . .	523
30.6.12	PIT_StartTimer . . . . .	523
30.6.13	PIT_StopTimer . . . . .	523
30.6.14	PIT_GetLifetimeTimerCount . . . . .	524

# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>PMC: Power Management Controller</b>	
<b>31.1</b>	<b>Overview</b>	<b>525</b>
<b>31.2</b>	<b>Data Structure Documentation</b>	<b>526</b>
31.2.1	struct pmc_low_volt_detect_config_t	526
31.2.2	struct pmc_low_volt_warning_config_t	526
31.2.3	struct pmc_bandgap_buffer_config_t	526
<b>31.3</b>	<b>Macro Definition Documentation</b>	<b>527</b>
31.3.1	FSL_PMC_DRIVER_VERSION	527
<b>31.4</b>	<b>Enumeration Type Documentation</b>	<b>527</b>
31.4.1	pmc_low_volt_detect_volt_select_t	527
31.4.2	pmc_low_volt_warning_volt_select_t	527
<b>31.5</b>	<b>Function Documentation</b>	<b>527</b>
31.5.1	PMC_ConfigureLowVoltDetect	527
31.5.2	PMC_GetLowVoltDetectFlag	528
31.5.3	PMC_ClearLowVoltDetectFlag	528
31.5.4	PMC_ConfigureLowVoltWarning	528
31.5.5	PMC_GetLowVoltWarningFlag	529
31.5.6	PMC_ClearLowVoltWarningFlag	529
31.5.7	PMC_ConfigureBandgapBuffer	529
31.5.8	PMC_GetPeriphIOIsolationFlag	530
31.5.9	PMC_ClearPeriphIOIsolationFlag	530
31.5.10	PMC_IsRegulatorInRunRegulation	530
<b>Chapter</b>	<b>PORT: Port Control and Interrupts</b>	
<b>32.1</b>	<b>Overview</b>	<b>532</b>
<b>32.2</b>	<b>Data Structure Documentation</b>	<b>534</b>
32.2.1	struct port_digital_filter_config_t	534
32.2.2	struct port_pin_config_t	534
<b>32.3</b>	<b>Macro Definition Documentation</b>	<b>535</b>
32.3.1	FSL_PORT_DRIVER_VERSION	535
<b>32.4</b>	<b>Enumeration Type Documentation</b>	<b>535</b>
32.4.1	_port_pull	535
32.4.2	_port_slew_rate	535
32.4.3	_port_open_drain_enable	535
32.4.4	_port_passive_filter_enable	535
32.4.5	_port_drive_strength	536
32.4.6	_port_lock_register	536

# Contents

Section Number	Title	Page Number
32.4.7	port_mux_t . . . . .	536
32.4.8	port_interrupt_t . . . . .	536
32.4.9	port_digital_filter_clock_source_t . . . . .	537
<b>32.5</b>	<b>Function Documentation . . . . .</b>	<b>537</b>
32.5.1	PORT_SetPinConfig . . . . .	537
32.5.2	PORT_SetMultiplePinsConfig . . . . .	538
32.5.3	PORT_SetPinMux . . . . .	538
32.5.4	PORT_EnablePinsDigitalFilter . . . . .	539
32.5.5	PORT_SetDigitalFilterConfig . . . . .	539
32.5.6	PORT_SetPinInterruptConfig . . . . .	540
32.5.7	PORT_SetPinDriveStrength . . . . .	540
32.5.8	PORT_GetPinsInterruptFlags . . . . .	541
32.5.9	PORT_ClearPinsInterruptFlags . . . . .	541
<b>Chapter</b>	<b>RCM: Reset Control Module Driver</b>	
<b>33.1</b>	<b>Overview . . . . .</b>	<b>542</b>
<b>33.2</b>	<b>Data Structure Documentation . . . . .</b>	<b>543</b>
33.2.1	struct rcm_reset_pin_filter_config_t . . . . .	543
<b>33.3</b>	<b>Macro Definition Documentation . . . . .</b>	<b>543</b>
33.3.1	FSL_RCM_DRIVER_VERSION . . . . .	543
<b>33.4</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>543</b>
33.4.1	rcm_reset_source_t . . . . .	543
33.4.2	rcm_run_wait_filter_mode_t . . . . .	544
<b>33.5</b>	<b>Function Documentation . . . . .</b>	<b>544</b>
33.5.1	RCM_GetPreviousResetSources . . . . .	544
33.5.2	RCM_GetStickyResetSources . . . . .	545
33.5.3	RCM_ClearStickyResetSources . . . . .	545
33.5.4	RCM_ConfigureResetPinFilter . . . . .	546
33.5.5	RCM_GetEasyPortModePinStatus . . . . .	547
<b>Chapter</b>	<b>RNGA: Random Number Generator Accelerator Driver</b>	
<b>34.1</b>	<b>Overview . . . . .</b>	<b>548</b>
<b>34.2</b>	<b>RNGA Initialization . . . . .</b>	<b>548</b>
<b>34.3</b>	<b>Get random data from RNGA . . . . .</b>	<b>548</b>
<b>34.4</b>	<b>RNGA Set/Get Working Mode . . . . .</b>	<b>548</b>

# Contents

Section Number	Title	Page Number
<b>34.5</b>	<b>Seed RNGA</b> . . . . .	<b>548</b>
<b>34.6</b>	<b>Macro Definition Documentation</b> . . . . .	<b>549</b>
34.6.1	FSL_RNGA_DRIVER_VERSION . . . . .	549
<b>34.7</b>	<b>Enumeration Type Documentation</b> . . . . .	<b>550</b>
34.7.1	rnga_mode_t . . . . .	550
<b>34.8</b>	<b>Function Documentation</b> . . . . .	<b>550</b>
34.8.1	RNGA_Init . . . . .	550
34.8.2	RNGA_Deinit . . . . .	550
34.8.3	RNGA_GetRandomData . . . . .	550
34.8.4	RNGA_Seed . . . . .	551
34.8.5	RNGA_SetMode . . . . .	551
34.8.6	RNGA_GetMode . . . . .	551
<b>Chapter</b>	<b>RTC: Real Time Clock</b>	
<b>35.1</b>	<b>Overview</b> . . . . .	<b>552</b>
<b>35.2</b>	<b>Function groups</b> . . . . .	<b>552</b>
35.2.1	Initialization and deinitialization . . . . .	552
35.2.2	Set & Get Datetime . . . . .	552
35.2.3	Set & Get Alarm . . . . .	552
35.2.4	Start & Stop timer . . . . .	552
35.2.5	Status . . . . .	553
35.2.6	Interrupt . . . . .	553
35.2.7	RTC Oscillator . . . . .	553
35.2.8	Monotonic Counter . . . . .	553
<b>35.3</b>	<b>Typical use case</b> . . . . .	<b>553</b>
35.3.1	RTC tick example . . . . .	553
<b>35.4</b>	<b>Data Structure Documentation</b> . . . . .	<b>556</b>
35.4.1	struct rtc_datetime_t . . . . .	556
35.4.2	struct rtc_config_t . . . . .	556
<b>35.5</b>	<b>Enumeration Type Documentation</b> . . . . .	<b>557</b>
35.5.1	rtc_interrupt_enable_t . . . . .	557
35.5.2	rtc_status_flags_t . . . . .	557
35.5.3	rtc_osc_cap_load_t . . . . .	557
<b>35.6</b>	<b>Function Documentation</b> . . . . .	<b>557</b>
35.6.1	RTC_Init . . . . .	557
35.6.2	RTC_Deinit . . . . .	558
35.6.3	RTC_GetDefaultConfig . . . . .	558

# Contents

Section Number	Title	Page Number
35.6.4	RTC_SetDatetime . . . . .	558
35.6.5	RTC_GetDatetime . . . . .	559
35.6.6	RTC_SetAlarm . . . . .	559
35.6.7	RTC_GetAlarm . . . . .	559
35.6.8	RTC_EnableInterrupts . . . . .	560
35.6.9	RTC_DisableInterrupts . . . . .	560
35.6.10	RTC_GetEnabledInterrupts . . . . .	560
35.6.11	RTC_GetStatusFlags . . . . .	560
35.6.12	RTC_ClearStatusFlags . . . . .	561
35.6.13	RTC_SetClockSource . . . . .	561
35.6.14	RTC_GetTamperTimeSeconds . . . . .	561
35.6.15	RTC_StartTimer . . . . .	562
35.6.16	RTC_StopTimer . . . . .	562
35.6.17	RTC_SetOscCapLoad . . . . .	562
35.6.18	RTC_Reset . . . . .	562
35.6.19	RTC_GetMonotonicCounter . . . . .	563
35.6.20	RTC_SetMonotonicCounter . . . . .	563
35.6.21	RTC_IncrementMonotonicCounter . . . . .	563
35.6.22	RTC_EnableWakeUpPin . . . . .	564

## Chapter SAI: Serial Audio Interface

36.1	Overview . . . . .	566
36.2	Typical configurations . . . . .	566
36.3	Typical use case . . . . .	567
36.3.1	SAI Send/receive using an interrupt method . . . . .	567
36.3.2	SAI Send/receive using a DMA method . . . . .	567
36.4	SAI Driver . . . . .	568
36.4.1	Overview . . . . .	568
36.4.2	Data Structure Documentation . . . . .	576
36.4.3	Macro Definition Documentation . . . . .	580
36.4.4	Enumeration Type Documentation . . . . .	580
36.4.5	Function Documentation . . . . .	584

## Chapter SDHC: Secure Digital Host Controller Driver

37.1	Overview . . . . .	613
37.2	Typical use case . . . . .	613
37.2.1	SDHC Operation . . . . .	613
37.3	Data Structure Documentation . . . . .	621

# Contents

Section Number	Title	Page Number
37.3.1	struct sdhc_adma2_descriptor_t . . . . .	621
37.3.2	struct sdhc_capability_t . . . . .	621
37.3.3	struct sdhc_transfer_config_t . . . . .	622
37.3.4	struct sdhc_boot_config_t . . . . .	622
37.3.5	struct sdhc_config_t . . . . .	623
37.3.6	struct sdhc_data_t . . . . .	623
37.3.7	struct sdhc_command_t . . . . .	624
37.3.8	struct sdhc_transfer_t . . . . .	624
37.3.9	struct sdhc_transfer_callback_t . . . . .	624
37.3.10	struct _sdhc_handle . . . . .	625
37.3.11	struct sdhc_host_t . . . . .	625
<b>37.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>625</b>
37.4.1	FSL_SDHC_DRIVER_VERSION . . . . .	625
<b>37.5</b>	<b>Typedef Documentation . . . . .</b>	<b>626</b>
37.5.1	sdhc_adma1_descriptor_t . . . . .	626
37.5.2	sdhc_transfer_function_t . . . . .	626
<b>37.6</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>626</b>
37.6.1	anonymous enum . . . . .	626
37.6.2	anonymous enum . . . . .	626
37.6.3	anonymous enum . . . . .	626
37.6.4	anonymous enum . . . . .	627
37.6.5	anonymous enum . . . . .	627
37.6.6	anonymous enum . . . . .	627
37.6.7	anonymous enum . . . . .	628
37.6.8	anonymous enum . . . . .	628
37.6.9	anonymous enum . . . . .	629
37.6.10	sdhc_adma_error_state_t . . . . .	629
37.6.11	anonymous enum . . . . .	629
37.6.12	sdhc_data_bus_width_t . . . . .	630
37.6.13	sdhc_endian_mode_t . . . . .	630
37.6.14	sdhc_dma_mode_t . . . . .	630
37.6.15	anonymous enum . . . . .	630
37.6.16	sdhc_boot_mode_t . . . . .	630
37.6.17	sdhc_card_command_type_t . . . . .	631
37.6.18	sdhc_card_response_type_t . . . . .	631
37.6.19	anonymous enum . . . . .	631
37.6.20	anonymous enum . . . . .	632
<b>37.7</b>	<b>Function Documentation . . . . .</b>	<b>632</b>
37.7.1	SDHC_Init . . . . .	632
37.7.2	SDHC_Deinit . . . . .	632
37.7.3	SDHC_Reset . . . . .	633

# Contents

Section Number	Title	Page Number
37.7.4	SDHC_SetAdmaTableConfig . . . . .	633
37.7.5	SDHC_EnableInterruptStatus . . . . .	634
37.7.6	SDHC_DisableInterruptStatus . . . . .	634
37.7.7	SDHC_EnableInterruptSignal . . . . .	634
37.7.8	SDHC_DisableInterruptSignal . . . . .	634
37.7.9	SDHC_GetEnabledInterruptStatusFlags . . . . .	635
37.7.10	SDHC_GetInterruptStatusFlags . . . . .	635
37.7.11	SDHC_ClearInterruptStatusFlags . . . . .	635
37.7.12	SDHC_GetAutoCommand12ErrorStatusFlags . . . . .	635
37.7.13	SDHC_GetAdmaErrorStatusFlags . . . . .	636
37.7.14	SDHC_GetPresentStatusFlags . . . . .	636
37.7.15	SDHC_GetCapability . . . . .	636
37.7.16	SDHC_EnableSdClock . . . . .	637
37.7.17	SDHC_SetSdClock . . . . .	637
37.7.18	SDHC_SetCardActive . . . . .	637
37.7.19	SDHC_SetDataBusWidth . . . . .	638
37.7.20	SDHC_CardDetectByData3 . . . . .	638
37.7.21	SDHC_SetTransferConfig . . . . .	638
37.7.22	SDHC_GetCommandResponse . . . . .	639
37.7.23	SDHC_WriteData . . . . .	639
37.7.24	SDHC_ReadData . . . . .	639
37.7.25	SDHC_EnableWakeupEvent . . . . .	640
37.7.26	SDHC_EnableCardDetectTest . . . . .	640
37.7.27	SDHC_SetCardDetectTestLevel . . . . .	640
37.7.28	SDHC_EnableSdioControl . . . . .	641
37.7.29	SDHC_SetContinueRequest . . . . .	641
37.7.30	SDHC_SetMmcBootConfig . . . . .	641
37.7.31	SDHC_SetForceEvent . . . . .	642
37.7.32	SDHC_TransferBlocking . . . . .	642
37.7.33	SDHC_TransferCreateHandle . . . . .	643
37.7.34	SDHC_TransferNonBlocking . . . . .	643
37.7.35	SDHC_TransferHandleIRQ . . . . .	644
<b>Chapter</b>	<b>SDRAMC: Synchronous DRAM Controller Driver</b>	
<b>38.1</b>	<b>Overview . . . . .</b>	<b>645</b>
<b>38.2</b>	<b>SDRAMC: Synchronous DRAM Controller Driver . . . . .</b>	<b>645</b>
38.2.1	SDRAM Controller Basic Operation . . . . .	645
<b>38.3</b>	<b>Typical use case . . . . .</b>	<b>645</b>
<b>38.4</b>	<b>Data Structure Documentation . . . . .</b>	<b>647</b>
38.4.1	struct sdramc_blockctl_config_t . . . . .	647
38.4.2	struct sdramc_refresh_config_t . . . . .	648

# Contents

Section Number	Title	Page Number
38.4.3	struct sdramc_config_t . . . . .	648
<b>38.5</b>	<b>Macro Definition Documentation . . . . .</b>	<b>649</b>
38.5.1	FSL_SDRAMC_DRIVER_VERSION . . . . .	649
<b>38.6</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>649</b>
38.6.1	sdramc_refresh_time_t . . . . .	649
38.6.2	sdramc_latency_t . . . . .	649
38.6.3	sdramc_command_bit_location_t . . . . .	650
38.6.4	sdramc_command_t . . . . .	650
38.6.5	sdramc_port_size_t . . . . .	650
38.6.6	sdramc_block_selection_t . . . . .	650
<b>38.7</b>	<b>Function Documentation . . . . .</b>	<b>651</b>
38.7.1	SDRAMC_Init . . . . .	651
38.7.2	SDRAMC_Deinit . . . . .	651
38.7.3	SDRAMC_SendCommand . . . . .	651
38.7.4	SDRAMC_EnableWriteProtect . . . . .	652
38.7.5	SDRAMC_EnableOperateValid . . . . .	652
<b>Chapter</b>	<b>SIM: System Integration Module Driver</b>	
<b>39.1</b>	<b>Overview . . . . .</b>	<b>653</b>
<b>39.2</b>	<b>Data Structure Documentation . . . . .</b>	<b>653</b>
39.2.1	struct sim_uid_t . . . . .	653
<b>39.3</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>654</b>
39.3.1	_sim_usb_volt_reg_enable_mode . . . . .	654
39.3.2	_sim_flash_mode . . . . .	654
<b>39.4</b>	<b>Function Documentation . . . . .</b>	<b>654</b>
39.4.1	SIM_SetUsbVoltRegulatorEnableMode . . . . .	654
39.4.2	SIM_GetUniqueId . . . . .	655
39.4.3	SIM_SetFlashMode . . . . .	655
<b>Chapter</b>	<b>SMC: System Mode Controller Driver</b>	
<b>40.1</b>	<b>Overview . . . . .</b>	<b>656</b>
<b>40.2</b>	<b>Typical use case . . . . .</b>	<b>656</b>
40.2.1	Enter wait or stop modes . . . . .	656
<b>40.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>659</b>
40.3.1	struct smc_power_mode_lls_config_t . . . . .	659
40.3.2	struct smc_power_mode_vlls_config_t . . . . .	659



# Contents

Section Number	Title	Page Number
<b>40.4</b>	<b>Enumeration Type Documentation</b>	<b>659</b>
40.4.1	smc_power_mode_protection_t	659
40.4.2	smc_power_state_t	659
40.4.3	smc_run_mode_t	660
40.4.4	smc_stop_mode_t	660
40.4.5	smc_stop_submode_t	660
40.4.6	smc_partial_stop_option_t	660
40.4.7	anonymous enum	660
<b>40.5</b>	<b>Function Documentation</b>	<b>661</b>
40.5.1	SMC_SetPowerModeProtection	661
40.5.2	SMC_GetPowerModeState	661
40.5.3	SMC_PreEnterStopModes	661
40.5.4	SMC_PostExitStopModes	662
40.5.5	SMC_PreEnterWaitModes	662
40.5.6	SMC_PostExitWaitModes	662
40.5.7	SMC_SetPowerModeRun	662
40.5.8	SMC_SetPowerModeHsrun	662
40.5.9	SMC_SetPowerModeWait	662
40.5.10	SMC_SetPowerModeStop	663
40.5.11	SMC_SetPowerModeVlpr	663
40.5.12	SMC_SetPowerModeVlpw	663
40.5.13	SMC_SetPowerModeVlps	664
40.5.14	SMC_SetPowerModeLls	664
40.5.15	SMC_SetPowerModeVlls	664
<b>Chapter</b>	<b>SYSMPU: System Memory Protection Unit</b>	
<b>41.1</b>	<b>Overview</b>	<b>666</b>
<b>41.2</b>	<b>Initialization and Deinitialization</b>	<b>666</b>
<b>41.3</b>	<b>Basic Control Operations</b>	<b>666</b>
<b>41.4</b>	<b>Data Structure Documentation</b>	<b>669</b>
41.4.1	struct sysmpu_hardware_info_t	669
41.4.2	struct sysmpu_access_err_info_t	670
41.4.3	struct sysmpu_rwxrights_master_access_control_t	670
41.4.4	struct sysmpu_rwrights_master_access_control_t	671
41.4.5	struct sysmpu_region_config_t	671
41.4.6	struct sysmpu_config_t	672
<b>41.5</b>	<b>Macro Definition Documentation</b>	<b>673</b>
41.5.1	FSL_SYSPU_DRIVER_VERSION	673
41.5.2	SYSMPU_MASTER_RWATTRIBUTE_START_PORT	673

# Contents

Section Number	Title	Page Number
41.5.3	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT</a>	673
41.5.4	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER_MASK</a>	673
41.5.5	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER_WIDTH</a>	673
41.5.6	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER</a>	673
41.5.7	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT</a>	673
41.5.8	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_MASK</a>	673
41.5.9	<a href="#">SYSMPU_REGION_RWXRIGHTS_MASTER_PE</a>	673
41.5.10	<a href="#">SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT</a>	674
41.5.11	<a href="#">SYSMPU_REGION_RWRIGHTS_MASTER_MASK</a>	674
41.5.12	<a href="#">SYSMPU_REGION_RWRIGHTS_MASTER</a>	674
<b>41.6</b>	<b>Enumeration Type Documentation</b>	<b>674</b>
41.6.1	<a href="#">sysmpu_region_total_num_t</a>	674
41.6.2	<a href="#">sysmpu_slave_t</a>	674
41.6.3	<a href="#">sysmpu_err_access_control_t</a>	674
41.6.4	<a href="#">sysmpu_err_access_type_t</a>	675
41.6.5	<a href="#">sysmpu_err_attributes_t</a>	675
41.6.6	<a href="#">sysmpu_supervisor_access_rights_t</a>	675
41.6.7	<a href="#">sysmpu_user_access_rights_t</a>	675
<b>41.7</b>	<b>Function Documentation</b>	<b>676</b>
41.7.1	<a href="#">SYSMPU_Init</a>	676
41.7.2	<a href="#">SYSMPU_Deinit</a>	677
41.7.3	<a href="#">SYSMPU_Enable</a>	677
41.7.4	<a href="#">SYSMPU_RegionEnable</a>	677
41.7.5	<a href="#">SYSMPU_GetHardwareInfo</a>	677
41.7.6	<a href="#">SYSMPU_SetRegionConfig</a>	678
41.7.7	<a href="#">SYSMPU_SetRegionAddr</a>	678
41.7.8	<a href="#">SYSMPU_SetRegionRwxMasterAccessRights</a>	679
41.7.9	<a href="#">SYSMPU_SetRegionRwMasterAccessRights</a>	679
41.7.10	<a href="#">SYSMPU_GetSlavePortErrorStatus</a>	680
41.7.11	<a href="#">SYSMPU_GetDetailErrorAccessInfo</a>	680
<b>Chapter</b>	<b>TPM: Timer PWM Module</b>	
<b>42.1</b>	<b>Overview</b>	<b>681</b>
<b>42.2</b>	<b>Introduction of TPM</b>	<b>681</b>
42.2.1	<a href="#">Initialization and deinitialization</a>	681
42.2.2	<a href="#">PWM Operations</a>	681
42.2.3	<a href="#">Input capture operations</a>	682
42.2.4	<a href="#">Output compare operations</a>	682
42.2.5	<a href="#">Quad decode</a>	682
42.2.6	<a href="#">Fault operation</a>	682
42.2.7	<a href="#">Status</a>	682

# Contents

Section Number	Title	Page Number
42.2.8	Interrupt . . . . .	682
<b>42.3</b>	<b>Typical use case . . . . .</b>	<b>683</b>
42.3.1	PWM output . . . . .	683
<b>42.4</b>	<b>Data Structure Documentation . . . . .</b>	<b>686</b>
42.4.1	struct tpm_chnl_pwm_signal_param_t . . . . .	686
42.4.2	struct tpm_dual_edge_capture_param_t . . . . .	687
42.4.3	struct tpm_phase_params_t . . . . .	687
42.4.4	struct tpm_config_t . . . . .	688
<b>42.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>688</b>
42.5.1	tpm_chnl_t . . . . .	688
42.5.2	tpm_pwm_mode_t . . . . .	689
42.5.3	tpm_pwm_level_select_t . . . . .	689
42.5.4	tpm_trigger_select_t . . . . .	689
42.5.5	tpm_trigger_source_t . . . . .	689
42.5.6	tpm_output_compare_mode_t . . . . .	690
42.5.7	tpm_input_capture_edge_t . . . . .	690
42.5.8	tpm_quad_decode_mode_t . . . . .	690
42.5.9	tpm_phase_polarity_t . . . . .	690
42.5.10	tpm_clock_source_t . . . . .	690
42.5.11	tpm_clock_prescale_t . . . . .	691
42.5.12	tpm_interrupt_enable_t . . . . .	691
42.5.13	tpm_status_flags_t . . . . .	691
<b>42.6</b>	<b>Function Documentation . . . . .</b>	<b>691</b>
42.6.1	TPM_Init . . . . .	691
42.6.2	TPM_Deinit . . . . .	692
42.6.3	TPM_GetDefaultConfig . . . . .	692
42.6.4	TPM_SetupPwm . . . . .	692
42.6.5	TPM_UpdatePwmDutycycle . . . . .	693
42.6.6	TPM_UpdateChnlEdgeLevelSelect . . . . .	693
42.6.7	TPM_SetupInputCapture . . . . .	694
42.6.8	TPM_SetupOutputCompare . . . . .	694
42.6.9	TPM_SetupDualEdgeCapture . . . . .	694
42.6.10	TPM_SetupQuadDecode . . . . .	695
42.6.11	TPM_EnableInterrupts . . . . .	695
42.6.12	TPM_DisableInterrupts . . . . .	695
42.6.13	TPM_GetEnabledInterrupts . . . . .	696
42.6.14	TPM_GetStatusFlags . . . . .	696
42.6.15	TPM_ClearStatusFlags . . . . .	696
42.6.16	TPM_SetTimerPeriod . . . . .	697
42.6.17	TPM_GetCurrentTimerCount . . . . .	697
42.6.18	TPM_StartTimer . . . . .	697

# Contents

Section Number	Title	Page Number
42.6.19	TPM_StopTimer . . . . .	698
<b>Chapter</b>	<b>TSI: Touch Sensing Input</b>	
<b>43.1</b>	<b>Overview . . . . .</b>	<b>699</b>
<b>43.2</b>	<b>Typical use case . . . . .</b>	<b>699</b>
43.2.1	TSI Operation . . . . .	699
<b>43.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>703</b>
43.3.1	struct tsi_calibration_data_t . . . . .	703
43.3.2	struct tsi_config_t . . . . .	703
<b>43.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>704</b>
43.4.1	FSL_TSI_DRIVER_VERSION . . . . .	704
<b>43.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>704</b>
43.5.1	tsi_n_consecutive_scans_t . . . . .	704
43.5.2	tsi_electrode_osc_prescaler_t . . . . .	705
43.5.3	tsi_analog_mode_t . . . . .	706
43.5.4	tsi_reference_osc_charge_current_t . . . . .	706
43.5.5	tsi_osc_voltage_rails_t . . . . .	706
43.5.6	tsi_external_osc_charge_current_t . . . . .	706
43.5.7	tsi_series_resistor_t . . . . .	707
43.5.8	tsi_filter_bits_t . . . . .	707
43.5.9	tsi_status_flags_t . . . . .	707
43.5.10	tsi_interrupt_enable_t . . . . .	707
<b>43.6</b>	<b>Function Documentation . . . . .</b>	<b>708</b>
43.6.1	TSI_Init . . . . .	708
43.6.2	TSI_Deinit . . . . .	708
43.6.3	TSI_GetNormalModeDefaultConfig . . . . .	708
43.6.4	TSI_GetLowPowerModeDefaultConfig . . . . .	709
43.6.5	TSI_Calibrate . . . . .	709
43.6.6	TSI_EnableInterrupts . . . . .	709
43.6.7	TSI_DisableInterrupts . . . . .	710
43.6.8	TSI_GetStatusFlags . . . . .	710
43.6.9	TSI_ClearStatusFlags . . . . .	710
43.6.10	TSI_GetScanTriggerMode . . . . .	711
43.6.11	TSI_IsScanInProgress . . . . .	711
43.6.12	TSI_SetElectrodeOSCPrescaler . . . . .	711
43.6.13	TSI_SetNumberOfScans . . . . .	712
43.6.14	TSI_EnableModule . . . . .	712
43.6.15	TSI_EnableLowPower . . . . .	712
43.6.16	TSI_EnableHardwareTriggerScan . . . . .	713

# Contents

Section Number	Title	Page Number
43.6.17	TSI_StartSoftwareTrigger . . . . .	713
43.6.18	TSI_SetMeasuredChannelNumber . . . . .	713
43.6.19	TSI_GetMeasuredChannelNumber . . . . .	714
43.6.20	TSI_EnableDmaTransfer . . . . .	714
43.6.21	TSI_EnableEndOfScanDmaTransferOnly . . . . .	714
43.6.22	TSI_GetCounter . . . . .	715
43.6.23	TSI_SetLowThreshold . . . . .	715
43.6.24	TSI_SetHighThreshold . . . . .	715
43.6.25	TSI_SetAnalogMode . . . . .	716
43.6.26	TSI_GetNoiseModeResult . . . . .	716
43.6.27	TSI_SetReferenceChargeCurrent . . . . .	716
43.6.28	TSI_SetElectrodeChargeCurrent . . . . .	717
43.6.29	TSI_SetOscVoltageRails . . . . .	717
43.6.30	TSI_SetElectrodeSeriesResistor . . . . .	717
43.6.31	TSI_SetFilterBits . . . . .	718

## Chapter UART: Universal Asynchronous Receiver/Transmitter Driver

44.1	Overview . . . . .	719
44.2	UART Driver . . . . .	720
44.2.1	Overview . . . . .	720
44.2.2	Typical use case . . . . .	720
44.2.3	Data Structure Documentation . . . . .	726
44.2.4	Macro Definition Documentation . . . . .	728
44.2.5	Typedef Documentation . . . . .	728
44.2.6	Enumeration Type Documentation . . . . .	728
44.2.7	Function Documentation . . . . .	731

## Chapter VREF: Voltage Reference Driver

45.1	Overview . . . . .	748
45.2	VREF functional Operation . . . . .	748
45.3	Typical use case and example . . . . .	748
45.4	Data Structure Documentation . . . . .	749
45.4.1	struct vref_config_t . . . . .	749
45.5	Macro Definition Documentation . . . . .	749
45.5.1	FSL_VREF_DRIVER_VERSION . . . . .	749
45.6	Enumeration Type Documentation . . . . .	749
45.6.1	vref_buffer_mode_t . . . . .	749

# Contents

Section Number	Title	Page Number
<b>45.7</b>	<b>Function Documentation</b>	<b>749</b>
45.7.1	VREF_Init	749
45.7.2	VREF_Deinit	750
45.7.3	VREF_GetDefaultConfig	750
45.7.4	VREF_SetTrimVal	750
45.7.5	VREF_GetTrimVal	751
<b>Chapter</b>	<b>WDOG: Watchdog Timer Driver</b>	
<b>46.1</b>	<b>Overview</b>	<b>752</b>
<b>46.2</b>	<b>Typical use case</b>	<b>752</b>
<b>46.3</b>	<b>Data Structure Documentation</b>	<b>754</b>
46.3.1	struct wdog_work_mode_t	754
46.3.2	struct wdog_config_t	754
46.3.3	struct wdog_test_config_t	755
<b>46.4</b>	<b>Macro Definition Documentation</b>	<b>755</b>
46.4.1	FSL_WDOG_DRIVER_VERSION	755
<b>46.5</b>	<b>Enumeration Type Documentation</b>	<b>755</b>
46.5.1	wdog_clock_source_t	755
46.5.2	wdog_clock_prescaler_t	755
46.5.3	wdog_test_mode_t	756
46.5.4	wdog_tested_byte_t	756
46.5.5	_wdog_interrupt_enable_t	756
46.5.6	_wdog_status_flags_t	756
<b>46.6</b>	<b>Function Documentation</b>	<b>756</b>
46.6.1	WDOG_GetDefaultConfig	756
46.6.2	WDOG_Init	757
46.6.3	WDOG_Deinit	757
46.6.4	WDOG_SetTestModeConfig	758
46.6.5	WDOG_Enable	758
46.6.6	WDOG_Disable	758
46.6.7	WDOG_EnableInterrupts	759
46.6.8	WDOG_DisableInterrupts	759
46.6.9	WDOG_GetStatusFlags	759
46.6.10	WDOG_ClearStatusFlags	760
46.6.11	WDOG_SetTimeoutValue	760
46.6.12	WDOG_SetWindowValue	761
46.6.13	WDOG_Unlock	761
46.6.14	WDOG_Refresh	761
46.6.15	WDOG_GetResetCount	762

# Contents

Section Number	Title	Page Number
46.6.16	WDOG_ClearResetCount . . . . .	763
<b>Chapter</b>	<b>Debug Console</b>	
<b>47.1</b>	<b>Overview . . . . .</b>	<b>764</b>
<b>47.2</b>	<b>Function groups . . . . .</b>	<b>764</b>
47.2.1	Initialization . . . . .	764
47.2.2	Advanced Feature . . . . .	765
47.2.3	SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART . . . . .	769
<b>47.3</b>	<b>Typical use case . . . . .</b>	<b>769</b>
<b>47.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>771</b>
47.4.1	DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN . . . . .	771
47.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK . . . . .	772
47.4.3	DEBUGCONSOLE_DISABLE . . . . .	772
47.4.4	SDK_DEBUGCONSOLE . . . . .	772
47.4.5	PRINTF . . . . .	772
<b>47.5</b>	<b>Function Documentation . . . . .</b>	<b>772</b>
47.5.1	DbgConsole_Init . . . . .	772
47.5.2	DbgConsole_Deinit . . . . .	773
47.5.3	DbgConsole_EnterLowpower . . . . .	773
47.5.4	DbgConsole_ExitLowpower . . . . .	773
47.5.5	DbgConsole_Printf . . . . .	773
47.5.6	DbgConsole_Putchar . . . . .	774
47.5.7	DbgConsole_Scanf . . . . .	774
47.5.8	DbgConsole_Getchar . . . . .	775
47.5.9	DbgConsole_BlockingPrintf . . . . .	775
47.5.10	DbgConsole_Flush . . . . .	775
47.5.11	StrFormatPrintf . . . . .	776
47.5.12	StrFormatScanf . . . . .	776
<b>Chapter</b>	<b>Notification Framework</b>	
<b>48.1</b>	<b>Overview . . . . .</b>	<b>777</b>
<b>48.2</b>	<b>Notifier Overview . . . . .</b>	<b>777</b>
<b>48.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>779</b>
48.3.1	struct notifier_notification_block_t . . . . .	779
48.3.2	struct notifier_callback_config_t . . . . .	780
48.3.3	struct notifier_handle_t . . . . .	780
<b>48.4</b>	<b>Typedef Documentation . . . . .</b>	<b>781</b>

# Contents

Section Number	Title	Page Number
48.4.1	notifier_user_config_t . . . . .	781
48.4.2	notifier_user_function_t . . . . .	781
48.4.3	notifier_callback_t . . . . .	782
<b>48.5</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>782</b>
48.5.1	_notifier_status . . . . .	782
48.5.2	notifier_policy_t . . . . .	783
48.5.3	notifier_notification_type_t . . . . .	783
48.5.4	notifier_callback_type_t . . . . .	783
<b>48.6</b>	<b>Function Documentation . . . . .</b>	<b>784</b>
48.6.1	NOTIFIER_CreateHandle . . . . .	784
48.6.2	NOTIFIER_SwitchConfig . . . . .	785
48.6.3	NOTIFIER_GetErrorCallbackIndex . . . . .	786
<b>Chapter</b>	<b>Shell</b>	
<b>49.1</b>	<b>Overview . . . . .</b>	<b>787</b>
<b>49.2</b>	<b>Function groups . . . . .</b>	<b>787</b>
49.2.1	Initialization . . . . .	787
49.2.2	Advanced Feature . . . . .	787
49.2.3	Shell Operation . . . . .	787
<b>49.3</b>	<b>Data Structure Documentation . . . . .</b>	<b>789</b>
49.3.1	struct shell_command_t . . . . .	789
<b>49.4</b>	<b>Macro Definition Documentation . . . . .</b>	<b>790</b>
49.4.1	SHELL_NON_BLOCKING_MODE . . . . .	790
49.4.2	SHELL_AUTO_COMPLETE . . . . .	790
49.4.3	SHELL_BUFFER_SIZE . . . . .	790
49.4.4	SHELL_MAX_ARGS . . . . .	790
49.4.5	SHELL_HISTORY_COUNT . . . . .	790
49.4.6	SHELL_HANDLE_SIZE . . . . .	790
49.4.7	SHELL_USE_COMMON_TASK . . . . .	790
49.4.8	SHELL_TASK_PRIORITY . . . . .	790
49.4.9	SHELL_TASK_STACK_SIZE . . . . .	790
49.4.10	SHELL_HANDLE_DEFINE . . . . .	790
49.4.11	SHELL_COMMAND_DEFINE . . . . .	791
49.4.12	SHELL_COMMAND . . . . .	791
<b>49.5</b>	<b>Typedef Documentation . . . . .</b>	<b>792</b>
49.5.1	cmd_function_t . . . . .	792
<b>49.6</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>792</b>
49.6.1	shell_status_t . . . . .	792



# Contents

Section Number	Title	Page Number
<b>49.7</b>	<b>Function Documentation</b>	<b>792</b>
49.7.1	SHELL_Init	792
49.7.2	SHELL_RegisterCommand	793
49.7.3	SHELL_UnregisterCommand	793
49.7.4	SHELL_Write	794
49.7.5	SHELL_Printf	794
49.7.6	SHELL_ChangePrompt	795
49.7.7	SHELL_PrintPrompt	796
49.7.8	SHELL_Task	796
<b>Chapter</b>	<b>Secure Digital Card/Embedded MultiMedia Card/SDIO card</b>	
<b>Chapter</b>	<b>CODEC codec Driver</b>	
<b>51.1</b>	<b>Overview</b>	<b>798</b>
<b>51.2</b>	<b>codec common Driver</b>	<b>799</b>
51.2.1	Overview	799
51.2.2	Data Structure Documentation	803
51.2.3	Macro Definition Documentation	804
51.2.4	Enumeration Type Documentation	804
51.2.5	Function Documentation	808
<b>Chapter</b>	<b>Serial_Manager</b>	
<b>Chapter</b>	<b>Dspi_cmsis_driver</b>	
<b>53.1</b>	<b>Function groups</b>	<b>815</b>
53.1.1	DSPI CMSIS GetVersion Operation	815
53.1.2	DSPI CMSIS GetCapabilities Operation	815
53.1.3	DSPI CMSIS Initialize and Uninitialize Operation	815
53.1.4	DSPI CMSIS Transfer Operation	815
53.1.5	DSPI CMSIS Status Operation	815
53.1.6	DSPI CMSIS Control Operation	816
<b>53.2</b>	<b>Typical use case</b>	<b>816</b>
53.2.1	Master Operation	816
53.2.2	Slave Operation	816
<b>Chapter</b>	<b>Enet_cmsis_driver</b>	
<b>54.1</b>	<b>Typical use case</b>	<b>817</b>

# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>I2c_cmsis_driver</b>	
<b>55.1</b>	<b>I2C CMSIS Driver</b>	<b>819</b>
55.1.1	Master Operation in interrupt transactional method	819
55.1.2	Master Operation in DMA transactional method	819
55.1.3	Slave Operation in interrupt transactional method	820
<b>Chapter</b>	<b>Lpuart_cmsis_driver</b>	
<b>56.1</b>	<b>Function groups</b>	<b>821</b>
56.1.1	LPUART CMSIS GetVersion Operation	821
56.1.2	LPUART CMSIS GetCapabilities Operation	821
56.1.3	LPUART CMSIS Initialize and Uninitialize Operation	821
56.1.4	LPUART CMSIS Transfer Operation	821
56.1.5	LPUART CMSIS Status Operation	822
56.1.6	LPUART CMSIS Control Operation	822
<b>Chapter</b>	<b>Uart_cmsis_driver</b>	
<b>57.1</b>	<b>UART CMSIS Driver</b>	<b>823</b>
57.1.1	UART Send/receive using an interrupt method	823
57.1.2	UART Send/Receive using the DMA method	823
<b>Chapter</b>	<b>Cache</b>	
<b>58.1</b>	<b>Overview</b>	<b>825</b>
<b>58.2</b>	<b>Macro Definition Documentation</b>	<b>826</b>
58.2.1	FSL_CACHE_DRIVER_VERSION	826
58.2.2	L1CODEBUSCACHE_LINESIZE_BYTE	826
58.2.3	L1SYSTEMBUSCACHE_LINESIZE_BYTE	826
<b>58.3</b>	<b>Function Documentation</b>	<b>826</b>
58.3.1	L1CACHE_InvalidateCodeCacheByRange	826
58.3.2	L1CACHE_CleanCodeCacheByRange	827
58.3.3	L1CACHE_CleanInvalidateCodeCacheByRange	828
58.3.4	L1CACHE_EnableCodeCacheWriteBuffer	828
58.3.5	L1CACHE_InvalidateICacheByRange	828
58.3.6	L1CACHE_InvalidateDCacheByRange	829
58.3.7	L1CACHE_CleanDCacheByRange	829
58.3.8	L1CACHE_CleanInvalidateDCacheByRange	829
58.3.9	ICACHE_InvalidateByRange	830
58.3.10	DCACHE_InvalidateByRange	830
58.3.11	DCACHE_CleanByRange	831
58.3.12	DCACHE_CleanInvalidateByRange	832

# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>Dspi_edma_driver</b>	
<b>59.1</b>	<b>Overview</b>	<b>833</b>
<b>59.2</b>	<b>Data Structure Documentation</b>	<b>834</b>
59.2.1	struct_dspi_master_edma_handle	834
59.2.2	struct_dspi_slave_edma_handle	836
<b>59.3</b>	<b>Macro Definition Documentation</b>	<b>837</b>
59.3.1	DSPI_EDMA_MAX_TRANSFER_SIZE	837
<b>59.4</b>	<b>Typedef Documentation</b>	<b>838</b>
59.4.1	dspi_master_edma_transfer_callback_t	838
59.4.2	dspi_slave_edma_transfer_callback_t	838
<b>59.5</b>	<b>Function Documentation</b>	<b>838</b>
59.5.1	DSPI_MasterTransferCreateHandleEDMA	838
59.5.2	DSPI_MasterTransferEDMA	839
59.5.3	DSPI_MasterHalfDuplexTransferEDMA	840
59.5.4	DSPI_MasterTransferAbortEDMA	840
59.5.5	DSPI_MasterTransferGetCountEDMA	840
59.5.6	DSPI_SlaveTransferCreateHandleEDMA	841
59.5.7	DSPI_SlaveTransferEDMA	842
59.5.8	DSPI_SlaveTransferAbortEDMA	842
59.5.9	DSPI_SlaveTransferGetCountEDMA	843
<b>Chapter</b>	<b>Dspi_freertos_driver</b>	
<b>60.1</b>	<b>Overview</b>	<b>845</b>
<b>60.2</b>	<b>Macro Definition Documentation</b>	<b>845</b>
60.2.1	FSL_DSPI_FREERTOS_DRIVER_VERSION	845
<b>60.3</b>	<b>Function Documentation</b>	<b>845</b>
60.3.1	DSPI_RTOS_Init	845
60.3.2	DSPI_RTOS_Deinit	846
60.3.3	DSPI_RTOS_Transfer	846
<b>Chapter</b>	<b>I2c_edma_driver</b>	
<b>61.1</b>	<b>Overview</b>	<b>847</b>
<b>61.2</b>	<b>Data Structure Documentation</b>	<b>847</b>
61.2.1	struct_i2c_master_edma_handle	847
<b>61.3</b>	<b>Macro Definition Documentation</b>	<b>848</b>

# Contents

Section Number	Title	Page Number
61.3.1	FSL_I2C_EDMA_DRIVER_VERSION . . . . .	848
<b>61.4</b>	<b>Typedef Documentation . . . . .</b>	<b>848</b>
61.4.1	i2c_master_edma_transfer_callback_t . . . . .	848
<b>61.5</b>	<b>Function Documentation . . . . .</b>	<b>848</b>
61.5.1	I2C_MasterCreateEDMAHandle . . . . .	848
61.5.2	I2C_MasterTransferEDMA . . . . .	849
61.5.3	I2C_MasterTransferGetCountEDMA . . . . .	849
61.5.4	I2C_MasterTransferAbortEDMA . . . . .	850
<b>Chapter</b>	<b>I2C FreeRTOS Driver</b>	
<b>62.1</b>	<b>Overview . . . . .</b>	<b>851</b>
<b>62.2</b>	<b>Macro Definition Documentation . . . . .</b>	<b>851</b>
62.2.1	FSL_I2C_FREERTOS_DRIVER_VERSION . . . . .	851
<b>62.3</b>	<b>Function Documentation . . . . .</b>	<b>851</b>
62.3.1	I2C_RTOS_Init . . . . .	851
62.3.2	I2C_RTOS_Deinit . . . . .	852
62.3.3	I2C_RTOS_Transfer . . . . .	852
<b>Chapter</b>	<b>Lpuart_edma_driver</b>	
<b>63.1</b>	<b>Overview . . . . .</b>	<b>853</b>
<b>63.2</b>	<b>Data Structure Documentation . . . . .</b>	<b>854</b>
63.2.1	struct_lpuart_edma_handle . . . . .	854
<b>63.3</b>	<b>Macro Definition Documentation . . . . .</b>	<b>854</b>
63.3.1	FSL_LPUART_EDMA_DRIVER_VERSION . . . . .	854
<b>63.4</b>	<b>Typedef Documentation . . . . .</b>	<b>855</b>
63.4.1	lpuart_edma_transfer_callback_t . . . . .	855
<b>63.5</b>	<b>Function Documentation . . . . .</b>	<b>855</b>
63.5.1	LPUART_TransferCreateHandleEDMA . . . . .	855
63.5.2	LPUART_SendEDMA . . . . .	855
63.5.3	LPUART_ReceiveEDMA . . . . .	856
63.5.4	LPUART_TransferAbortSendEDMA . . . . .	856
63.5.5	LPUART_TransferAbortReceiveEDMA . . . . .	856
63.5.6	LPUART_TransferGetSendCountEDMA . . . . .	857
63.5.7	LPUART_TransferGetReceiveCountEDMA . . . . .	857

# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>Lpuart_freertos_driver</b>	
<b>64.1</b>	<b>Overview</b>	<b>859</b>
<b>64.2</b>	<b>Data Structure Documentation</b>	<b>859</b>
64.2.1	struct lpuart_rtos_config_t	859
<b>64.3</b>	<b>Macro Definition Documentation</b>	<b>860</b>
64.3.1	FSL_LPUART_FREERTOS_DRIVER_VERSION	860
<b>64.4</b>	<b>Function Documentation</b>	<b>860</b>
64.4.1	LPUART_RTOS_Init	860
64.4.2	LPUART_RTOS_Deinit	860
64.4.3	LPUART_RTOS_Send	861
64.4.4	LPUART_RTOS_Receive	861
<b>Chapter</b>	<b>Sai_edma</b>	
<b>65.1</b>	<b>Overview</b>	<b>862</b>
<b>65.2</b>	<b>Data Structure Documentation</b>	<b>863</b>
65.2.1	struct sai_edma_handle	863
<b>65.3</b>	<b>Function Documentation</b>	<b>864</b>
65.3.1	SAI_TransferTxCreateHandleEDMA	864
65.3.2	SAI_TransferRxCreateHandleEDMA	864
65.3.3	SAI_TransferTxSetFormatEDMA	865
65.3.4	SAI_TransferRxSetFormatEDMA	865
65.3.5	SAI_TransferTxSetConfigEDMA	866
65.3.6	SAI_TransferRxSetConfigEDMA	866
65.3.7	SAI_TransferSendEDMA	866
65.3.8	SAI_TransferReceiveEDMA	867
65.3.9	SAI_TransferTerminateSendEDMA	868
65.3.10	SAI_TransferTerminateReceiveEDMA	869
65.3.11	SAI_TransferAbortSendEDMA	869
65.3.12	SAI_TransferAbortReceiveEDMA	869
65.3.13	SAI_TransferGetSendCountEDMA	870
65.3.14	SAI_TransferGetReceiveCountEDMA	871
<b>Chapter</b>	<b>Uart_edma_driver</b>	
<b>66.1</b>	<b>Overview</b>	<b>872</b>
<b>66.2</b>	<b>Data Structure Documentation</b>	<b>873</b>
66.2.1	struct _uart_edma_handle	873

# Contents

Section Number	Title	Page Number
<b>66.3</b>	<b>Macro Definition Documentation</b>	<b>873</b>
66.3.1	FSL_UART_EDMA_DRIVER_VERSION	873
<b>66.4</b>	<b>Typedef Documentation</b>	<b>874</b>
66.4.1	uart_edma_transfer_callback_t	874
<b>66.5</b>	<b>Function Documentation</b>	<b>874</b>
66.5.1	UART_TransferCreateHandleEDMA	874
66.5.2	UART_SendEDMA	874
66.5.3	UART_ReceiveEDMA	875
66.5.4	UART_TransferAbortSendEDMA	875
66.5.5	UART_TransferAbortReceiveEDMA	875
66.5.6	UART_TransferGetSendCountEDMA	876
66.5.7	UART_TransferGetReceiveCountEDMA	876
<b>Chapter</b>	<b>Uart_freertos_driver</b>	
<b>67.1</b>	<b>Overview</b>	<b>878</b>
<b>67.2</b>	<b>Data Structure Documentation</b>	<b>878</b>
67.2.1	struct uart_rtos_config_t	878
<b>67.3</b>	<b>Macro Definition Documentation</b>	<b>879</b>
67.3.1	FSL_UART_FREERTOS_DRIVER_VERSION	879
<b>67.4</b>	<b>Function Documentation</b>	<b>879</b>
67.4.1	UART_RTOS_Init	879
67.4.2	UART_RTOS_Deinit	879
67.4.3	UART_RTOS_Send	879
67.4.4	UART_RTOS_Receive	880
<b>Chapter</b>	<b>SDMMC_COMMON</b>	
<b>68.1</b>	<b>Overview</b>	<b>881</b>
<b>68.2</b>	<b>Data Structure Documentation</b>	<b>900</b>
68.2.1	struct sd_detect_card_t	900
68.2.2	struct sd_io_voltage_t	900
68.2.3	struct sd_usr_param_t	901
68.2.4	struct sdio_card_int_t	901
68.2.5	struct sdio_usr_param_t	901
68.2.6	struct sdio_fbr_t	902
68.2.7	struct sdio_common_cis_t	902
68.2.8	struct sdio_func_cis_t	902
68.2.9	struct sd_status_t	903
68.2.10	struct sd_cid_t	904

# Contents

Section Number	Title	Page Number
68.2.11	struct sd_csd_t . . . . .	904
68.2.12	struct sd_scr_t . . . . .	905
68.2.13	struct mmc_cid_t . . . . .	906
68.2.14	struct mmc_csd_t . . . . .	906
68.2.15	struct mmc_extended_csd_t . . . . .	908
68.2.16	struct mmc_extended_csd_config_t . . . . .	912
68.2.17	struct mmc_boot_config_t . . . . .	912
<b>68.3</b>	<b>Macro Definition Documentation . . . . .</b>	<b>913</b>
68.3.1	SDMMC_LOG . . . . .	913
68.3.2	READ_MMC_TRANSFER_SPEED_FREQUENCY_UNIT . . . . .	913
68.3.3	READ_MMC_TRANSFER_SPEED_MULTIPLIER . . . . .	913
68.3.4	MMC_EXTENDED_CSD_BYTES . . . . .	913
68.3.5	SD_PRODUCT_NAME_BYTES . . . . .	913
68.3.6	MMC_PRODUCT_NAME_BYTES . . . . .	913
68.3.7	MMC_SWITCH_COMMAND_SET_SHIFT . . . . .	913
68.3.8	MMC_SWITCH_COMMAND_SET_MASK . . . . .	913
<b>68.4</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>913</b>
68.4.1	anonymous enum . . . . .	913
68.4.2	anonymous enum . . . . .	914
68.4.3	sdmmc_operation_voltage_t . . . . .	915
68.4.4	anonymous enum . . . . .	915
68.4.5	anonymous enum . . . . .	915
68.4.6	sd_detect_card_type_t . . . . .	915
68.4.7	anonymous enum . . . . .	915
68.4.8	anonymous enum . . . . .	916
68.4.9	sd_io_voltage_ctrl_type_t . . . . .	916
68.4.10	anonymous enum . . . . .	916
68.4.11	sdmmc_r1_current_state_t . . . . .	917
68.4.12	anonymous enum . . . . .	917
68.4.13	anonymous enum . . . . .	917
68.4.14	anonymous enum . . . . .	918
68.4.15	sdspi_data_token_t . . . . .	918
68.4.16	sdspi_data_response_token_t . . . . .	918
68.4.17	sd_command_t . . . . .	918
68.4.18	sdspi_command_t . . . . .	919
68.4.19	sd_application_command_t . . . . .	919
68.4.20	anonymous enum . . . . .	919
68.4.21	anonymous enum . . . . .	919
68.4.22	anonymous enum . . . . .	920
68.4.23	sd_switch_mode_t . . . . .	920
68.4.24	anonymous enum . . . . .	920
68.4.25	anonymous enum . . . . .	921
68.4.26	anonymous enum . . . . .	921

# Contents

Section Number	Title	Page Number
68.4.27	anonymous enum . . . . .	921
68.4.28	sd_timing_mode_t . . . . .	921
68.4.29	sd_driver_strength_t . . . . .	921
68.4.30	sd_max_current_t . . . . .	922
68.4.31	sdmme_command_t . . . . .	922
68.4.32	anonymous enum . . . . .	923
68.4.33	sdio_command_t . . . . .	923
68.4.34	sdio_func_num_t . . . . .	923
68.4.35	anonymous enum . . . . .	924
68.4.36	anonymous enum . . . . .	924
68.4.37	anonymous enum . . . . .	925
68.4.38	anonymous enum . . . . .	925
68.4.39	sdio_bus_width_t . . . . .	925
68.4.40	mmc_command_t . . . . .	925
68.4.41	mmc_classified_voltage_t . . . . .	926
68.4.42	mmc_classified_density_t . . . . .	926
68.4.43	mmc_access_mode_t . . . . .	926
68.4.44	mmc_voltage_window_t . . . . .	926
68.4.45	mmc_csd_structure_version_t . . . . .	927
68.4.46	mmc_specification_version_t . . . . .	927
68.4.47	anonymous enum . . . . .	927
68.4.48	mmc_command_set_t . . . . .	927
68.4.49	anonymous enum . . . . .	928
68.4.50	mmc_high_speed_timing_t . . . . .	928
68.4.51	mmc_data_bus_width_t . . . . .	928
68.4.52	mmc_boot_partition_enable_t . . . . .	928
68.4.53	mmc_boot_timing_mode_t . . . . .	929
68.4.54	mmc_boot_partition_wp_t . . . . .	929
68.4.55	anonymous enum . . . . .	929
68.4.56	mmc_access_partition_t . . . . .	929
68.4.57	anonymous enum . . . . .	930
68.4.58	mmc_extended_csd_access_mode_t . . . . .	930
68.4.59	mmc_extended_csd_index_t . . . . .	930
68.4.60	anonymous enum . . . . .	931
68.4.61	mmc_extended_csd_flags_t . . . . .	931
68.4.62	mmc_boot_mode_t . . . . .	931
<b>68.5</b>	<b>Function Documentation . . . . .</b>	<b>931</b>
68.5.1	SDMMC_SelectCard . . . . .	931
68.5.2	SDMMC_SendApplicationCommand . . . . .	932
68.5.3	SDMMC_SetBlockCount . . . . .	932
68.5.4	SDMMC_GoIdle . . . . .	933
68.5.5	SDMMC_SetBlockSize . . . . .	933
68.5.6	SDMMC_SetCardInactive . . . . .	933



# Contents

Section Number Chapter	Title	Page Number
	<b>SDMMCHOST_SDHC</b>	
<b>69.1</b>	<b>Overview</b> . . . . .	<b>935</b>
<b>69.2</b>	<b>Data Structure Documentation</b> . . . . .	<b>936</b>
69.2.1	struct sdmmchost_pwr_card_t . . . . .	936
69.2.2	struct sdmmchost_t . . . . .	937
<b>69.3</b>	<b>Macro Definition Documentation</b> . . . . .	<b>937</b>
69.3.1	FSL_SDMMC_HOST_ADAPTER_VERSION . . . . .	937
<b>69.4</b>	<b>Enumeration Type Documentation</b> . . . . .	<b>937</b>
69.4.1	_sdmmchost_endian_mode . . . . .	937
<b>69.5</b>	<b>Function Documentation</b> . . . . .	<b>938</b>
69.5.1	SDMMCHOST_SetCardBusWidth . . . . .	938
69.5.2	SDMMCHOST_SendCardActive . . . . .	939
69.5.3	SDMMCHOST_SetCardClock . . . . .	939
69.5.4	SDMMCHOST_IsCardBusy . . . . .	939
69.5.5	SDMMCHOST_StartBoot . . . . .	940
69.5.6	SDMMCHOST_ReadBootData . . . . .	940
69.5.7	SDMMCHOST_EnableBoot . . . . .	940
69.5.8	SDMMCHOST_EnableCardInt . . . . .	940
69.5.9	SDMMCHOST_CardIntInit . . . . .	941
69.5.10	SDMMCHOST_CardDetectInit . . . . .	941
69.5.11	SDMMCHOST_PollingCardDetectStatus . . . . .	941
69.5.12	SDMMCHOST_CardDetectStatus . . . . .	941
69.5.13	SDMMCHOST_Init . . . . .	942
69.5.14	SDMMCHOST_Deinit . . . . .	942
69.5.15	SDMMCHOST_SetCardPower . . . . .	942
69.5.16	SDMMCHOST_TransferFunction . . . . .	942
69.5.17	SDMMCHOST_Reset . . . . .	943
69.5.18	SDMMCHOST_WaitCardDetectStatus . . . . .	943
69.5.19	SDMMCHOST_PowerOffCard . . . . .	943
69.5.20	SDMMCHOST_PowerOnCard . . . . .	944
	<b>MMCCARD</b>	
<b>70.1</b>	<b>Overview</b> . . . . .	<b>945</b>
<b>70.2</b>	<b>Data Structure Documentation</b> . . . . .	<b>947</b>
70.2.1	struct mmc_usr_param_t . . . . .	947
70.2.2	struct mmc_card_t . . . . .	947
<b>70.3</b>	<b>Macro Definition Documentation</b> . . . . .	<b>948</b>
70.3.1	FSL_MMC_DRIVER_VERSION . . . . .	948

# Contents

Section Number	Title	Page Number
<b>70.4</b>	<b>Enumeration Type Documentation</b>	<b>948</b>
70.4.1	anonymous enum	948
<b>70.5</b>	<b>Function Documentation</b>	<b>949</b>
70.5.1	MMC_Init	949
70.5.2	MMC_Deinit	950
70.5.3	MMC_CardInit	951
70.5.4	MMC_CardDeinit	952
70.5.5	MMC_HostInit	952
70.5.6	MMC_HostDeinit	952
70.5.7	MMC_HostReset	952
70.5.8	MMC_PowerOnCard	953
70.5.9	MMC_PowerOffCard	953
70.5.10	MMC_SetCardPower	953
70.5.11	MMC_CheckReadOnly	954
70.5.12	MMC_ReadBlocks	954
70.5.13	MMC_WriteBlocks	955
70.5.14	MMC_EraseGroups	955
70.5.15	MMC_SelectPartition	956
70.5.16	MMC_SetBootConfig	956
70.5.17	MMC_StartBoot	957
70.5.18	MMC_SetBootConfigWP	958
70.5.19	MMC_ReadBootData	958
70.5.20	MMC_StopBoot	958
70.5.21	MMC_SetBootPartitionWP	958
70.5.22	MMC_EnableCacheControl	959
70.5.23	MMC_FlushCache	959
<b>Chapter</b>	<b>SDMMC_OSA</b>	
<b>71.1</b>	<b>Overview</b>	<b>960</b>
<b>71.2</b>	<b>Data Structure Documentation</b>	<b>960</b>
71.2.1	struct sdmmc_osa_event_t	960
<b>71.3</b>	<b>Function Documentation</b>	<b>960</b>
71.3.1	SDMMC_OSAEventCreate	960
71.3.2	SDMMC_OSAEventWait	961
71.3.3	SDMMC_OSAEventSet	961
71.3.4	SDMMC_OSAEventGet	961
71.3.5	SDMMC_OSAEventClear	962
71.3.6	SDMMC_OSAEventDestroy	962
71.3.7	SDMMC_OSADelay	962

# Contents

Section Number Chapter	Title	Page Number
<b>SDCARD</b>		
<b>72.1</b>	<b>Overview</b>	<b>963</b>
<b>72.2</b>	<b>Data Structure Documentation</b>	<b>964</b>
72.2.1	struct sd_card_t	964
<b>72.3</b>	<b>Macro Definition Documentation</b>	<b>965</b>
72.3.1	FSL_SD_DRIVER_VERSION	965
<b>72.4</b>	<b>Enumeration Type Documentation</b>	<b>965</b>
72.4.1	anonymous enum	965
<b>72.5</b>	<b>Function Documentation</b>	<b>966</b>
72.5.1	SD_Init	966
72.5.2	SD_Deinit	967
72.5.3	SD_CardInit	967
72.5.4	SD_CardDeinit	968
72.5.5	SD_HostInit	968
72.5.6	SD_HostDeinit	969
72.5.7	SD_HostDoReset	969
72.5.8	SD_HostReset	969
72.5.9	SD_PowerOnCard	969
72.5.10	SD_PowerOffCard	970
72.5.11	SD_SetCardPower	970
72.5.12	SD_WaitCardDetectStatus	970
72.5.13	SD_PollingCardInsert	971
72.5.14	SD_IsCardPresent	971
72.5.15	SD_CheckReadOnly	971
72.5.16	SD_SelectCard	971
72.5.17	SD_ReadStatus	972
72.5.18	SD_ReadBlocks	972
72.5.19	SD_WriteBlocks	973
72.5.20	SD_EraseBlocks	974
72.5.21	SD_SetDriverStrength	975
72.5.22	SD_SetMaxCurrent	975
<b>SDIOCARD</b>		
<b>73.1</b>	<b>Overview</b>	<b>976</b>
<b>73.2</b>	<b>Data Structure Documentation</b>	<b>978</b>
73.2.1	struct _sdio_card	978
<b>73.3</b>	<b>Macro Definition Documentation</b>	<b>979</b>
73.3.1	FSL_SDIO_DRIVER_VERSION	979

# Contents

Section Number	Title	Page Number
<b>73.4</b>	<b>Enumeration Type Documentation</b>	<b>980</b>
73.4.1	sdio_io_direction_t	980
<b>73.5</b>	<b>Function Documentation</b>	<b>980</b>
73.5.1	SDIO_Init	980
73.5.2	SDIO_Deinit	981
73.5.3	SDIO_CardInit	981
73.5.4	SDIO_CardDeinit	982
73.5.5	SDIO_HostInit	982
73.5.6	SDIO_HostDeinit	982
73.5.7	SDIO_HostReset	983
73.5.8	SDIO_HostDoReset	983
73.5.9	SDIO_PowerOnCard	983
73.5.10	SDIO_PowerOffCard	983
73.5.11	SDIO_SetCardPower	984
73.5.12	SDIO_CardInActive	984
73.5.13	SDIO_GetCardCapability	984
73.5.14	SDIO_SetBlockSize	985
73.5.15	SDIO_CardReset	985
73.5.16	SDIO_SetDataBusWidth	985
73.5.17	SDIO_SwitchToHighSpeed	986
73.5.18	SDIO_ReadCIS	986
73.5.19	SDIO_WaitCardDetectStatus	987
73.5.20	SDIO_PollingCardInsert	987
73.5.21	SDIO_IsCardPresent	987
73.5.22	SDIO_IO_Write_Direct	988
73.5.23	SDIO_IO_Read_Direct	988
73.5.24	SDIO_IO_RW_Direct	989
73.5.25	SDIO_IO_Write_Extended	990
73.5.26	SDIO_IO_Read_Extended	991
73.5.27	SDIO_EnableIOInterrupt	992
73.5.28	SDIO_EnableIO	992
73.5.29	SDIO_SelectIO	993
73.5.30	SDIO_AbortIO	993
73.5.31	SDIO_SetDriverStrength	994
73.5.32	SDIO_EnableAsyncInterrupt	994
73.5.33	SDIO_GetPendingInterrupt	994
73.5.34	SDIO_IO_Transfer	995
73.5.35	SDIO_SetIOIRQHandler	995
73.5.36	SDIO_HandlePendingIOInterrupt	996
<b>Chapter</b>	<b>SDSPI</b>	
<b>74.1</b>	<b>Overview</b>	<b>997</b>

# Contents

Section Number	Title	Page Number
<b>74.2</b>	<b>Data Structure Documentation</b>	<b>999</b>
74.2.1	struct sdspi_host_t	999
74.2.2	struct sdspi_card_t	999
<b>74.3</b>	<b>Macro Definition Documentation</b>	<b>1000</b>
74.3.1	FSL_SDSPI_DRIVER_VERSION	1000
74.3.2	DSPI_DUMMY_DATA	1000
74.3.3	SDSPI_CARD_CRC_PROTECTION_ENABLE	1000
<b>74.4</b>	<b>Enumeration Type Documentation</b>	<b>1000</b>
74.4.1	anonymous enum	1000
74.4.2	anonymous enum	1001
74.4.3	anonymous enum	1001
74.4.4	anonymous enum	1001
74.4.5	sdspi_cs_active_polarity_t	1001
<b>74.5</b>	<b>Function Documentation</b>	<b>1001</b>
74.5.1	SDSPI_Init	1001
74.5.2	SDSPI_Deinit	1002
74.5.3	SDSPI_CheckReadOnly	1003
74.5.4	SDSPI_ReadBlocks	1004
74.5.5	SDSPI_WriteBlocks	1004
74.5.6	SDSPI_SendCid	1005
74.5.7	SDSPI_SendPreErase	1006
74.5.8	SDSPI_EraseBlocks	1007
74.5.9	SDSPI_SwitchToHighSpeed	1007
<b>Chapter</b>	<b>Cs42888</b>	
<b>75.1</b>	<b>Overview</b>	<b>1009</b>
<b>75.2</b>	<b>Data Structure Documentation</b>	<b>1011</b>
75.2.1	struct cs42888_audio_format_t	1011
75.2.2	struct cs42888_config_t	1011
75.2.3	struct cs42888_handle_t	1012
<b>75.3</b>	<b>Macro Definition Documentation</b>	<b>1012</b>
75.3.1	FSL_CS42888_DRIVER_VERSION	1012
75.3.2	CS42888_ID	1012
75.3.3	CS42888_I2C_ADDR	1012
<b>75.4</b>	<b>Enumeration Type Documentation</b>	<b>1012</b>
75.4.1	cs42888_func_mode	1012
75.4.2	cs42888_module_t	1012
75.4.3	cs42888_bus_t	1013
75.4.4	anonymous enum	1013

# Contents

Section Number	Title	Page Number
<b>75.5</b>	<b>Function Documentation</b>	<b>1013</b>
75.5.1	CS42888_Init	1013
75.5.2	CS42888_Deinit	1014
75.5.3	CS42888_SetProtocol	1014
75.5.4	CS42888_SetFuncMode	1014
75.5.5	CS42888_SelectFunctionalMode	1014
75.5.6	CS42888_SetAOOUTVolume	1015
75.5.7	CS42888_SetAINVolume	1015
75.5.8	CS42888_GetAOOUTVolume	1015
75.5.9	CS42888_GetAINVolume	1016
75.5.10	CS42888_SetMute	1016
75.5.11	CS42888_SetChannelMute	1016
75.5.12	CS42888_SetModule	1017
75.5.13	CS42888_ConfigDataFormat	1018
75.5.14	CS42888_WriteReg	1018
75.5.15	CS42888_ReadReg	1018
75.5.16	CS42888_ModifyReg	1019
<b>Chapter Da7212</b>		
<b>76.1</b>	<b>Overview</b>	<b>1021</b>
<b>76.2</b>	<b>Data Structure Documentation</b>	<b>1023</b>
76.2.1	struct da7212_pll_config_t	1023
76.2.2	struct da7212_audio_format_t	1024
76.2.3	struct da7212_config_t	1024
76.2.4	struct da7212_handle_t	1025
<b>76.3</b>	<b>Macro Definition Documentation</b>	<b>1025</b>
76.3.1	FSL_DA7212_DRIVER_VERSION	1025
<b>76.4</b>	<b>Enumeration Type Documentation</b>	<b>1025</b>
76.4.1	da7212_Input_t	1025
76.4.2	_da7212_play_channel	1025
76.4.3	da7212_Output_t	1025
76.4.4	_da7212_module	1026
76.4.5	da7212_dac_source_t	1026
76.4.6	da7212_volume_t	1026
76.4.7	da7212_protocol_t	1027
76.4.8	da7212_sys_clk_source_t	1027
76.4.9	da7212_pll_clk_source_t	1027
76.4.10	da7212_pll_out_clk_t	1027
76.4.11	da7212_master_bits_t	1027
<b>76.5</b>	<b>Function Documentation</b>	<b>1027</b>

# Contents

Section Number	Title	Page Number
76.5.1	DA7212_Init . . . . .	.1027
76.5.2	DA7212_ConfigAudioFormat . . . . .	.1028
76.5.3	DA7212_SetPLLConfig . . . . .	.1028
76.5.4	DA7212_ChangeHPVolume . . . . .	.1028
76.5.5	DA7212_Mute . . . . .	.1029
76.5.6	DA7212_ChangeInput . . . . .	.1029
76.5.7	DA7212_ChangeOutput . . . . .	.1029
76.5.8	DA7212_SetChannelVolume . . . . .	.1029
76.5.9	DA7212_SetChannelMute . . . . .	.1030
76.5.10	DA7212_SetProtocol . . . . .	.1030
76.5.11	DA7212_SetMasterModeBits . . . . .	.1030
76.5.12	DA7212_WriteRegister . . . . .	.1030
76.5.13	DA7212_ReadRegister . . . . .	.1031
76.5.14	DA7212_Deinit . . . . .	.1031

## Chapter Cs42888\_adapter

77.1	Overview . . . . .	.1032
77.2	Enumeration Type Documentation . . . . .	.1033
77.2.1	_codec_type . . . . .	.1033
77.3	Function Documentation . . . . .	.1033
77.3.1	HAL_CODEC_Init . . . . .	.1033
77.3.2	HAL_CODEC_Deinit . . . . .	.1033
77.3.3	HAL_CODEC_SetFormat . . . . .	.1033
77.3.4	HAL_CODEC_SetVolume . . . . .	.1034
77.3.5	HAL_CODEC_SetMute . . . . .	.1034
77.3.6	HAL_CODEC_SetPower . . . . .	.1034
77.3.7	HAL_CODEC_SetRecord . . . . .	.1035
77.3.8	HAL_CODEC_SetRecordChannel . . . . .	.1035
77.3.9	HAL_CODEC_SetPlay . . . . .	.1035
77.3.10	HAL_CODEC_ModuleControl . . . . .	.1036

## Chapter Da7212\_adapter

78.1	Overview . . . . .	.1037
78.2	Enumeration Type Documentation . . . . .	.1038
78.2.1	_codec_type . . . . .	.1038
78.3	Function Documentation . . . . .	.1038
78.3.1	HAL_CODEC_Init . . . . .	.1038
78.3.2	HAL_CODEC_Deinit . . . . .	.1038
78.3.3	HAL_CODEC_SetFormat . . . . .	.1038

# Contents

Section Number	Title	Page Number
78.3.4	HAL_CODEC_SetVolume . . . . .	.1039
78.3.5	HAL_CODEC_SetMute . . . . .	.1039
78.3.6	HAL_CODEC_SetPower . . . . .	.1039
78.3.7	HAL_CODEC_SetRecord . . . . .	.1040
78.3.8	HAL_CODEC_SetRecordChannel . . . . .	.1040
78.3.9	HAL_CODEC_SetPlay . . . . .	.1040
78.3.10	HAL_CODEC_ModuleControl . . . . .	.1041

## Chapter Sgtl5000\_adapter

<b>79.1</b>	<b>Overview . . . . .</b>	<b>.1042</b>
<b>79.2</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>.1043</b>
79.2.1	_codec_type . . . . .	.1043
<b>79.3</b>	<b>Function Documentation . . . . .</b>	<b>.1043</b>
79.3.1	HAL_CODEC_Init . . . . .	.1043
79.3.2	HAL_CODEC_Deinit . . . . .	.1043
79.3.3	HAL_CODEC_SetFormat . . . . .	.1043
79.3.4	HAL_CODEC_SetVolume . . . . .	.1044
79.3.5	HAL_CODEC_SetMute . . . . .	.1044
79.3.6	HAL_CODEC_SetPower . . . . .	.1044
79.3.7	HAL_CODEC_SetRecord . . . . .	.1045
79.3.8	HAL_CODEC_SetRecordChannel . . . . .	.1045
79.3.9	HAL_CODEC_SetPlay . . . . .	.1045
79.3.10	HAL_CODEC_ModuleControl . . . . .	.1046

## Chapter Wm8904\_adapter

<b>80.1</b>	<b>Overview . . . . .</b>	<b>.1047</b>
<b>80.2</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>.1048</b>
80.2.1	_codec_type . . . . .	.1048
<b>80.3</b>	<b>Function Documentation . . . . .</b>	<b>.1048</b>
80.3.1	HAL_CODEC_Init . . . . .	.1048
80.3.2	HAL_CODEC_Deinit . . . . .	.1048
80.3.3	HAL_CODEC_SetFormat . . . . .	.1048
80.3.4	HAL_CODEC_SetVolume . . . . .	.1049
80.3.5	HAL_CODEC_SetMute . . . . .	.1049
80.3.6	HAL_CODEC_SetPower . . . . .	.1049
80.3.7	HAL_CODEC_SetRecord . . . . .	.1050
80.3.8	HAL_CODEC_SetRecordChannel . . . . .	.1050
80.3.9	HAL_CODEC_SetPlay . . . . .	.1050
80.3.10	HAL_CODEC_ModuleControl . . . . .	.1051



# Contents

Section Number	Title	Page Number
<b>Chapter</b>	<b>Wm8960_adapter</b>	
<b>81.1</b>	<b>Overview</b>	<b>1052</b>
<b>81.2</b>	<b>Enumeration Type Documentation</b>	<b>1052</b>
81.2.1	anonymous enum	1052
<b>81.3</b>	<b>Function Documentation</b>	<b>1053</b>
81.3.1	HAL_CODEC_Init	1053
81.3.2	HAL_CODEC_Deinit	1054
81.3.3	HAL_CODEC_SetFormat	1054
81.3.4	HAL_CODEC_SetVolume	1054
81.3.5	HAL_CODEC_SetMute	1055
81.3.6	HAL_CODEC_SetPower	1055
81.3.7	HAL_CODEC_SetRecord	1055
81.3.8	HAL_CODEC_SetRecordChannel	1056
81.3.9	HAL_CODEC_SetPlay	1056
81.3.10	HAL_CODEC_ModuleControl	1056
<b>Chapter</b>	<b>Sgtl5000</b>	
<b>82.1</b>	<b>Overview</b>	<b>1058</b>
<b>82.2</b>	<b>Data Structure Documentation</b>	<b>1060</b>
82.2.1	struct sgtl_audio_format_t	1060
82.2.2	struct sgtl_config_t	1060
82.2.3	struct sgtl_handle_t	1061
<b>82.3</b>	<b>Macro Definition Documentation</b>	<b>1061</b>
82.3.1	FSL_SGTL5000_DRIVER_VERSION	1061
82.3.2	CHIP_ID	1061
82.3.3	SGTL5000_I2C_ADDR	1061
<b>82.4</b>	<b>Enumeration Type Documentation</b>	<b>1061</b>
82.4.1	sgtl_module_t	1061
82.4.2	sgtl_route_t	1062
82.4.3	sgtl_protocol_t	1062
82.4.4	anonymous enum	1062
82.4.5	anonymous enum	1062
82.4.6	anonymous enum	1063
82.4.7	sgtl_sclk_edge_t	1063
<b>82.5</b>	<b>Function Documentation</b>	<b>1063</b>
82.5.1	SGTL_Init	1063
82.5.2	SGTL_SetDataRoute	1064
82.5.3	SGTL_SetProtocol	1064

# Contents

Section Number	Title	Page Number
82.5.4	SGTL_SetMasterSlave . . . . .	.1064
82.5.5	SGTL_SetVolume . . . . .	.1064
82.5.6	SGTL_GetVolume . . . . .	.1065
82.5.7	SGTL_SetMute . . . . .	.1065
82.5.8	SGTL_EnableModule . . . . .	.1065
82.5.9	SGTL_DisableModule . . . . .	.1066
82.5.10	SGTL_Deinit . . . . .	.1066
82.5.11	SGTL_ConfigDataFormat . . . . .	.1066
82.5.12	SGTL_SetPlay . . . . .	.1066
82.5.13	SGTL_SetRecord . . . . .	.1067
82.5.14	SGTL_WriteReg . . . . .	.1067
82.5.15	SGTL_ReadReg . . . . .	.1067
82.5.16	SGTL_ModifyReg . . . . .	.1068
<b>Chapter</b>	<b>Wm8904</b>	
<b>83.1</b>	<b>Overview . . . . .</b>	<b>.1069</b>
<b>83.2</b>	<b>Data Structure Documentation . . . . .</b>	<b>.1072</b>
83.2.1	struct wm8904_fl_config_t . . . . .	.1072
83.2.2	struct wm8904_audio_format_t . . . . .	.1073
83.2.3	struct wm8904_config_t . . . . .	.1073
83.2.4	struct wm8904_handle_t . . . . .	.1074
<b>83.3</b>	<b>Macro Definition Documentation . . . . .</b>	<b>.1074</b>
83.3.1	FSL_WM8904_DRIVER_VERSION . . . . .	.1074
83.3.2	WM8904_I2C_ADDRESS . . . . .	.1074
83.3.3	WM8904_I2C_BITRATE . . . . .	.1074
<b>83.4</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>.1074</b>
83.4.1	anonymous enum . . . . .	.1074
83.4.2	anonymous enum . . . . .	.1074
83.4.3	wm8904_module_t . . . . .	.1074
83.4.4	anonymous enum . . . . .	.1075
83.4.5	wm8904_timeslot_t . . . . .	.1075
83.4.6	wm8904_protocol_t . . . . .	.1075
83.4.7	wm8904_fs_ratio_t . . . . .	.1075
83.4.8	wm8904_sample_rate_t . . . . .	.1075
83.4.9	wm8904_bit_width_t . . . . .	.1076
83.4.10	anonymous enum . . . . .	.1076
83.4.11	anonymous enum . . . . .	.1076
83.4.12	anonymous enum . . . . .	.1077
83.4.13	wm8904_sys_clk_source_t . . . . .	.1077
83.4.14	wm8904_fl_clk_source_t . . . . .	.1077

# Contents

Section Number	Title	Page Number
<b>83.5</b>	<b>Function Documentation</b>	<b>1077</b>
83.5.1	WM8904_WriteRegister	1077
83.5.2	WM8904_ReadRegister	1077
83.5.3	WM8904_ModifyRegister	1078
83.5.4	WM8904_Init	1078
83.5.5	WM8904_Deinit	1078
83.5.6	WM8904_GetDefaultConfig	1079
83.5.7	WM8904_SetMasterSlave	1079
83.5.8	WM8904_SetMasterClock	1079
83.5.9	WM8904_SetFLLConfig	1080
83.5.10	WM8904_SetProtocol	1080
83.5.11	WM8904_SetAudioFormat	1080
83.5.12	WM8904_CheckAudioFormat	1081
83.5.13	WM8904_SetVolume	1081
83.5.14	WM8904_SetMute	1082
83.5.15	WM8904_SelectLRCPolarity	1082
83.5.16	WM8904_EnableDACTDMMMode	1082
83.5.17	WM8904_EnableADCTDMMMode	1083
83.5.18	WM8904_SetModulePower	1083
83.5.19	WM8904_SetChannelVolume	1083
83.5.20	WM8904_SetRecord	1084
83.5.21	WM8904_SetRecordChannel	1084
83.5.22	WM8904_SetPlay	1085
83.5.23	WM8904_SetChannelMute	1085
<b>Chapter</b>	<b>Wm8960</b>	
<b>84.1</b>	<b>Overview</b>	<b>1086</b>
<b>84.2</b>	<b>Data Structure Documentation</b>	<b>1089</b>
84.2.1	struct wm8960_audio_format_t	1089
84.2.2	struct wm8960_config_t	1089
84.2.3	struct wm8960_handle_t	1090
<b>84.3</b>	<b>Macro Definition Documentation</b>	<b>1090</b>
84.3.1	WM8960_LINVOL	1090
84.3.2	WM8960_I2C_ADDR	1090
<b>84.4</b>	<b>Enumeration Type Documentation</b>	<b>1090</b>
84.4.1	wm8960_module_t	1090
84.4.2	anonymous enum	1091
84.4.3	wm8960_play_source_t	1091
84.4.4	wm8960_route_t	1091
84.4.5	wm8960_protocol_t	1091
84.4.6	wm8960_input_t	1092

# Contents

Section Number	Title	Page Number
84.4.7	anonymous enum . . . . .	.1092
84.4.8	anonymous enum . . . . .	.1092
<b>84.5</b>	<b>Function Documentation . . . . .</b>	<b>.1093</b>
84.5.1	WM8960_Init . . . . .	.1093
84.5.2	WM8960_Deinit . . . . .	.1093
84.5.3	WM8960_SetDataRoute . . . . .	.1093
84.5.4	WM8960_SetLeftInput . . . . .	.1093
84.5.5	WM8960_SetRightInput . . . . .	.1094
84.5.6	WM8960_SetProtocol . . . . .	.1094
84.5.7	WM8960_SetMasterSlave . . . . .	.1094
84.5.8	WM8960_SetVolume . . . . .	.1094
84.5.9	WM8960_GetVolume . . . . .	.1095
84.5.10	WM8960_SetMute . . . . .	.1095
84.5.11	WM8960_SetModule . . . . .	.1096
84.5.12	WM8960_SetPlay . . . . .	.1096
84.5.13	WM8960_ConfigDataFormat . . . . .	.1096
84.5.14	WM8960_SetJackDetect . . . . .	.1097
84.5.15	WM8960_WriteReg . . . . .	.1097
84.5.16	WM8960_ReadReg . . . . .	.1097
84.5.17	WM8960_ModifyReg . . . . .	.1097
<b>Chapter</b>	<b>Serial_Manager</b>	
<b>85.1</b>	<b>Overview . . . . .</b>	<b>.1099</b>
<b>85.2</b>	<b>Data Structure Documentation . . . . .</b>	<b>.1101</b>
85.2.1	struct serial_manager_config_t . . . . .	.1101
85.2.2	struct serial_manager_callback_message_t . . . . .	.1102
<b>85.3</b>	<b>Macro Definition Documentation . . . . .</b>	<b>.1102</b>
85.3.1	SERIAL_MANAGER_TIME_DELAY_DEFAULT_VALUE . . . . .	.1102
85.3.2	SERIAL_MANAGER_HANDLE_SIZE . . . . .	.1102
85.3.3	SERIAL_MANAGER_HANDLE_DEFINE . . . . .	.1102
85.3.4	SERIAL_MANAGER_WRITE_HANDLE_DEFINE . . . . .	.1102
85.3.5	SERIAL_MANAGER_READ_HANDLE_DEFINE . . . . .	.1103
85.3.6	SERIAL_MANAGER_USE_COMMON_TASK . . . . .	.1103
85.3.7	SERIAL_MANAGER_TASK_PRIORITY . . . . .	.1103
85.3.8	SERIAL_MANAGER_TASK_STACK_SIZE . . . . .	.1103
<b>85.4</b>	<b>Enumeration Type Documentation . . . . .</b>	<b>.1103</b>
85.4.1	serial_port_type_t . . . . .	.1103
85.4.2	serial_manager_type_t . . . . .	.1104
85.4.3	serial_manager_status_t . . . . .	.1104

# Contents

Section Number	Title	Page Number
<b>85.5</b>	<b>Function Documentation</b>	<b>.1104</b>
85.5.1	SerialManager_Init	.1104
85.5.2	SerialManager_Deinit	.1106
85.5.3	SerialManager_OpenWriteHandle	.1106
85.5.4	SerialManager_CloseWriteHandle	.1107
85.5.5	SerialManager_OpenReadHandle	.1108
85.5.6	SerialManager_CloseReadHandle	.1109
85.5.7	SerialManager_WriteBlocking	.1110
85.5.8	SerialManager_ReadBlocking	.1111
85.5.9	SerialManager_EnterLowpower	.1111
85.5.10	SerialManager_ExitLowpower	.1112
<b>Chapter</b>	<b>Serial_port_swo</b>	
<b>86.1</b>	<b>Overview</b>	<b>.1113</b>
<b>86.2</b>	<b>Data Structure Documentation</b>	<b>.1113</b>
86.2.1	struct serial_port_swo_config_t	.1113
<b>86.3</b>	<b>Enumeration Type Documentation</b>	<b>.1113</b>
86.3.1	serial_port_swo_protocol_t	.1113
<b>Chapter</b>	<b>Serial_port_uart</b>	
<b>87.1</b>	<b>Overview</b>	<b>.1114</b>
<b>87.2</b>	<b>Enumeration Type Documentation</b>	<b>.1114</b>
87.2.1	serial_port_uart_parity_mode_t	.1114
87.2.2	serial_port_uart_stop_bit_count_t	.1114
<b>Chapter</b>	<b>Serial_port_usb</b>	
<b>88.1</b>	<b>Overview</b>	<b>.1115</b>
<b>88.2</b>	<b>Data Structure Documentation</b>	<b>.1115</b>
88.2.1	struct serial_port_usb_cdc_config_t	.1115
<b>88.3</b>	<b>Enumeration Type Documentation</b>	<b>.1116</b>
88.3.1	serial_port_usb_cdc_controller_index_t	.1116
<b>Chapter</b>	<b>Data Structure Documentation</b>	
89.0.2	codec_i2c_config_t Struct Reference	.1117

# Chapter 1

## Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOS™. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The [MCUXpresso SDK Web Builder](#) is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
  - CMSIS-DSP, a suite of common signal processing functions.
  - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- GNU Arm Embedded Toolchain

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the [mcuxpresso.nxp.com/apidoc/](http://mcuxpresso.nxp.com/apidoc/).

<b>Deliverable</b>	<b>Location</b>
Demo Applications	<install_dir>/boards/<board_name>/demo_apps
Driver Examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard Arm Cortex-M Headers, math and DSP Libraries	<install_dir>/CMSIS
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos

Table 2: MCUXpresso SDK Folder Structure

## Chapter 2

### Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: [nxp.com](http://nxp.com)

Web Support: [nxp.com/support](http://nxp.com/support)

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <http://www.nxp.com/SalesTermsandConditions>.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.



## Chapter 3

# Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

### Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK




Figure 1: MCUXpresso SDK Block Diagram

### MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

## CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

## MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, `fsl_common.h`, and `fsl_clock.h` files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

## Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI0_DriverIRQHandler
SPI0_IRQHandler
```

```
LDR    R0, =SPI0_DriverIRQHandler
BX     R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/⟨DEVICE\_NAME⟩/⟨TOOLCHAIN⟩/startup\_⟨DEVICE\_NAME⟩.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0\_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplement of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0\_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0\_UART1\_IRQHandler according to the use case requirements.

## Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

## Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).

## Chapter 4

### Driver errors status

- [kStatus\\_DSPI\\_Error](#) = 601
- [kStatus\\_EDMA\\_QueueFull](#) = 5100
- [kStatus\\_EDMA\\_Busy](#) = 5101
- [kStatus\\_ENET\\_RxFrameError](#) = 4000
- [kStatus\\_ENET\\_RxFrameFail](#) = 4001
- [kStatus\\_ENET\\_RxFrameEmpty](#) = 4002
- [kStatus\\_ENET\\_TxFrameOverLen](#) = 4003
- [kStatus\\_ENET\\_TxFrameBusy](#) = 4004
- [kStatus\\_ENET\\_TxFrameFail](#) = 4005
- [kStatus\\_FLEXCAN\\_TxBusy](#) = 5300
- [kStatus\\_FLEXCAN\\_TxIdle](#) = 5301
- [kStatus\\_FLEXCAN\\_TxSwitchToRx](#) = 5302
- [kStatus\\_FLEXCAN\\_RxBusy](#) = 5303
- [kStatus\\_FLEXCAN\\_RxIdle](#) = 5304
- [kStatus\\_FLEXCAN\\_RxOverflow](#) = 5305
- [kStatus\\_FLEXCAN\\_RxFifoBusy](#) = 5306
- [kStatus\\_FLEXCAN\\_RxFifoIdle](#) = 5307
- [kStatus\\_FLEXCAN\\_RxFifoOverflow](#) = 5308
- [kStatus\\_FLEXCAN\\_RxFifoWarning](#) = 5309
- [kStatus\\_FLEXCAN\\_ErrorStatus](#) = 5310
- [kStatus\\_FLEXCAN\\_UnHandled](#) = 5311
- [kStatus\\_I2C\\_Busy](#) = 1100
- [kStatus\\_I2C\\_Idle](#) = 1101
- [kStatus\\_I2C\\_Nak](#) = 1102
- [kStatus\\_I2C\\_ArbitrationLost](#) = 1103
- [kStatus\\_I2C\\_Timeout](#) = 1104
- [kStatus\\_I2C\\_Addr\\_Nak](#) = 1105
- [kStatus\\_LPUART\\_TxBusy](#) = 1300
- [kStatus\\_LPUART\\_RxBusy](#) = 1301
- [kStatus\\_LPUART\\_TxIdle](#) = 1302
- [kStatus\\_LPUART\\_RxIdle](#) = 1303
- [kStatus\\_LPUART\\_TxWatermarkTooLarge](#) = 1304
- [kStatus\\_LPUART\\_RxWatermarkTooLarge](#) = 1305
- [kStatus\\_LPUART\\_FlagCannotClearManually](#) = 1306
- [kStatus\\_LPUART\\_Error](#) = 1307
- [kStatus\\_LPUART\\_RxRingBufferOverrun](#) = 1308
- [kStatus\\_LPUART\\_RxHardwareOverrun](#) = 1309
- [kStatus\\_LPUART\\_NoiseError](#) = 1310

- `kStatus_LPUART_FramingError` = 1311
- `kStatus_LPUART_ParityError` = 1312
- `kStatus_LPUART_BaudrateNotSupport` = 1313
- `kStatus_LPUART_IdleLineDetected` = 1314
- `kStatus_SAI_TxBusy` = 1900
- `kStatus_SAI_RxBusy` = 1901
- `kStatus_SAI_TxError` = 1902
- `kStatus_SAI_RxError` = 1903
- `kStatus_SAI_QueueFull` = 1904
- `kStatus_SAI_TxIdle` = 1905
- `kStatus_SAI_RxIdle` = 1906
- `kStatus_SMC_StopAbort` = 3900
- `kStatus_UART_TxBusy` = 1000
- `kStatus_UART_RxBusy` = 1001
- `kStatus_UART_TxIdle` = 1002
- `kStatus_UART_RxIdle` = 1003
- `kStatus_UART_TxWatermarkTooLarge` = 1004
- `kStatus_UART_RxWatermarkTooLarge` = 1005
- `kStatus_UART_FlagCannotClearManually` = 1006
- `kStatus_UART_Error` = 1007
- `kStatus_UART_RxRingBufferOverflow` = 1008
- `kStatus_UART_RxHardwareOverflow` = 1009
- `kStatus_UART_NoiseError` = 1010
- `kStatus_UART_FramingError` = 1011
- `kStatus_UART_ParityError` = 1012
- `kStatus_UART_BaudrateNotSupport` = 1013
- `kStatus_UART_IdleLineDetected` = 1014
- `kStatus_NOTIFIER_ErrorNotificationBefore` = 9800
- `kStatus_NOTIFIER_ErrorNotificationAfter` = 9801

## Chapter 5

### Deprecated List

Global [CS42888\\_SetFuncMode](#) ([cs42888\\_handle\\_t](#) \*handle, [cs42888\\_func\\_mode](#) mode)

api, Do not use it anymore. It has been superseded by [CS42888\\_SelectFunctionalMode](#).

Global [ENET\\_StartExtC45SMIRead](#) ([ENET\\_Type](#) \*base, [uint32\\_t](#) phyAddr, [uint32\\_t](#) phyReg)

Do not use this function. It has been superseded by [ENET\\_StartExtC45SMIWriteReg](#) and [ENET\\_StartExtC45SMIReadData](#).

Global [ENET\\_StartExtC45SMIWrite](#) ([ENET\\_Type](#) \*base, [uint32\\_t](#) phyAddr, [uint32\\_t](#) phyReg, [uint32\\_t](#) data)

Do not use this function. It has been superseded by [ENET\\_StartExtC45SMIWriteReg](#) and [ENET\\_StartExtC45SMIWriteData](#).

Global [flexcan\\_clock\\_source\\_t](#)

Do not use the [kFLEXCAN\\_ClkSrcOs](#). It has been superseded [kFLEXCAN\\_ClkSrc0](#)

Do not use the [kFLEXCAN\\_ClkSrcPeri](#). It has been superseded [kFLEXCAN\\_ClkSrc1](#)

Global [MMC\\_PowerOffCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)

Do not use this function. It has been superseded by [MMC\\_SetCardPower](#).

Global [MMC\\_PowerOnCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)

Do not use this function. It has been superseded by [MMC\\_SetCardPower](#).

Global [SAI\\_RxGetDefaultConfig](#) ([sai\\_config\\_t](#) \*config)

Do not use this function. It has been superseded by [SAI\\_GetClassicI2SConfig](#), [SAI\\_GetLeftJustifiedConfig](#), [SAI\\_GetRightJustifiedConfig](#), [SAI\\_GetDSPConfig](#), [SAI\\_GetTDMConfig](#)

Global [SAI\\_RxInit](#) ([I2S\\_Type](#) \*base, const [sai\\_config\\_t](#) \*config)

Do not use this function. It has been superseded by [SAI\\_Init](#)

Global [SAI\\_RxSetFormat](#) ([I2S\\_Type](#) \*base, [sai\\_transfer\\_format\\_t](#) \*format, [uint32\\_t](#) mclkSourceClockHz, [uint32\\_t](#) bclkSourceClockHz)

Do not use this function. It has been superseded by [SAI\\_RxSetConfig](#)

Global [SAI\\_TransferRxSetFormat](#) ([I2S\\_Type](#) \*base, [sai\\_handle\\_t](#) \*handle, [sai\\_transfer\\_format\\_t](#) \*format, [uint32\\_t](#) mclkSourceClockHz, [uint32\\_t](#) bclkSourceClockHz)

Do not use this function. It has been superseded by [SAI\\_TransferRxSetConfig](#)

Global [SAI\\_TransferTxSetFormat](#) ([I2S\\_Type](#) \*base, [sai\\_handle\\_t](#) \*handle, [sai\\_transfer\\_format\\_t](#) \*format, [uint32\\_t](#) mclkSourceClockHz, [uint32\\_t](#) bclkSourceClockHz)

Do not use this function. It has been superseded by [SAI\\_TransferTxSetConfig](#)

**Global [SAI\\_TxGetDefaultConfig](#) ([sai\\_config\\_t](#) \*config)**

Do not use this function. It has been superceded by [SAI\\_GetClassicI2SConfig](#), [SAI\\_GetLeftJustifiedConfig](#), [SAI\\_GetRightJustifiedConfig](#), [SAI\\_GetDSPConfig](#), [SAI\\_GetTDMConfig](#)

**Global [SAI\\_TxInit](#) ([I2S\\_Type](#) \*base, const [sai\\_config\\_t](#) \*config)**

Do not use this function. It has been superceded by [SAI\\_Init](#)

**Global [SAI\\_TxSetFormat](#) ([I2S\\_Type](#) \*base, [sai\\_transfer\\_format\\_t](#) \*format, [uint32\\_t](#) mclkSourceClockHz, [uint32\\_t](#) belkSourceClockHz)**

Do not use this function. It has been superceded by [SAI\\_TxSetConfig](#)

**Global [SD\\_Deinit](#) ([sd\\_card\\_t](#) \*card)**

Do not use this function. It has been superceded by [SD\\_HostDeinit](#), [SD\\_CardDeinit](#). This function deinitializes the specific card and host.

**Global [SD\\_HostReset](#) ([SDMMCHOST\\_CONFIG](#) \*host)**

Do not use this function. It has been superceded by [SD\\_HostDoReset](#).

**Global [SD\\_Init](#) ([sd\\_card\\_t](#) \*card)**

Do not use this function. It has been superceded by [SD\\_HostInit](#), [SD\\_CardInit](#).

**Global [SD\\_PowerOffCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)**

Do not use this function. It has been superceded by [SD\\_SetCardPower](#).

**Global [SD\\_PowerOnCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)**

Do not use this function. It has been superceded by [SD\\_SetCardPower](#).

**Global [SD\\_WaitCardDetectStatus](#) ([SDMMCHOST\\_TYPE](#) \*hostBase, const [sdmmchost\\_detect\\_card\\_t](#) \*cd, bool waitCardStatus)**

Do not use this function. It has been superceded by [SD\\_PollingCardInsert](#).

**Global [SDIO\\_HostReset](#) ([SDMMCHOST\\_CONFIG](#) \*host)**

Do not use this function. It has been superceded by [SDIO\\_HostDoReset](#).

**Global [SDIO\\_PowerOffCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)**

Do not use this function. It has been superceded by [SDIO\\_SetCardPower](#).

**Global [SDIO\\_PowerOnCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)**

Do not use this function. It has been superceded by [SDIO\\_SetCardPower](#).

**Global [SDIO\\_WaitCardDetectStatus](#) ([SDMMCHOST\\_TYPE](#) \*hostBase, const [sdmmchost\\_detect\\_card\\_t](#) \*cd, bool waitCardStatus)**

Do not use this function. It has been superceded by [SDIO\\_PollingCardInsert](#).

**Global [SDMMCHOST\\_PowerOffCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)**

Do not use this function. It has been superceded by [SDMMCHOST\\_SetCardPower](#).

**Global [SDMMCHOST\\_PowerOnCard](#)** (SDMMCHOST\_TYPE \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)

Do not use this function. It has been superseded by [SDMMCHOST\\_SetCardPower..](#)

**Class [sdmmchost\\_pwr\\_card\\_t](#)**

Do not use this structure anymore.

**Global [SDMMCHOST\\_Reset](#)** ([sdmmchost\\_t](#) \*host)

Do not use this function. Application should not call this function, driver is responsible for the host reset..

**Global [SDMMCHOST\\_WaitCardDetectStatus](#)** (SDMMCHOST\_TYPE \*hostBase, const [sdmmchost\\_detect\\_card\\_t](#) \*cd, bool waitCardStatus)

Do not use this function. It has been superseded by [SDMMCHOST\\_PollingCardDetectStatus..](#)

**Global [WM8904\\_SetMasterSlave](#)** ([wm8904\\_handle\\_t](#) \*handle, bool master)

DO NOT USE THIS API ANYMORE. IT HAS BEEN SUPERCEDED BY [WM8904\\_SeMasterClock](#)



## Chapter 6 Clock Driver

### Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (PLL, FLL, and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

### Modules

- [Multipurpose Clock Generator \(MCG\)](#)

### Files

- file [fsl\\_clock.h](#)

### Data Structures

- struct [sim\\_clock\\_config\\_t](#)  
*SIM configuration structure for clock setting. [More...](#)*
- struct [oscer\\_config\\_t](#)  
*OSC configuration for OSCERCLK. [More...](#)*
- struct [osc\\_config\\_t](#)  
*OSC Initialization Configuration Structure. [More...](#)*
- struct [mcg\\_pll\\_config\\_t](#)  
*MCG PLL configuration. [More...](#)*
- struct [mcg\\_config\\_t](#)  
*MCG mode change configuration structure. [More...](#)*

### Macros

- `#define MCG\_CONFIG\_CHECK\_PARAM 0U`  
*Configures whether to check a parameter in a function.*
- `#define FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL 0`  
*Configure whether driver controls clock.*
- `#define MCG\_INTERNAL\_IRC\_48M 48000000U`  
*IRC48M clock frequency in Hz.*
- `#define DMAMUX\_CLOCKS`  
*Clock ip name array for DMAMUX.*
- `#define RTC\_CLOCKS`  
*Clock ip name array for RTC.*
- `#define ENET\_CLOCKS`

- *Clock ip name array for ENET.*  
• #define [PORT\\_CLOCKS](#)
- *Clock ip name array for PORT.*  
• #define [SAI\\_CLOCKS](#)
- *Clock ip name array for SAI.*  
• #define [FLEXBUS\\_CLOCKS](#)
- *Clock ip name array for FLEXBUS.*  
• #define [TSI\\_CLOCKS](#)
- *Clock ip name array for TSI.*  
• #define [LPUART\\_CLOCKS](#)
- *Clock ip name array for LPUART.*  
• #define [EWM\\_CLOCKS](#)
- *Clock ip name array for EWM.*  
• #define [PIT\\_CLOCKS](#)
- *Clock ip name array for PIT.*  
• #define [DSPI\\_CLOCKS](#)
- *Clock ip name array for DSPI.*  
• #define [LPTMR\\_CLOCKS](#)
- *Clock ip name array for LPTMR.*  
• #define [SDHC\\_CLOCKS](#)
- *Clock ip name array for SDHC.*  
• #define [FTM\\_CLOCKS](#)
- *Clock ip name array for FTM.*  
• #define [EDMA\\_CLOCKS](#)
- *Clock ip name array for EDMA.*  
• #define [FLEXCAN\\_CLOCKS](#)
- *Clock ip name array for FLEXCAN.*  
• #define [DAC\\_CLOCKS](#)
- *Clock ip name array for DAC.*  
• #define [ADC16\\_CLOCKS](#)
- *Clock ip name array for ADC16.*  
• #define [SDRAM\\_CLOCKS](#)
- *Clock ip name array for SDRAM.*  
• #define [SYSMPU\\_CLOCKS](#)
- *Clock ip name array for MPU.*  
• #define [VREF\\_CLOCKS](#)
- *Clock ip name array for VREF.*  
• #define [CMT\\_CLOCKS](#)
- *Clock ip name array for CMT.*  
• #define [UART\\_CLOCKS](#)
- *Clock ip name array for UART.*  
• #define [TPM\\_CLOCKS](#)
- *Clock ip name array for TPM.*  
• #define [RNGA\\_CLOCKS](#)
- *Clock ip name array for RNGA.*  
• #define [CRC\\_CLOCKS](#)
- *Clock ip name array for CRC.*  
• #define [I2C\\_CLOCKS](#)
- *Clock ip name array for I2C.*  
• #define [PDB\\_CLOCKS](#)
- *Clock ip name array for PDB.*

- #define `FTF_CLOCKS`  
*Clock ip name array for FTF.*
- #define `CMP_CLOCKS`  
*Clock ip name array for CMP.*
- #define `LPO_CLK_FREQ` 1000U  
*LPO clock frequency.*
- #define `SYS_CLK kCLOCK_CoreSysClk`  
*Peripherals clock source definition.*

## Enumerations

- enum `clock_name_t` {  
`kCLOCK_CoreSysClk`,  
`kCLOCK_PlatClk`,  
`kCLOCK_BusClk`,  
`kCLOCK_FlexBusClk`,  
`kCLOCK_FlashClk`,  
`kCLOCK_FastPeriphClk`,  
`kCLOCK_PllFllSelClk`,  
`kCLOCK_Er32kClk`,  
`kCLOCK_Osc0ErClk`,  
`kCLOCK_Osc1ErClk`,  
`kCLOCK_Osc0ErClkUndiv`,  
`kCLOCK_McgFixedFreqClk`,  
`kCLOCK_McgInternalRefClk`,  
`kCLOCK_McgFllClk`,  
`kCLOCK_McgPll0Clk`,  
`kCLOCK_McgPll1Clk`,  
`kCLOCK_McgExtPllClk`,  
`kCLOCK_McgPeriphClk`,  
`kCLOCK_McgIrc48MClk`,  
`kCLOCK_LpoClk` }  
*Clock name used to get clock frequency.*
- enum `clock_usb_src_t` {  
`kCLOCK_UsbSrcPll0` = `SIM_SOPT2_USBSRC(1U) | SIM_SOPT2_PLLFLLSEL(1U)`,  
`kCLOCK_UsbSrcUsbPfd` = `SIM_SOPT2_USBSRC(1U) | SIM_SOPT2_PLLFLLSEL(2U)`,  
`kCLOCK_UsbSrcIrc48M` = `SIM_SOPT2_USBSRC(1U) | SIM_SOPT2_PLLFLLSEL(3U)`,  
`kCLOCK_UsbSrcExt` = `SIM_SOPT2_USBSRC(0U)`,  
`kCLOCK_UsbSrcUnused` = `(int)0xFFFFFFFFU` }  
*USB clock source definition.*
- enum `clock_usb_phy_src_t` { `kCLOCK_UsbPhySrcExt` = 0U }  
*Source of the USB HS PHY.*
- enum `clock_usb_pfd_src_t` {  
`kCLOCK_UsbPfdSrcExt` = 0U,  
`kCLOCK_UsbPfdSrcFracDivBy4` = 1U,  
`kCLOCK_UsbPfdSrcFracDivBy2` = 2U,  
`kCLOCK_UsbPfdSrcFrac` = 3U }

- *Source of the USB HS PFD clock (USB1PFDCLK)*
- enum `clock_ip_name_t`  
Clock gate name used for `CLOCK_EnableClock/CLOCK_DisableClock`.
- enum `osc_mode_t` {  
  `kOSC_ModeExt` = 0U,  
  `kOSC_ModeOscLowPower` = `MCG_C2_EREFS0_MASK`,  
  `kOSC_ModeOscHighGain` }  
  *OSC work mode.*
- enum `_osc_cap_load` {  
  `kOSC_Cap2P` = `OSC_CR_SC2P_MASK`,  
  `kOSC_Cap4P` = `OSC_CR_SC4P_MASK`,  
  `kOSC_Cap8P` = `OSC_CR_SC8P_MASK`,  
  `kOSC_Cap16P` = `OSC_CR_SC16P_MASK` }  
  *Oscillator capacitor load setting.*
- enum `_oscer_enable_mode` {  
  `kOSC_ErClkEnable` = `OSC_CR_ERCLKEN_MASK`,  
  `kOSC_ErClkEnableInStop` = `OSC_CR_EREFS0_MASK` }  
  *OSCERCLK enable mode.*
- enum `mcg_fll_src_t` {  
  `kMCG_FllSrcExternal`,  
  `kMCG_FllSrcInternal` }  
  *MCG FLL reference clock source select.*
- enum `mcg_irc_mode_t` {  
  `kMCG_IrcSlow`,  
  `kMCG_IrcFast` }  
  *MCG internal reference clock select.*
- enum `mcg_dmx32_t` {  
  `kMCG_Dmx32Default`,  
  `kMCG_Dmx32Fine` }  
  *MCG DCO Maximum Frequency with 32.768 kHz Reference.*
- enum `mcg_drs_t` {  
  `kMCG_DrsLow`,  
  `kMCG_DrsMid`,  
  `kMCG_DrsMidHigh`,  
  `kMCG_DrsHigh` }  
  *MCG DCO range select.*
- enum `mcg_pll_ref_src_t` {  
  `kMCG_PllRefOsc0`,  
  `kMCG_PllRefOsc1` }  
  *MCG PLL reference clock select.*
- enum `mcg_clkout_src_t` {  
  `kMCG_ClkOutSrcOut`,  
  `kMCG_ClkOutSrcInternal`,  
  `kMCG_ClkOutSrcExternal` }  
  *MCGOUT clock source.*
- enum `mcg_atm_select_t` {  
  `kMCG_AtmSel32k`,

- `kMCG_AtmSel4m` }  
*MCG Automatic Trim Machine Select.*
- enum `mcg_oscsel_t` {  
`kMCG_OscselOsc`,  
`kMCG_OscselRtc`,  
`kMCG_OscselIrc` }  
*MCG OSC Clock Select.*
- enum `mcg_pll_clk_select_t` { `kMCG_PllClkSelPll0` }  
*MCG PLLCS select.*
- enum `mcg_monitor_mode_t` {  
`kMCG_MonitorNone`,  
`kMCG_MonitorInt`,  
`kMCG_MonitorReset` }  
*MCG clock monitor mode.*
- enum {  
`kStatus_MCG_ModeUnreachable` = MAKE\_STATUS(kStatusGroup\_MCG, 0U),  
`kStatus_MCG_ModeInvalid` = MAKE\_STATUS(kStatusGroup\_MCG, 1U),  
`kStatus_MCG_AtmBusClockInvalid` = MAKE\_STATUS(kStatusGroup\_MCG, 2U),  
`kStatus_MCG_AtmDesiredFreqInvalid` = MAKE\_STATUS(kStatusGroup\_MCG, 3U),  
`kStatus_MCG_AtmIrcUsed` = MAKE\_STATUS(kStatusGroup\_MCG, 4U),  
`kStatus_MCG_AtmHardwareFail` = MAKE\_STATUS(kStatusGroup\_MCG, 5U),  
`kStatus_MCG_SourceUsed` = MAKE\_STATUS(kStatusGroup\_MCG, 6U) }  
*MCG status.*
- enum {  
`kMCG_Osc0LostFlag` = (1U << 0U),  
`kMCG_Osc0InitFlag` = (1U << 1U),  
`kMCG_RtcOscLostFlag` = (1U << 4U),  
`kMCG_Pll0LostFlag` = (1U << 5U),  
`kMCG_Pll0LockFlag` = (1U << 6U),  
`kMCG_ExtPllLostFlag` = (1U << 9U) }  
*MCG status flags.*
- enum {  
`kMCG_IrcIrkEnable` = MCG\_C1\_IRCLKEN\_MASK,  
`kMCG_IrcIrkEnableInStop` = MCG\_C1\_IREFSTEN\_MASK }  
*MCG internal reference clock (MCGIRCLK) enable mode definition.*
- enum {  
`kMCG_PllEnableIndependent` = MCG\_C5\_PLLCLKEN0\_MASK,  
`kMCG_PllEnableInStop` = MCG\_C5\_PLLSTEN0\_MASK }  
*MCG PLL clock enable mode definition.*
- enum `mcg_mode_t` {

```

kMCG_ModeFEI = 0U,
kMCG_ModeFBI,
kMCG_ModeBLPI,
kMCG_ModeFEE,
kMCG_ModeFBE,
kMCG_ModeBLPE,
kMCG_ModePBE,
kMCG_ModePEE,
kMCG_ModeError }

```

*MCG mode definitions.*

## Functions

- static void [CLOCK\\_EnableClock](#) ([clock\\_ip\\_name\\_t](#) name)  
*Enable the clock for specific IP.*
- static void [CLOCK\\_DisableClock](#) ([clock\\_ip\\_name\\_t](#) name)  
*Disable the clock for specific IP.*
- static void [CLOCK\\_SetEr32kClock](#) ([uint32\\_t](#) src)  
*Set ERCLK32K source.*
- static void [CLOCK\\_SetSdhc0Clock](#) ([uint32\\_t](#) src)  
*Set SDHC0 clock source.*
- static void [CLOCK\\_SetEnetTime0Clock](#) ([uint32\\_t](#) src)  
*Set enet timestamp clock source.*
- static void [CLOCK\\_SetRmii0Clock](#) ([uint32\\_t](#) src)  
*Set RMII clock source.*
- static void [CLOCK\\_SetLpuartClock](#) ([uint32\\_t](#) src)  
*Set LPUART clock source.*
- static void [CLOCK\\_SetTpmClock](#) ([uint32\\_t](#) src)  
*Set TPM clock source.*
- static void [CLOCK\\_SetTraceClock](#) ([uint32\\_t](#) src, [uint32\\_t](#) divValue, [uint32\\_t](#) fracValue)  
*Set debug trace clock source.*
- static void [CLOCK\\_SetPlllfllSelClock](#) ([uint32\\_t](#) src, [uint32\\_t](#) divValue, [uint32\\_t](#) fracValue)  
*Set PLLFLLSEL clock source.*
- static void [CLOCK\\_SetClkOutClock](#) ([uint32\\_t](#) src)  
*Set CLKOUT source.*
- static void [CLOCK\\_SetRtcClkOutClock](#) ([uint32\\_t](#) src)  
*Set RTC\_CLKOUT source.*
- bool [CLOCK\\_EnableUsbhs0Clock](#) ([clock\\_usb\\_src\\_t](#) src, [uint32\\_t](#) freq)  
*Enable USB HS clock.*
- void [CLOCK\\_DisableUsbhs0Clock](#) (void)  
*Disable USB HS clock.*
- bool [CLOCK\\_EnableUsbhs0PhyPllClock](#) ([clock\\_usb\\_phy\\_src\\_t](#) src, [uint32\\_t](#) freq)  
*Enable USB HS PHY PLL clock.*
- void [CLOCK\\_DisableUsbhs0PhyPllClock](#) (void)  
*Disable USB HS PHY PLL clock.*
- void [CLOCK\\_EnableUsbhs0PfdClock](#) ([uint8\\_t](#) frac, [clock\\_usb\\_pfd\\_src\\_t](#) src)  
*Enable USB HS PFD clock.*
- void [CLOCK\\_DisableUsbhs0PfdClock](#) (void)  
*Disable USB HS PFD clock.*
- bool [CLOCK\\_EnableUsbfs0Clock](#) ([clock\\_usb\\_src\\_t](#) src, [uint32\\_t](#) freq)

- *Enable USB FS clock.*
- static void [CLOCK\\_DisableUsbfs0Clock](#) (void)
- *Disable USB FS clock.*
- static void [CLOCK\\_SetOutDiv](#) (uint32\_t outdiv1, uint32\_t outdiv2, uint32\_t outdiv3, uint32\_t outdiv4)
- *System clock divider.*
- uint32\_t [CLOCK\\_GetFreq](#) (clock\_name\_t clockName)
- *Gets the clock frequency for a specific clock name.*
- uint32\_t [CLOCK\\_GetCoreSysClkFreq](#) (void)
- *Get the core clock or system clock frequency.*
- uint32\_t [CLOCK\\_GetPlatClkFreq](#) (void)
- *Get the platform clock frequency.*
- uint32\_t [CLOCK\\_GetBusClkFreq](#) (void)
- *Get the bus clock frequency.*
- uint32\_t [CLOCK\\_GetFlexBusClkFreq](#) (void)
- *Get the flexbus clock frequency.*
- uint32\_t [CLOCK\\_GetFlashClkFreq](#) (void)
- *Get the flash clock frequency.*
- uint32\_t [CLOCK\\_GetPllFllSelClkFreq](#) (void)
- *Get the output clock frequency selected by SIM[PLL\_FLLSEL].*
- uint32\_t [CLOCK\\_GetEr32kClkFreq](#) (void)
- *Get the external reference 32K clock frequency (ERCLK32K).*
- uint32\_t [CLOCK\\_GetOsc0ErClkFreq](#) (void)
- *Get the OSC0 external reference clock frequency (OSC0ERCLK).*
- uint32\_t [CLOCK\\_GetOsc0ErClkDivFreq](#) (void)
- *Get the OSC0 external reference divided clock frequency.*
- uint32\_t [CLOCK\\_GetOsc0ErClkUndivFreq](#) (void)
- *Get the OSC0 external reference undivided clock frequency (OSC0ERCLK\_UNDIV).*
- void [CLOCK\\_SetSimConfig](#) (sim\_clock\_config\_t const \*config)
- *Set the clock configure in SIM module.*
- static void [CLOCK\\_SetSimSafeDivs](#) (void)
- *Set the system clock dividers in SIM to safe value.*

## Variables

- volatile uint32\_t [g\\_xtal0Freq](#)
- *External XTAL0 (OSC0) clock frequency.*
- volatile uint32\_t [g\\_xtal32Freq](#)
- *External XTAL32/EXTAL32/RTC\_CLKIN clock frequency.*

## Driver version

- #define [FSL\\_CLOCK\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 5, 2))
- *CLOCK driver version 2.5.2.*

## MCG frequency functions.

- uint32\_t [CLOCK\\_GetOutClkFreq](#) (void)
- *Gets the MCG output clock (MCGOUTCLK) frequency.*
- uint32\_t [CLOCK\\_GetFllFreq](#) (void)
- *Gets the MCG FLL clock (MCGFLLCLK) frequency.*

- uint32\_t [CLOCK\\_GetInternalRefClkFreq](#) (void)  
*Gets the MCG internal reference clock (MCGIRCLK) frequency.*
- uint32\_t [CLOCK\\_GetFixedFreqClkFreq](#) (void)  
*Gets the MCG fixed frequency clock (MCGFFCLK) frequency.*
- uint32\_t [CLOCK\\_GetPll0Freq](#) (void)  
*Gets the MCG PLL0 clock (MCGPLL0CLK) frequency.*
- uint32\_t [CLOCK\\_GetExtPllFreq](#) (void)  
*Gets the MCG external PLL frequency.*
- void [CLOCK\\_SetExtPllFreq](#) (uint32\_t freq)  
*Sets the MCG external PLL frequency.*

## MCG clock configuration.

- static void [CLOCK\\_SetLowPowerEnable](#) (bool enable)  
*Enables or disables the MCG low power.*
- status\_t [CLOCK\\_SetInternalRefClkConfig](#) (uint8\_t enableMode, mcg\_irc\_mode\_t ircs, uint8\_t fcrdiv)  
*Configures the Internal Reference clock (MCGIRCLK).*
- status\_t [CLOCK\\_SetExternalRefClkConfig](#) (mcg\_oscsel\_t oscsel)  
*Selects the MCG external reference clock.*
- static void [CLOCK\\_SetFllExtRefDiv](#) (uint8\_t frdiv)  
*Set the FLL external reference clock divider value.*
- void [CLOCK\\_EnablePll0](#) (mcg\_pll\_config\_t const \*config)  
*Enables the PLL0 in FLL mode.*
- static void [CLOCK\\_DisablePll0](#) (void)  
*Disables the PLL0 in FLL mode.*
- uint32\_t [CLOCK\\_CalcPllDiv](#) (uint32\_t refFreq, uint32\_t desireFreq, uint8\_t \*prdiv, uint8\_t \*vdiv)  
*Calculates the PLL divider setting for a desired output frequency.*
- void [CLOCK\\_SetPllClkSel](#) (mcg\_pll\_clk\_select\_t pllcs)  
*Set the PLL selection.*

## MCG clock lock monitor functions.

- void [CLOCK\\_SetOsc0MonitorMode](#) (mcg\_monitor\_mode\_t mode)  
*Sets the OSC0 clock monitor mode.*
- void [CLOCK\\_SetRtcOscMonitorMode](#) (mcg\_monitor\_mode\_t mode)  
*Sets the RTC OSC clock monitor mode.*
- void [CLOCK\\_SetPll0MonitorMode](#) (mcg\_monitor\_mode\_t mode)  
*Sets the PLL0 clock monitor mode.*
- void [CLOCK\\_SetExtPllMonitorMode](#) (mcg\_monitor\_mode\_t mode)  
*Sets the external PLL clock monitor mode.*
- uint32\_t [CLOCK\\_GetStatusFlags](#) (void)  
*Gets the MCG status flags.*
- void [CLOCK\\_ClearStatusFlags](#) (uint32\_t mask)  
*Clears the MCG status flags.*

## OSC configuration

- static void [OSC\\_SetExtRefClkConfig](#) (OSC\_Type \*base, oscr\_config\_t const \*config)  
*Configures the OSC external reference clock (OSCERCLK).*
- static void [OSC\\_SetCapLoad](#) (OSC\_Type \*base, uint8\_t capLoad)



- *Sets the capacitor load configuration for the oscillator.*  
void [CLOCK\\_InitOsc0](#) ([osc\\_config\\_t](#) const \*config)
- *Initializes the OSC0.*  
void [CLOCK\\_DeinitOsc0](#) (void)
- *Deinitializes the OSC0.*

## External clock frequency

- static void [CLOCK\\_SetXtal0Freq](#) (uint32\_t freq)  
*Sets the XTAL0 frequency based on board settings.*
- static void [CLOCK\\_SetXtal32Freq](#) (uint32\_t freq)  
*Sets the XTAL32/RTC\_CLKIN frequency based on board settings.*

## IRCs frequency

- void [CLOCK\\_SetSlowIrcFreq](#) (uint32\_t freq)  
*Set the Slow IRC frequency based on the trimmed value.*
- void [CLOCK\\_SetFastIrcFreq](#) (uint32\_t freq)  
*Set the Fast IRC frequency based on the trimmed value.*

## MCG auto-trim machine.

- [status\\_t](#) [CLOCK\\_TrimInternalRefClk](#) (uint32\_t extFreq, uint32\_t desireFreq, uint32\_t \*actualFreq, [mcg\\_atm\\_select\\_t](#) atms)  
*Auto trims the internal reference clock.*

## MCG mode functions.

- [mcg\\_mode\\_t](#) [CLOCK\\_GetMode](#) (void)  
*Gets the current MCG mode.*
- [status\\_t](#) [CLOCK\\_SetFeiMode](#) ([mcg\\_dm32\\_t](#) dm32, [mcg\\_drs\\_t](#) drs, void(\*flStableDelay)(void))  
*Sets the MCG to FEI mode.*
- [status\\_t](#) [CLOCK\\_SetFeeMode](#) (uint8\_t frdiv, [mcg\\_dm32\\_t](#) dm32, [mcg\\_drs\\_t](#) drs, void(\*flStableDelay)(void))  
*Sets the MCG to FEE mode.*
- [status\\_t](#) [CLOCK\\_SetFbiMode](#) ([mcg\\_dm32\\_t](#) dm32, [mcg\\_drs\\_t](#) drs, void(\*flStableDelay)(void))  
*Sets the MCG to FBI mode.*
- [status\\_t](#) [CLOCK\\_SetFbeMode](#) (uint8\_t frdiv, [mcg\\_dm32\\_t](#) dm32, [mcg\\_drs\\_t](#) drs, void(\*flStableDelay)(void))  
*Sets the MCG to FBE mode.*
- [status\\_t](#) [CLOCK\\_SetBlpiMode](#) (void)  
*Sets the MCG to BLPI mode.*
- [status\\_t](#) [CLOCK\\_SetBlpeMode](#) (void)  
*Sets the MCG to BLPE mode.*
- [status\\_t](#) [CLOCK\\_SetPbeMode](#) ([mcg\\_pll\\_clk\\_select\\_t](#) pllcs, [mcg\\_pll\\_config\\_t](#) const \*config)  
*Sets the MCG to PBE mode.*
- [status\\_t](#) [CLOCK\\_SetPeeMode](#) (void)  
*Sets the MCG to PEE mode.*
- [status\\_t](#) [CLOCK\\_ExternalModeToFbeModeQuick](#) (void)  
*Switches the MCG to FBE mode from the external mode.*

- [status\\_t CLOCK\\_InternalModeToFbiModeQuick](#) (void)  
*Switches the MCG to FBI mode from internal modes.*
- [status\\_t CLOCK\\_BootToFeiMode](#) ([mcg\\_dmx32\\_t](#) dmx32, [mcg\\_drs\\_t](#) drs, void(\*fllStableDelay)(void))  
*Sets the MCG to FEI mode during system boot up.*
- [status\\_t CLOCK\\_BootToFeeMode](#) ([mcg\\_oscsel\\_t](#) oscsel, [uint8\\_t](#) frdiv, [mcg\\_dmx32\\_t](#) dmx32, [mcg\\_drs\\_t](#) drs, void(\*fllStableDelay)(void))  
*Sets the MCG to FEE mode during system boot up.*
- [status\\_t CLOCK\\_BootToBlpiMode](#) ([uint8\\_t](#) fcrdiv, [mcg\\_irc\\_mode\\_t](#) ircs, [uint8\\_t](#) ircEnableMode)  
*Sets the MCG to BLPI mode during system boot up.*
- [status\\_t CLOCK\\_BootToBlpeMode](#) ([mcg\\_oscsel\\_t](#) oscsel)  
*Sets the MCG to BLPE mode during system boot up.*
- [status\\_t CLOCK\\_BootToPeeMode](#) ([mcg\\_oscsel\\_t](#) oscsel, [mcg\\_pll\\_clk\\_select\\_t](#) pllcs, [mcg\\_pll\\_config\\_t](#) const \*config)  
*Sets the MCG to PEE mode during system boot up.*
- [status\\_t CLOCK\\_SetMcgConfig](#) ([mcg\\_config\\_t](#) const \*config)  
*Sets the MCG to a target mode.*

## Data Structure Documentation

### 6.2.1 struct sim\_clock\_config\_t

#### Data Fields

- [uint8\\_t pllFllSel](#)  
*PLL/FLL/IRC48M selection.*
- [uint8\\_t pllFllDiv](#)  
*PLL/FLLSEL clock divider divisor.*
- [uint8\\_t pllFllFrac](#)  
*PLL/FLLSEL clock divider fraction.*
- [uint8\\_t er32kSrc](#)  
*ERCLK32K source selection.*
- [uint32\\_t clkdiv1](#)  
*SIM\_CLKDIV1.*

### 6.2.1.0.0.1 Field Documentation

6.2.1.0.0.1.1 `uint8_t sim_clock_config_t::pllFllSel`

6.2.1.0.0.1.2 `uint8_t sim_clock_config_t::pllFllDiv`

6.2.1.0.0.1.3 `uint8_t sim_clock_config_t::pllFllFrac`

6.2.1.0.0.1.4 `uint8_t sim_clock_config_t::er32kSrc`

6.2.1.0.0.1.5 `uint32_t sim_clock_config_t::clkdiv1`

### 6.2.2 struct `oscer_config_t`

#### Data Fields

- `uint8_t enableMode`  
*OSCERCLK enable mode.*
- `uint8_t erclkDiv`  
*Divider for OSCERCLK.*

### 6.2.2.0.0.2 Field Documentation

6.2.2.0.0.2.1 `uint8_t oscer_config_t::enableMode`

OR'ed value of `_oscer_enable_mode`.

6.2.2.0.0.2.2 `uint8_t oscer_config_t::erclkDiv`

### 6.2.3 struct `osc_config_t`

Defines the configuration data structure to initialize the OSC. When porting to a new board, set the following members according to the board setting:

1. `freq`: The external frequency.
2. `workMode`: The OSC module mode.

#### Data Fields

- `uint32_t freq`  
*External clock frequency.*
- `uint8_t capLoad`  
*Capacitor load setting.*
- `osc_mode_t workMode`  
*OSC work mode setting.*
- `oscer_config_t oscerConfig`  
*Configuration for OSCERCLK.*

### 6.2.3.0.0.3 Field Documentation

6.2.3.0.0.3.1 `uint32_t osc_config_t::freq`

6.2.3.0.0.3.2 `uint8_t osc_config_t::capLoad`

6.2.3.0.0.3.3 `osc_mode_t osc_config_t::workMode`

6.2.3.0.0.3.4 `oscer_config_t osc_config_t::oscerConfig`

## 6.2.4 `struct mcg_pll_config_t`

### Data Fields

- `uint8_t enableMode`  
*Enable mode.*
- `uint8_t prdiv`  
*Reference divider PRDIV.*
- `uint8_t vdiv`  
*VCO divider VDIV.*

### 6.2.4.0.0.4 Field Documentation

6.2.4.0.0.4.1 `uint8_t mcg_pll_config_t::enableMode`

OR'ed value of enumeration `_mcg_pll_enable_mode`.

6.2.4.0.0.4.2 `uint8_t mcg_pll_config_t::prdiv`

6.2.4.0.0.4.3 `uint8_t mcg_pll_config_t::vdiv`

## 6.2.5 `struct mcg_config_t`

When porting to a new board, set the following members according to the board setting:

1. `frdiv`: If the FLL uses the external reference clock, set this value to ensure that the external reference clock divided by `frdiv` is in the 31.25 kHz to 39.0625 kHz range.
2. The PLL reference clock divider `PRDIV`: PLL reference clock frequency after `PRDIV` should be in the `FSL_FEATURE_MCG_PLL_REF_MIN` to `FSL_FEATURE_MCG_PLL_REF_MAX` range.

### Data Fields

- `mcg_mode_t mcgMode`  
*MCG mode.*
- `uint8_t irclkEnableMode`  
*MCGIRCLK enable mode.*
- `mcg_irc_mode_t ircs`  
*Source, MCG\_C2[IRCS].*

- `uint8_t fcrdiv`  
*Divider, MCG\_SC[FCRDIV].*
- `uint8_t frdiv`  
*Divider MCG\_C1[FRDIV].*
- `mcg_drs_t drs`  
*DCO range MCG\_C4[DRST\_DRS].*
- `mcg_dmx32_t dmx32`  
*MCG\_C4[DMX32].*
- `mcg_oscsel_t oscsel`  
*OSC select MCG\_C7[OSCSEL].*
- `mcg_pll_config_t pll0Config`  
*MCGPLL0CLK configuration.*
- `mcg_pll_clk_select_t pllcs`  
*PLL select as output, PLLCS.*

#### 6.2.5.0.0.5 Field Documentation

6.2.5.0.0.5.1 `mcg_mode_t mcg_config_t::mcgMode`

6.2.5.0.0.5.2 `uint8_t mcg_config_t::ircclkEnableMode`

6.2.5.0.0.5.3 `mcg_irc_mode_t mcg_config_t::ircs`

6.2.5.0.0.5.4 `uint8_t mcg_config_t::fcrdiv`

6.2.5.0.0.5.5 `uint8_t mcg_config_t::frdiv`

6.2.5.0.0.5.6 `mcg_drs_t mcg_config_t::drs`

6.2.5.0.0.5.7 `mcg_dmx32_t mcg_config_t::dmx32`

6.2.5.0.0.5.8 `mcg_oscsel_t mcg_config_t::oscsel`

6.2.5.0.0.5.9 `mcg_pll_config_t mcg_config_t::pll0Config`

6.2.5.0.0.5.10 `mcg_pll_clk_select_t mcg_config_t::pllcs`

### Macro Definition Documentation

#### 6.3.1 `#define MCG_CONFIG_CHECK_PARAM 0U`

Some MCG settings must be changed with conditions, for example:

1. MCGIRCLK settings, such as the source, divider, and the trim value should not change when MCGIRCLK is used as a system clock source.
2. MCG\_C7[OSCSEL] should not be changed when the external reference clock is used as a system clock source. For example, in FBE/BLPE/PBE modes.
3. The users should only switch between the supported clock modes.

MCG functions check the parameter and MCG status before setting, if not allowed to change, the functions return error. The parameter checking increases code size, if code size is a critical requirement, change [M-](#)

[CG\\_CONFIG\\_CHECK\\_PARAM](#) to 0 to disable parameter checking.

### 6.3.2 **#define FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL 0**

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

Note

All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

### 6.3.3 **#define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 5, 2))**

### 6.3.4 **#define MCG\_INTERNAL\_IRC\_48M 48000000U**

### 6.3.5 **#define DMAMUX\_CLOCKS**

Value:

```
{
    \
    kCLOCK_Dmamux0 \
}
```

### 6.3.6 **#define RTC\_CLOCKS**

Value:

```
{
    \
    kCLOCK_Rtc0 \
}
```

### 6.3.7 **#define ENET\_CLOCKS**

Value:

```
{
    \
    kCLOCK_Enet0 \
}
```

### 6.3.8 #define PORT\_CLOCKS

**Value:**

```
{
    kCLOCK_PortA, kCLOCK_PortB, kCLOCK_PortC, kCLOCK_PortD, kCLOCK_PortE \
}
```

### 6.3.9 #define SAI\_CLOCKS

**Value:**

```
{
    kCLOCK_Sai0 \
}
```

### 6.3.10 #define FLEXBUS\_CLOCKS

**Value:**

```
{
    kCLOCK_Flexbus0 \
}
```

### 6.3.11 #define TSI\_CLOCKS

**Value:**

```
{
    kCLOCK_Tsi0 \
}
```

### 6.3.12 #define LPUART\_CLOCKS

**Value:**

```
{
    kCLOCK_Lpuart0 \
}
```

### 6.3.13 #define EWM\_CLOCKS

Value:

```
{  
    \kCLOCK_Ewm0 \  
}
```

### 6.3.14 #define PIT\_CLOCKS

Value:

```
{  
    \kCLOCK_Pit0 \  
}
```

### 6.3.15 #define DSPI\_CLOCKS

Value:

```
{  
    \kCLOCK_Spi0, kCLOCK_Spi1, kCLOCK_Spi2 \  
}
```

### 6.3.16 #define LPTMR\_CLOCKS

Value:

```
{  
    \kCLOCK_Lptmr0 \  
}
```

### 6.3.17 #define SDHC\_CLOCKS

Value:

```
{  
    \kCLOCK_Sdhc0 \  
}
```



### 6.3.18 #define FTM\_CLOCKS

Value:

```
{  
    kCLOCK_Ftm0, kCLOCK_Ftm1, kCLOCK_Ftm2, kCLOCK_Ftm3 \  
}
```

### 6.3.19 #define EDMA\_CLOCKS

Value:

```
{  
    kCLOCK_Dma0 \  
}
```

### 6.3.20 #define FLEXCAN\_CLOCKS

Value:

```
{  
    kCLOCK_Flexcan0, kCLOCK_Flexcan1 \  
}
```

### 6.3.21 #define DAC\_CLOCKS

Value:

```
{  
    kCLOCK_Dac0, kCLOCK_Dac1 \  
}
```

### 6.3.22 #define ADC16\_CLOCKS

Value:

```
{  
    kCLOCK_Adc0, kCLOCK_Adc1 \  
}
```

### 6.3.23 #define SDRAM\_CLOCKS

Value:

```
{  
    \kCLOCK_Sdramc0 \  
}
```

### 6.3.24 #define SYSMPU\_CLOCKS

Value:

```
{  
    \kCLOCK_Sysmpu0 \  
}
```

### 6.3.25 #define VREF\_CLOCKS

Value:

```
{  
    \kCLOCK_Vref0 \  
}
```

### 6.3.26 #define CMT\_CLOCKS

Value:

```
{  
    \kCLOCK_Cmt0 \  
}
```

### 6.3.27 #define UART\_CLOCKS

Value:

```
{  
    \kCLOCK_Uart0, kCLOCK_Uart1, kCLOCK_Uart2, kCLOCK_Uart3, kCLOCK_Uart4 \  
}
```

### 6.3.28 #define TPM\_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Tpm1, kCLOCK_Tpm2 \
}
```

### 6.3.29 #define RNGA\_CLOCKS

Value:

```
{
    kCLOCK_Rnga0 \
}
```

### 6.3.30 #define CRC\_CLOCKS

Value:

```
{
    kCLOCK_Crc0 \
}
```

### 6.3.31 #define I2C\_CLOCKS

Value:

```
{
    kCLOCK_I2c0, kCLOCK_I2c1, kCLOCK_I2c2, kCLOCK_I2c3 \
}
```

### 6.3.32 #define PDB\_CLOCKS

Value:

```
{
    kCLOCK_Pdb0 \
}
```

### 6.3.33 #define FTF\_CLOCKS

Value:

```
{
    \
    kCLOCK_FtF0 \
}
```

### 6.3.34 #define CMP\_CLOCKS

Value:

```
{
    \
    kCLOCK_Cmp0, kCLOCK_Cmp1, kCLOCK_Cmp2, kCLOCK_Cmp3 \
}
```

### 6.3.35 #define SYS\_CLK kCLOCK\_CoreSysClk

## Enumeration Type Documentation

### 6.4.1 enum clock\_name\_t

Enumerator

*kCLOCK\_CoreSysClk* Core/system clock.  
*kCLOCK\_PlatClk* Platform clock.  
*kCLOCK\_BusClk* Bus clock.  
*kCLOCK\_FlexBusClk* FlexBus clock.  
*kCLOCK\_FlashClk* Flash clock.  
*kCLOCK\_FastPeriphClk* Fast peripheral clock.  
*kCLOCK\_PllFllSelClk* The clock after SIM[PLL/FLLSEL].  
*kCLOCK\_Er32kClk* External reference 32K clock (ERCLK32K)  
*kCLOCK\_Osc0ErClk* OSC0 external reference clock (OSC0ERCLK)  
*kCLOCK\_Osc1ErClk* OSC1 external reference clock (OSC1ERCLK)  
*kCLOCK\_Osc0ErClkUndiv* OSC0 external reference undivided clock(OSC0ERCLK\_UNDIV).  
*kCLOCK\_McgFixedFreqClk* MCG fixed frequency clock (MCGFFCLK)  
*kCLOCK\_McgInternalRefClk* MCG internal reference clock (MCGIRCLK)  
*kCLOCK\_McgFllClk* MCGFLLCLK.  
*kCLOCK\_McgPll0Clk* MCGPLL0CLK.  
*kCLOCK\_McgPll1Clk* MCGPLL1CLK.  
*kCLOCK\_McgExtPllClk* EXT\_PLLCLK.  
*kCLOCK\_McgPeriphClk* MCG peripheral clock (MCGPCLK)  
*kCLOCK\_McgIrc48MClk* MCG IRC48M clock.  
*kCLOCK\_LpoClk* LPO clock.

### 6.4.2 enum clock\_usb\_src\_t

Enumerator

***kCLOCK\_UsbSrcPll0*** Use PLL0.  
***kCLOCK\_UsbSrcUsbPfd*** Use USBPFDCLK.  
***kCLOCK\_UsbSrcIrc48M*** Use IRC48M.  
***kCLOCK\_UsbSrcExt*** Use USB\_CLKIN.  
***kCLOCK\_UsbSrcUnused*** Used when the function does not care the clock source.

### 6.4.3 enum clock\_usb\_phy\_src\_t

Enumerator

***kCLOCK\_UsbPhySrcExt*** Use external crystal.

### 6.4.4 enum clock\_usb\_pfd\_src\_t

Enumerator

***kCLOCK\_UsbPfdSrcExt*** Use external crystal.  
***kCLOCK\_UsbPfdSrcFracDivBy4*** Use PFD\_FRAC output divided by 4.  
***kCLOCK\_UsbPfdSrcFracDivBy2*** Use PFD\_FRAC output divided by 2.  
***kCLOCK\_UsbPfdSrcFrac*** Use PFD\_FRAC output.

### 6.4.5 enum clock\_ip\_name\_t

### 6.4.6 enum osc\_mode\_t

Enumerator

***kOSC\_ModeExt*** Use an external clock.  
***kOSC\_ModeOscLowPower*** Oscillator low power.  
***kOSC\_ModeOscHighGain*** Oscillator high gain.

### 6.4.7 enum \_osc\_cap\_load

Enumerator

***kOSC\_Cap2P*** 2 pF capacitor load

*kOSC\_Cap4P* 4 pF capacitor load  
*kOSC\_Cap8P* 8 pF capacitor load  
*kOSC\_Cap16P* 16 pF capacitor load

#### 6.4.8 enum \_oscer\_enable\_mode

Enumerator

*kOSC\_ErClkEnable* Enable.  
*kOSC\_ErClkEnableInStop* Enable in stop mode.

#### 6.4.9 enum mcg\_fl\_src\_t

Enumerator

*kMCG\_FllSrcExternal* External reference clock is selected.  
*kMCG\_FllSrcInternal* The slow internal reference clock is selected.

#### 6.4.10 enum mcg\_irc\_mode\_t

Enumerator

*kMCG\_IrcSlow* Slow internal reference clock selected.  
*kMCG\_IrcFast* Fast internal reference clock selected.

#### 6.4.11 enum mcg\_dmx32\_t

Enumerator

*kMCG\_Dmx32Default* DCO has a default range of 25%.  
*kMCG\_Dmx32Fine* DCO is fine-tuned for maximum frequency with 32.768 kHz reference.

#### 6.4.12 enum mcg\_drs\_t

Enumerator

*kMCG\_DrsLow* Low frequency range.  
*kMCG\_DrsMid* Mid frequency range.  
*kMCG\_DrsMidHigh* Mid-High frequency range.  
*kMCG\_DrsHigh* High frequency range.

#### 6.4.13 enum mcg\_pll\_ref\_src\_t

Enumerator

*kMCG\_PllRefOsc0* Selects OSC0 as PLL reference clock.

*kMCG\_PllRefOsc1* Selects OSC1 as PLL reference clock.

#### 6.4.14 enum mcg\_clkout\_src\_t

Enumerator

*kMCG\_ClkOutSrcOut* Output of the FLL is selected (reset default)

*kMCG\_ClkOutSrcInternal* Internal reference clock is selected.

*kMCG\_ClkOutSrcExternal* External reference clock is selected.

#### 6.4.15 enum mcg\_atm\_select\_t

Enumerator

*kMCG\_AtmSel32k* 32 kHz Internal Reference Clock selected

*kMCG\_AtmSel4m* 4 MHz Internal Reference Clock selected

#### 6.4.16 enum mcg\_oscsel\_t

Enumerator

*kMCG\_OscselOsc* Selects System Oscillator (OSCCLK)

*kMCG\_OscselRtc* Selects 32 kHz RTC Oscillator.

*kMCG\_OscselIrc* Selects 48 MHz IRC Oscillator.

#### 6.4.17 enum mcg\_pll\_clk\_select\_t

Enumerator

*kMCG\_PllClkSelPll0* PLL0 output clock is selected.

### 6.4.18 enum mcg\_monitor\_mode\_t

Enumerator

*kMCG\_MonitorNone* Clock monitor is disabled.  
*kMCG\_MonitorInt* Trigger interrupt when clock lost.  
*kMCG\_MonitorReset* System reset when clock lost.

### 6.4.19 anonymous enum

Enumeration \_mcg\_status

Enumerator

*kStatus\_MCG\_ModeUnreachable* Can't switch to target mode.  
*kStatus\_MCG\_ModeInvalid* Current mode invalid for the specific function.  
*kStatus\_MCG\_AtmBusClockInvalid* Invalid bus clock for ATM.  
*kStatus\_MCG\_AtmDesiredFreqInvalid* Invalid desired frequency for ATM.  
*kStatus\_MCG\_AtmIrcUsed* IRC is used when using ATM.  
*kStatus\_MCG\_AtmHardwareFail* Hardware fail occurs during ATM.  
*kStatus\_MCG\_SourceUsed* Can't change the clock source because it is in use.

### 6.4.20 anonymous enum

Enumeration \_mcg\_status\_flags\_t

Enumerator

*kMCG\_Osc0LostFlag* OSC0 lost.  
*kMCG\_Osc0InitFlag* OSC0 crystal initialized.  
*kMCG\_RtcOscLostFlag* RTC OSC lost.  
*kMCG\_Pll0LostFlag* PLL0 lost.  
*kMCG\_Pll0LockFlag* PLL0 locked.  
*kMCG\_ExtPllLostFlag* External PLL lost.

### 6.4.21 anonymous enum

Enumeration \_mcg\_ircclk\_enable\_mode

Enumerator

*kMCG\_IrcclkEnable* MCGIRCLK enable.  
*kMCG\_IrcclkEnableInStop* MCGIRCLK enable in stop mode.



### 6.4.22 anonymous enum

Enumeration `_mcg_pll_enable_mode`

Enumerator

***kMCG\_PllEnableIndependent*** MCGPLLCLK enable independent of the MCG clock mode. Generally, the PLL is disabled in FLL modes (FEI/FBI/FEE/FBE). Setting the PLL clock enable independent, enables the PLL in the FLL modes.

***kMCG\_PllEnableInStop*** MCGPLLCLK enable in STOP mode.

### 6.4.23 enum mcg\_mode\_t

Enumerator

***kMCG\_ModeFEI*** FEI - FLL Engaged Internal.

***kMCG\_ModeFBI*** FBI - FLL Bypassed Internal.

***kMCG\_ModeBLPI*** BLPI - Bypassed Low Power Internal.

***kMCG\_ModeFEE*** FEE - FLL Engaged External.

***kMCG\_ModeFBE*** FBE - FLL Bypassed External.

***kMCG\_ModeBLPE*** BLPE - Bypassed Low Power External.

***kMCG\_ModePBE*** PBE - PLL Bypassed External.

***kMCG\_ModePEE*** PEE - PLL Engaged External.

***kMCG\_ModeError*** Unknown mode.

## Function Documentation

### 6.5.1 static void CLOCK\_EnableClock ( clock\_ip\_name\_t name ) [inline], [static]

Parameters

<i>name</i>	Which clock to enable, see <a href="#">clock_ip_name_t</a> .
-------------	--

### 6.5.2 static void CLOCK\_DisableClock ( clock\_ip\_name\_t name ) [inline], [static]

Parameters

<i>name</i>	Which clock to disable, see <a href="#">clock_ip_name_t</a> .
-------------	---

### 6.5.3 static void CLOCK\_SetEr32kClock ( uint32\_t src ) [inline], [static]

Parameters

<i>src</i>	The value to set ERCLK32K clock source.
------------	---

### 6.5.4 static void CLOCK\_SetSdhc0Clock ( uint32\_t src ) [inline], [static]

Parameters

<i>src</i>	The value to set SDHC0 clock source.
------------	--------------------------------------

### 6.5.5 static void CLOCK\_SetEnetTime0Clock ( uint32\_t src ) [inline], [static]

Parameters

<i>src</i>	The value to set enet timestamp clock source.
------------	---

### 6.5.6 static void CLOCK\_SetRmii0Clock ( uint32\_t src ) [inline], [static]

Parameters

<i>src</i>	The value to set RMII clock source.
------------	-------------------------------------

### 6.5.7 static void CLOCK\_SetLpuartClock ( uint32\_t src ) [inline], [static]

Parameters

<i>src</i>	The value to set LPUART clock source.
------------	---------------------------------------

### 6.5.8 static void CLOCK\_SetTpmClock ( uint32\_t *src* ) [inline], [static]

Parameters

<i>src</i>	The value to set TPM clock source.
------------	------------------------------------

### 6.5.9 static void CLOCK\_SetTraceClock ( uint32\_t *src*, uint32\_t *divValue*, uint32\_t *fracValue* ) [inline], [static]

Parameters

<i>src</i>	The value to set debug trace clock source.
<i>divValue</i>	PLLFL clock divider divisor.
<i>fracValue</i>	PLLFL clock divider fraction.

### 6.5.10 static void CLOCK\_SetPllFllSelClock ( uint32\_t *src*, uint32\_t *divValue*, uint32\_t *fracValue* ) [inline], [static]

Parameters

<i>src</i>	The value to set PLLFLLSEL clock source.
<i>divValue</i>	PLLFL clock divider divisor.
<i>fracValue</i>	PLLFL clock divider fraction.

### 6.5.11 static void CLOCK\_SetClkOutClock ( uint32\_t *src* ) [inline], [static]

Parameters

---

<i>src</i>	The value to set CLKOUT source.
------------	---------------------------------

### 6.5.12 static void CLOCK\_SetRtcClkOutClock ( uint32\_t *src* ) [inline], [static]

Parameters

<i>src</i>	The value to set RTC_CLKOUT source.
------------	-------------------------------------

### 6.5.13 bool CLOCK\_EnableUsbhs0Clock ( clock\_usb\_src\_t *src*, uint32\_t *freq* )

This function only enables the access to USB HS peripheral, upper layer should first call the [CLOCK\\_EnableUsbhs0PhyPllClock](#) to enable the PHY clock to use USB HS.

Parameters

<i>src</i>	USB HS does not care about the clock source, here must be <a href="#">kCLOCK_UsbSrcUnused</a> .
<i>freq</i>	USB HS does not care about the clock source, so this parameter is ignored.

Return values

<i>true</i>	The clock is set successfully.
<i>false</i>	The clock source is invalid to get proper USB HS clock.

### 6.5.14 void CLOCK\_DisableUsbhs0Clock ( void )

Disable USB HS clock, this function should not be called after [CLOCK\\_DisableUsbhs0PhyPllClock](#).

### 6.5.15 bool CLOCK\_EnableUsbhs0PhyPllClock ( clock\_usb\_phy\_src\_t *src*, uint32\_t *freq* )

This function enables the internal 480MHz USB PHY PLL clock.

## Parameters

<i>src</i>	USB HS PHY PLL clock source.
<i>freq</i>	The frequency specified by <i>src</i> .

## Return values

<i>true</i>	The clock is set successfully.
<i>false</i>	The clock source is invalid to get proper USB HS clock.

**6.5.16 void CLOCK\_DisableUsbhs0PhyPllClock ( void )**

This function disables USB HS PHY PLL clock.

**6.5.17 void CLOCK\_EnableUsbhs0PfdClock ( uint8\_t *frac*, clock\_usb\_pfd\_src\_t *src* )**

This function enables USB HS PFD clock. It should be called after function [CLOCK\\_EnableUsbhs0PhyPllClock](#). The PFD output clock is selected by the parameter *src*. When the *src* is [kCLOCK\\_UsbPfdSrcExt](#), then the PFD output is from external crystal directly, in this case, the *frac* is not used. In other cases, the PFD\_FRAC output clock frequency is  $480\text{MHz} \times 18 / \text{frac}$ , the PFD output frequency is based on the PFD\_FRAC output.

## Parameters

<i>frac</i>	The value set to PFD_FRAC, it must be in the range of 18 to 35.
<i>src</i>	Source of the USB HS PFD clock (USB1PFDCLK).

**6.5.18 void CLOCK\_DisableUsbhs0PfdClock ( void )**

This function disables USB HS PFD clock. It should be called before function [CLOCK\\_DisableUsbhs0PhyPllClock](#).

**6.5.19 bool CLOCK\_EnableUsbfs0Clock ( clock\_usb\_src\_t *src*, uint32\_t *freq* )**

## Parameters

<i>src</i>	USB FS clock source.
<i>freq</i>	The frequency specified by <i>src</i> .

## Return values

<i>true</i>	The clock is set successfully.
<i>false</i>	The clock source is invalid to get proper USB FS clock.

**6.5.20 static void CLOCK\_DisableUsbfs0Clock ( void ) [inline], [static]**

Disable USB FS clock.

**6.5.21 static void CLOCK\_SetOutDiv ( uint32\_t *outdiv1*, uint32\_t *outdiv2*, uint32\_t *outdiv3*, uint32\_t *outdiv4* ) [inline], [static]**

Set the SIM\_CLKDIV1[OUTDIV1], SIM\_CLKDIV1[OUTDIV2], SIM\_CLKDIV1[OUTDIV3], SIM\_CLKDIV1[OUTDIV4].

## Parameters

<i>outdiv1</i>	Clock 1 output divider value.
<i>outdiv2</i>	Clock 2 output divider value.
<i>outdiv3</i>	Clock 3 output divider value.
<i>outdiv4</i>	Clock 4 output divider value.

**6.5.22 uint32\_t CLOCK\_GetFreq ( clock\_name\_t *clockName* )**

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in *clock\_name\_t*. The MCG must be properly configured before using this function.

## Parameters

---

<i>clockName</i>	Clock names defined in clock_name_t
------------------	-------------------------------------

Returns

Clock frequency value in Hertz

#### 6.5.23 uint32\_t CLOCK\_GetCoreSysClkFreq ( void )

Returns

Clock frequency in Hz.

#### 6.5.24 uint32\_t CLOCK\_GetPlatClkFreq ( void )

Returns

Clock frequency in Hz.

#### 6.5.25 uint32\_t CLOCK\_GetBusClkFreq ( void )

Returns

Clock frequency in Hz.

#### 6.5.26 uint32\_t CLOCK\_GetFlexBusClkFreq ( void )

Returns

Clock frequency in Hz.

#### 6.5.27 uint32\_t CLOCK\_GetFlashClkFreq ( void )

Returns

Clock frequency in Hz.

**6.5.28 uint32\_t CLOCK\_GetPIIFllSelClkFreq ( void )**

Returns

Clock frequency in Hz.

**6.5.29 uint32\_t CLOCK\_GetEr32kClkFreq ( void )**

Returns

Clock frequency in Hz.

**6.5.30 uint32\_t CLOCK\_GetOsc0ErClkFreq ( void )**

Returns

Clock frequency in Hz.

**6.5.31 uint32\_t CLOCK\_GetOsc0ErClkDivFreq ( void )**

Returns

Clock frequency in Hz.

**6.5.32 uint32\_t CLOCK\_GetOsc0ErClkUndivFreq ( void )**

Returns

Clock frequency in Hz.

**6.5.33 void CLOCK\_SetSimConfig ( sim\_clock\_config\_t const \* *config* )**

This function sets system layer clock settings in SIM module.



## Parameters

<i>config</i>	Pointer to the configure structure.
---------------	-------------------------------------

**6.5.34 static void CLOCK\_SetSimSafeDivs ( void ) [inline], [static]**

The system level clocks (core clock, bus clock, flexbus clock and flash clock) must be in allowed ranges. During MCG clock mode switch, the MCG output clock changes then the system level clocks may be out of range. This function could be used before MCG mode change, to make sure system level clocks are in allowed range.

**6.5.35 uint32\_t CLOCK\_GetOutClkFreq ( void )**

This function gets the MCG output clock frequency in Hz based on the current MCG register value.

## Returns

The frequency of MCGOUTCLK.

**6.5.36 uint32\_t CLOCK\_GetFllFreq ( void )**

This function gets the MCG FLL clock frequency in Hz based on the current MCG register value. The FLL is enabled in FEI/FBI/FEE/FBE mode and disabled in low power state in other modes.

## Returns

The frequency of MCGFLLCLK.

**6.5.37 uint32\_t CLOCK\_GetInternalRefClkFreq ( void )**

This function gets the MCG internal reference clock frequency in Hz based on the current MCG register value.

## Returns

The frequency of MCGIRCLK.

**6.5.38 uint32\_t CLOCK\_GetFixedFreqClkFreq ( void )**

This function gets the MCG fixed frequency clock frequency in Hz based on the current MCG register value.

Returns

The frequency of MCGFFCLK.

**6.5.39 uint32\_t CLOCK\_GetPll0Freq ( void )**

This function gets the MCG PLL0 clock frequency in Hz based on the current MCG register value.

Returns

The frequency of MCGPLL0CLK.

**6.5.40 uint32\_t CLOCK\_GetExtPllFreq ( void )**

This function gets the MCG external PLL frequency in Hz.

Returns

The frequency of the MCG external PLL.

**6.5.41 void CLOCK\_SetExtPllFreq ( uint32\_t *freq* )**

This function sets the MCG external PLL frequency in Hz. The MCG external PLL frequency is passed to the MCG driver using this function. Call this function after the external PLL frequency is changed. Otherwise, the APIs, which are used to get the frequency, may return an incorrect value.

Parameters

<i>freq</i>	The frequency of MCG external PLL.
-------------	------------------------------------

**6.5.42 static void CLOCK\_SetLowPowerEnable ( bool *enable* ) [inline],  
[static]**

Enabling the MCG low power disables the PLL and FLL in bypass modes. In other words, in FBE and PBE modes, enabling low power sets the MCG to BLPE mode. In FBI and PBI modes, enabling low power sets the MCG to BLPI mode. When disabling the MCG low power, the PLL or FLL are enabled based on MCG settings.

## Parameters

<i>enable</i>	True to enable MCG low power, false to disable MCG low power.
---------------	---

#### 6.5.43 **status\_t CLOCK\_SetInternalRefClkConfig ( uint8\_t enableMode, mcg\_irc\_mode\_t ircs, uint8\_t fcrdiv )**

This function sets the MCGIRCLK base on parameters. It also selects the IRC source. If the fast IRC is used, this function sets the fast IRC divider. This function also sets whether the MCGIRCLK is enabled in stop mode. Calling this function in FBI/PBI/BLPI modes may change the system clock. As a result, using the function in these modes it is not allowed.

## Parameters

<i>enableMode</i>	MCGIRCLK enable mode, OR'ed value of the enumeration <code>_mcg_ircclk_enable_mode</code> .
<i>ircs</i>	MCGIRCLK clock source, choose fast or slow.
<i>fcrdiv</i>	Fast IRC divider setting (FCRDIV).

## Return values

<i>kStatus_MCG_Source-Used</i>	Because the internal reference clock is used as a clock source, the configuration should not be changed. Otherwise, a glitch occurs.
<i>kStatus_Success</i>	MCGIRCLK configuration finished successfully.

#### 6.5.44 **status\_t CLOCK\_SetExternalRefClkConfig ( mcg\_oscsel\_t oscsel )**

Selects the MCG external reference clock source, changes the MCG\_C7[OSCSEL], and waits for the clock source to be stable. Because the external reference clock should not be changed in FEE/FBE/BLP-E/PBE/PEE modes, do not call this function in these modes.

## Parameters

<i>oscsel</i>	MCG external reference clock source, MCG_C7[OSCSEL].
---------------	--

## Return values

<i>kStatus_MCG_Source-Used</i>	Because the external reference clock is used as a clock source, the configuration should not be changed. Otherwise, a glitch occurs.
<i>kStatus_Success</i>	External reference clock set successfully.

#### 6.5.45 static void CLOCK\_SetFllExtRefDiv ( uint8\_t *frdiv* ) [inline], [static]

Sets the FLL external reference clock divider value, the register MCG\_C1[FRDIV].

Parameters

<i>frdiv</i>	The FLL external reference clock divider value, MCG_C1[FRDIV].
--------------	--

#### 6.5.46 void CLOCK\_EnablePll0 ( mcg\_pll\_config\_t const \* *config* )

This function sets up the PLL0 in FLL mode and reconfigures the PLL0. Ensure that the PLL reference clock is enabled before calling this function and that the PLL0 is not used as a clock source. The function CLOCK\_CalcPllDiv gets the correct PLL divider values.

Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	---

#### 6.5.47 static void CLOCK\_DisablePll0 ( void ) [inline], [static]

This function disables the PLL0 in FLL mode. It should be used together with the [CLOCK\\_EnablePll0](#).

#### 6.5.48 uint32\_t CLOCK\_CalcPllDiv ( uint32\_t *refFreq*, uint32\_t *desireFreq*, uint8\_t \* *prdiv*, uint8\_t \* *vdiv* )

This function calculates the correct reference clock divider (PRDIV) and VCO divider (VDIV) to generate a desired PLL output frequency. It returns the closest frequency match with the corresponding PRDIV/VDIV returned from parameters. If a desired frequency is not valid, this function returns 0.

Parameters

<i>refFreq</i>	PLL reference clock frequency.
<i>desireFreq</i>	Desired PLL output frequency.
<i>prdiv</i>	PRDIV value to generate desired PLL frequency.
<i>vdiv</i>	VDIV value to generate desired PLL frequency.

Returns

Closest frequency match that the PLL was able generate.

#### 6.5.49 void CLOCK\_SetPllClkSel ( mcg\_pll\_clk\_select\_t *pllcs* )

This function sets the PLL selection between PLL0/PLL1/EXTPLL, and waits for change finished.

Parameters

<i>pllcs</i>	The PLL to select.
--------------	--------------------

#### 6.5.50 void CLOCK\_SetOsc0MonitorMode ( mcg\_monitor\_mode\_t *mode* )

This function sets the OSC0 clock monitor mode. See [mcg\\_monitor\\_mode\\_t](#) for details.

Parameters

<i>mode</i>	Monitor mode to set.
-------------	----------------------

#### 6.5.51 void CLOCK\_SetRtcOscMonitorMode ( mcg\_monitor\_mode\_t *mode* )

This function sets the RTC OSC clock monitor mode. See [mcg\\_monitor\\_mode\\_t](#) for details.

Parameters

<i>mode</i>	Monitor mode to set.
-------------	----------------------

#### 6.5.52 void CLOCK\_SetPll0MonitorMode ( mcg\_monitor\_mode\_t *mode* )

This function sets the PLL0 clock monitor mode. See [mcg\\_monitor\\_mode\\_t](#) for details.

## Parameters

<i>mode</i>	Monitor mode to set.
-------------	----------------------

### 6.5.53 void CLOCK\_SetExtPIIMonitorMode ( mcg\_monitor\_mode\_t *mode* )

This function sets the external PLL clock monitor mode. See [mcg\\_monitor\\_mode\\_t](#) for details.

## Parameters

<i>mode</i>	Monitor mode to set.
-------------	----------------------

### 6.5.54 uint32\_t CLOCK\_GetStatusFlags ( void )

This function gets the MCG clock status flags. All status flags are returned as a logical OR of the enumeration refer to [\\_mcg\\_status\\_flags\\_t](#). To check a specific flag, compare the return value with the flag.

## Example:

```
* To check the clock lost lock status of OSC0 and PLL0.
* uint32_t mcgFlags;
*
* mcgFlags = CLOCK_GetStatusFlags();
*
* if (mcgFlags & kMCG_Osc0LostFlag)
* {
*     OSC0 clock lock lost. Do something.
* }
*
* if (mcgFlags & kMCG_Pll0LostFlag)
* {
*     PLL0 clock lock lost. Do something.
* }
*
```

## Returns

Logical OR value of the enumeration [\\_mcg\\_status\\_flags\\_t](#).

### 6.5.55 void CLOCK\_ClearStatusFlags ( uint32\_t *mask* )

This function clears the MCG clock lock lost status. The parameter is a logical OR value of the flags to clear. See the enumeration [\\_mcg\\_status\\_flags\\_t](#).

## Example:

```
* To clear the clock lost lock status flags of OSC0 and PLL0.
*
* CLOCK_ClearStatusFlags(kMCG_Osc0LostFlag | kMCG_Pll0LostFlag);
*
```

## Parameters

<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <code>_mcg_status_flags_t</code> .
-------------	--

### 6.5.56 static void OSC\_SetExtRefClkConfig ( OSC\_Type \* *base*, oscr\_config\_t const \* *config* ) [inline], [static]

This function configures the OSC external reference clock (OSCERCLK). This is an example to enable the OSCERCLK in normal and stop modes and also set the output divider to 1:

```
oscer_config_t config =
{
    .enableMode = kOSC_ErClkEnable |
                kOSC_ErClkEnableInStop,
    .erclkDiv   = 1U,
};

OSC_SetExtRefClkConfig(OSC, &config);
```

## Parameters

<i>base</i>	OSC peripheral address.
<i>config</i>	Pointer to the configuration structure.

### 6.5.57 static void OSC\_SetCapLoad ( OSC\_Type \* *base*, uint8\_t *capLoad* ) [inline], [static]

This function sets the specified capacitors configuration for the oscillator. This should be done in the early system level initialization function call based on the system configuration.

## Parameters

<i>base</i>	OSC peripheral address.
<i>capLoad</i>	OR'ed value for the capacitor load option, see <a href="#">_osc_cap_load</a> .

## Example:

To enable only 2 pF and 8 pF capacitor load, please use like this.

```
OSC_SetCapLoad(OSC, kOSC_Cap2P | kOSC_Cap8P);
```

### 6.5.58 void CLOCK\_InitOsc0 ( osc\_config\_t const \* *config* )

This function initializes the OSC0 according to the board configuration.

## Parameters

<i>config</i>	Pointer to the OSC0 configuration structure.
---------------	--

**6.5.59 void CLOCK\_DeinitOsc0 ( void )**

This function deinitializes the OSC0.

**6.5.60 static void CLOCK\_SetXtal0Freq ( uint32\_t *freq* ) [inline], [static]**

## Parameters

<i>freq</i>	The XTAL0/EXTAL0 input clock frequency in Hz.
-------------	---

**6.5.61 static void CLOCK\_SetXtal32Freq ( uint32\_t *freq* ) [inline], [static]**

## Parameters

<i>freq</i>	The XTAL32/EXTAL32/RTC_CLKIN input clock frequency in Hz.
-------------	---

**6.5.62 void CLOCK\_SetSlowIrcFreq ( uint32\_t *freq* )**

## Parameters

<i>freq</i>	The Slow IRC frequency input clock frequency in Hz.
-------------	---

**6.5.63 void CLOCK\_SetFastIrcFreq ( uint32\_t *freq* )**

## Parameters

<i>freq</i>	The Fast IRC frequency input clock frequency in Hz.
-------------	---



### 6.5.64 **status\_t** **CLOCK\_TrimInternalRefClk** ( **uint32\_t** *extFreq*, **uint32\_t** *desireFreq*, **uint32\_t** \* *actualFreq*, **mcg\_atm\_select\_t** *atms* )

This function trims the internal reference clock by using the external clock. If successful, it returns the `kStatus_Success` and the frequency after trimming is received in the parameter `actualFreq`. If an error occurs, the error code is returned.

Parameters

<i>extFreq</i>	External clock frequency, which should be a bus clock.
<i>desireFreq</i>	Frequency to trim to.
<i>actualFreq</i>	Actual frequency after trimming.
<i>atms</i>	Trim fast or slow internal reference clock.

Return values

<i>kStatus_Success</i>	ATM success.
<i>kStatus_MCG_AtmBus-ClockInvalid</i>	The bus clock is not in allowed range for the ATM.
<i>kStatus_MCG_Atm-DesiredFreqInvalid</i>	MCGIRCLK could not be trimmed to the desired frequency.
<i>kStatus_MCG_AtmIrc-Used</i>	Could not trim because MCGIRCLK is used as a bus clock source.
<i>kStatus_MCG_Atm-HardwareFail</i>	Hardware fails while trimming.

### 6.5.65 **mcg\_mode\_t** **CLOCK\_GetMode** ( **void** )

This function checks the MCG registers and determines the current MCG mode.

Returns

Current MCG mode or error code; See [mcg\\_mode\\_t](#).

### 6.5.66 **status\_t** **CLOCK\_SetFeiMode** ( **mcg\_dm32\_t** *dmx32*, **mcg\_drs\_t** *drs*, **void**(\*)(**void**) *flStableDelay* )

This function sets the MCG to FEI mode. If setting to FEI mode fails from the current mode, this function returns an error.

## Parameters

<i>dmx32</i>	DMX32 in FEI mode.
<i>drs</i>	The DCO range selection.
<i>fllStableDelay</i>	Delay function to ensure that the FLL is stable. Passing NULL does not cause a delay.

## Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

## Note

If *dmx32* is set to *kMCG\_Dmx32Fine*, the slow IRC must not be trimmed to a frequency above 32768 Hz.

### 6.5.67 **status\_t** CLOCK\_SetFeeMode ( **uint8\_t** *frdiv*, **mcg\_dmx32\_t** *dmx32*, **mcg\_drs\_t** *drs*, **void(\*)**(**void**) *fllStableDelay* )

This function sets the MCG to FEE mode. If setting to FEE mode fails from the current mode, this function returns an error.

## Parameters

<i>frdiv</i>	FLL reference clock divider setting, FRDIV.
<i>dmx32</i>	DMX32 in FEE mode.
<i>drs</i>	The DCO range selection.
<i>fllStableDelay</i>	Delay function to make sure FLL is stable. Passing NULL does not cause a delay.

## Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

**6.5.68** `status_t CLOCK_SetFbiMode ( mcg_dmx32_t dmx32, mcg_drs_t drs,  
void(*)(void) flStableDelay )`

This function sets the MCG to FBI mode. If setting to FBI mode fails from the current mode, this function returns an error.

## Parameters

<i>dmx32</i>	DMX32 in FBI mode.
<i>drs</i>	The DCO range selection.
<i>fllStableDelay</i>	Delay function to make sure FLL is stable. If the FLL is not used in FBI mode, this parameter can be NULL. Passing NULL does not cause a delay.

## Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

## Note

If `dmx32` is set to `kMCG_Dmx32Fine`, the slow IRC must not be trimmed to frequency above 32768 Hz.

### 6.5.69 **status\_t CLOCK\_SetFbeMode ( uint8\_t frdiv, mcg\_dmx32\_t dmx32, mcg\_drs\_t drs, void(\*) (void) fllStableDelay )**

This function sets the MCG to FBE mode. If setting to FBE mode fails from the current mode, this function returns an error.

## Parameters

<i>frdiv</i>	FLL reference clock divider setting, FRDIV.
<i>dmx32</i>	DMX32 in FBE mode.
<i>drs</i>	The DCO range selection.
<i>fllStableDelay</i>	Delay function to make sure FLL is stable. If the FLL is not used in FBE mode, this parameter can be NULL. Passing NULL does not cause a delay.

## Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
-------------------------------------	--------------------------------------

<i>kStatus_Success</i>	Switched to the target mode successfully.
------------------------	---

#### 6.5.70 **status\_t** **CLOCK\_SetBlpiMode ( void )**

This function sets the MCG to BLPI mode. If setting to BLPI mode fails from the current mode, this function returns an error.

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

#### 6.5.71 **status\_t** **CLOCK\_SetBlpeMode ( void )**

This function sets the MCG to BLPE mode. If setting to BLPE mode fails from the current mode, this function returns an error.

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

#### 6.5.72 **status\_t** **CLOCK\_SetPbeMode ( mcg\_pll\_clk\_select\_t *pllcs*, mcg\_pll\_config\_t *const* \* *config* )**

This function sets the MCG to PBE mode. If setting to PBE mode fails from the current mode, this function returns an error.

Parameters

<i>pllcs</i>	The PLL selection, PLLCS.
<i>config</i>	Pointer to the PLL configuration.

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

Note

1. The parameter `pllcs` selects the PLL. For platforms with only one PLL, the parameter `pllcs` is kept for interface compatibility.
2. The parameter `config` is the PLL configuration structure. On some platforms, it is possible to choose the external PLL directly, which renders the configuration structure not necessary. In this case, pass in NULL. For example: `CLOCK_SetPbeMode(kMCG_OscselOsc, kMCG_Pll-ClkSelExtPll, NULL);`

### 6.5.73 `status_t CLOCK_SetPeeMode ( void )`

This function sets the MCG to PEE mode.

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

Note

This function only changes the CLKS to use the PLL/FLL output. If the PRDIV/VDIV are different than in the PBE mode, set them up in PBE mode and wait. When the clock is stable, switch to PEE mode.

### 6.5.74 `status_t CLOCK_ExternalModeToFbeModeQuick ( void )`

This function switches the MCG from external modes (PEE/PBE/BLPE/FEE) to the FBE mode quickly. The external clock is used as the system clock source and PLL is disabled. However, the FLL settings are not configured. This is a lite function with a small code size, which is useful during the mode switch. For example, to switch from PEE mode to FEI mode:

```
* CLOCK_ExternalModeToFbeModeQuick();
* CLOCK_SetFeiMode(...);
*
```

Return values

<i>kStatus_Success</i>	Switched successfully.
<i>kStatus_MCG_Mode-Invalid</i>	If the current mode is not an external mode, do not call this function.

### 6.5.75 status\_t CLOCK\_InternalModeToFbiModeQuick ( void )

This function switches the MCG from internal modes (PEI/PBI/BLPI/FEI) to the FBI mode quickly. The MCGIRCLK is used as the system clock source and PLL is disabled. However, FLL settings are not configured. This is a lite function with a small code size, which is useful during the mode switch. For example, to switch from PEI mode to FEE mode:

```
* CLOCK_InternalModeToFbiModeQuick();
* CLOCK_SetFeeMode(...);
*
```

Return values

<i>kStatus_Success</i>	Switched successfully.
<i>kStatus_MCG_Mode-Invalid</i>	If the current mode is not an internal mode, do not call this function.

### 6.5.76 status\_t CLOCK\_BootToFeiMode ( mcg\_dm32\_t dm32, mcg\_drs\_t drs, void(\*) (void) flStableDelay )

This function sets the MCG to FEI mode from the reset mode. It can also be used to set up MCG during system boot up.

Parameters

<i>dm32</i>	DMX32 in FEI mode.
<i>drs</i>	The DCO range selection.
<i>flStableDelay</i>	Delay function to ensure that the FLL is stable.

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

## Note

If `dmx32` is set to `kMCG_Dmx32Fine`, the slow IRC must not be trimmed to frequency above 32768 Hz.

### 6.5.77 `status_t CLOCK_BootToFeeMode ( mcg_oscsel_t oscsel, uint8_t frdiv, mcg_dmx32_t dmx32, mcg_drs_t drs, void(*)(void) flStableDelay )`

This function sets MCG to FEE mode from the reset mode. It can also be used to set up the MCG during system boot up.

## Parameters

<i>oscsel</i>	OSC clock select, OSCSEL.
<i>frdiv</i>	FLL reference clock divider setting, FRDIV.
<i>dmx32</i>	DMX32 in FEE mode.
<i>drs</i>	The DCO range selection.
<i>flStableDelay</i>	Delay function to ensure that the FLL is stable.

## Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

### 6.5.78 `status_t CLOCK_BootToBlpiMode ( uint8_t fcrdiv, mcg_irc_mode_t ircs, uint8_t ircEnableMode )`

This function sets the MCG to BLPI mode from the reset mode. It can also be used to set up the MCG during system boot up.

## Parameters

<i>fcrdiv</i>	Fast IRC divider, FCRDIV.
<i>ircs</i>	The internal reference clock to select, IRCS.
<i>ircEnableMode</i>	The MCGIRCLK enable mode, OR'ed value of the enumeration <code>_mcg_ircclk_enable_mode</code> .



Return values

<i>kStatus_MCG_Source-Used</i>	Could not change MCGIRCLK setting.
<i>kStatus_Success</i>	Switched to the target mode successfully.

### 6.5.79 status\_t CLOCK\_BootToBlpeMode ( mcg\_oscsel\_t *oscsel* )

This function sets the MCG to BLPE mode from the reset mode. It can also be used to set up the MCG during system boot up.

Parameters

<i>oscsel</i>	OSC clock select, MCG_C7[OSCSEL].
---------------	-----------------------------------

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

### 6.5.80 status\_t CLOCK\_BootToPeeMode ( mcg\_oscsel\_t *oscsel*, mcg\_pll\_clk\_select\_t *pllcs*, mcg\_pll\_config\_t const \* *config* )

This function sets the MCG to PEE mode from reset mode. It can also be used to set up the MCG during system boot up.

Parameters

<i>oscsel</i>	OSC clock select, MCG_C7[OSCSEL].
<i>pllcs</i>	The PLL selection, PLLCS.
<i>config</i>	Pointer to the PLL configuration.

Return values

<i>kStatus_MCG_Mode-Unreachable</i>	Could not switch to the target mode.
<i>kStatus_Success</i>	Switched to the target mode successfully.

### 6.5.81 `status_t CLOCK_SetMcgConfig ( mcg_config_t const * config )`

This function sets MCG to a target mode defined by the configuration structure. If switching to the target mode fails, this function chooses the correct path.

## Parameters

<i>config</i>	Pointer to the target MCG mode configuration structure.
---------------	---

## Returns

Return `kStatus_Success` if switched successfully; Otherwise, it returns an error code `_mcg_status`.

## Note

If the external clock is used in the target mode, ensure that it is enabled. For example, if the OSC0 is used, set up OSC0 correctly before calling this function.

## Variable Documentation

**6.6.1 volatile uint32\_t g\_xtal0Freq**

The XTAL0/EXTAL0 (OSC0) clock frequency in Hz. When the clock is set up, use the function `CLOCK_SetXtal0Freq` to set the value in the clock driver. For example, if XTAL0 is 8 MHz:

```
* Set up the OSC0
* CLOCK_InitOsc0(...);
* Set the XTAL0 value to the clock driver.
* CLOCK_SetXtal0Freq(8000000);
*
```

This is important for the multicore platforms where only one core needs to set up the OSC0 using the `CLOCK_InitOsc0`. All other cores need to call the `CLOCK_SetXtal0Freq` to get a valid clock frequency.

**6.6.2 volatile uint32\_t g\_xtal32Freq**

The XTAL32/EXTAL32/RTC\_CLKIN clock frequency in Hz. When the clock is set up, use the function `CLOCK_SetXtal32Freq` to set the value in the clock driver.

This is important for the multicore platforms where only one core needs to set up the clock. All other cores need to call the `CLOCK_SetXtal32Freq` to get a valid clock frequency.

## Multipurpose Clock Generator (MCG)

The MCUXpresso SDK provides a peripheral driver for the module of MCUXpresso SDK devices.

### 6.7.1 Function description

MCG driver provides these functions:

- Functions to get the MCG clock frequency.
- Functions to configure the MCG clock, such as PLLCLK and MCGIRCLK.
- Functions for the MCG clock lock lost monitor.
- Functions for the OSC configuration.
- Functions for the MCG auto-trim machine.
- Functions for the MCG mode.

#### 6.7.1.1 MCG frequency functions

MCG module provides clocks, such as MCGOUTCLK, MCGIRCLK, MCGFFCLK, MCGFLLCLK, and MCGPLLCLK. The MCG driver provides functions to get the frequency of these clocks, such as [CLOCK\\_GetOutClkFreq\(\)](#), [CLOCK\\_GetInternalRefClkFreq\(\)](#), [CLOCK\\_GetFixedFreqClkFreq\(\)](#), [CLOCK\\_GetFllFreq\(\)](#), [CLOCK\\_GetPlloFreq\(\)](#), [CLOCK\\_GetPll1Freq\(\)](#), and [CLOCK\\_GetExtPl1Freq\(\)](#). These functions get the clock frequency based on the current MCG registers.

#### 6.7.1.2 MCG clock configuration

The MCG driver provides functions to configure the internal reference clock (MCGIRCLK), the external reference clock, and MCGPLLCLK.

The function [CLOCK\\_SetInternalRefClkConfig\(\)](#) configures the MCGIRCLK, including the source and the divider. Do not change MCGIRCLK when the MCG mode is BLPI/FBI/PBI because the MCGIRCLK is used as a system clock in these modes and changing settings makes the system clock unstable.

The function [CLOCK\\_SetExternalRefClkConfig\(\)](#) configures the external reference clock source (MCG\_C7[OSCSEL]). Do not call this function when the MCG mode is BLPE/FBE/PBE/FEE/PEE because the external reference clock is used as a clock source in these modes. Changing the external reference clock source requires at least a 50 microseconds wait. The function [CLOCK\\_SetExternalRefClkConfig\(\)](#) implements a for loop delay internally. The for loop delay assumes that the system clock is 96 MHz, which ensures at least 50 micro seconds delay. However, when the system clock is slow, the delay time may significantly increase. This for loop count can be optimized for better performance for specific cases.

The MCGPLLCLK is disabled in FBE/FEE/FBI/FEI modes by default. Applications can enable the MCGPLLCLK in these modes using the functions [CLOCK\\_EnablePllo\(\)](#) and [CLOCK\\_EnablePll1\(\)](#). To enable the MCGPLLCLK, the PLL reference clock divider (PRDIV) and the PLL VCO divider (VDIV) must be set to a proper value. The function [CLOCK\\_CalcPlldiv\(\)](#) helps to get the PRDIV/VDIV.

### 6.7.1.3 MCG clock lock monitor functions

The MCG module monitors the OSC and the PLL clock lock status. The MCG driver provides the functions to set the clock monitor mode, check the clock lost status, and clear the clock lost status.

### 6.7.1.4 OSC configuration

The MCG is needed together with the OSC module to enable the OSC clock. The function [CLOCK\\_InitOsc0\(\)](#) [CLOCK\\_InitOsc1](#) uses the MCG and OSC to initialize the OSC. The OSC should be configured based on the board design.

### 6.7.1.5 MCG auto-trim machine

The MCG provides an auto-trim machine to trim the MCG internal reference clock based on the external reference clock (BUS clock). During clock trimming, the MCG must not work in FEI/FBI/BLPI/PBI/PEI modes. The function [CLOCK\\_TrimInternalRefClk\(\)](#) is used for the auto clock trimming.

### 6.7.1.6 MCG mode functions

The function [CLOCK\\_GetMcgMode](#) returns the current MCG mode. The MCG can only switch between the neighbouring modes. If the target mode is not current mode's neighbouring mode, the application must choose the proper switch path. For example, to switch to PEE mode from FEI mode, use FEI -> FBE -> PBE -> PEE.

For the MCG modes, the MCG driver provides three kinds of functions:

The first type of functions involve functions [CLOCK\\_SetXxxMode](#), such as [CLOCK\\_SetFeiMode\(\)](#). These functions only set the MCG mode from neighbouring modes. If switching to the target mode directly from current mode is not possible, the functions return an error.

The second type of functions are the functions [CLOCK\\_BootToXxxMode](#), such as [CLOCK\\_BootToFeiMode\(\)](#). These functions set the MCG to specific modes from reset mode. Because the source mode and target mode are specific, these functions choose the best switch path. The functions are also useful to set up the system clock during boot up.

The third type of functions is the [CLOCK\\_SetMcgConfig\(\)](#). This function chooses the right path to switch to the target mode. It is easy to use, but introduces a large code size.

Whenever the FLL settings change, there should be a 1 millisecond delay to ensure that the FLL is stable. The function [CLOCK\\_SetMcgConfig\(\)](#) implements a for loop delay internally to ensure that the FLL is stable. The for loop delay assumes that the system clock is 96 MHz, which ensures at least 1 millisecond delay. However, when the system clock is slow, the delay time may increase significantly. The for loop count can be optimized for better performance according to a specific use case.

## 6.7.2 Typical use case

The function `CLOCK_SetMcgConfig` is used to switch between any modes. However, this heavy-light function introduces a large code size. This section shows how to use the mode function to implement a quick and light-weight switch between typical specific modes. Note that the step to enable the external clock is not included in the following steps. Enable the corresponding clock before using it as a clock source.

### 6.7.2.1 Switch between BLPI and FEI

Use case	Steps	Functions
BLPI -> FEI	BLPI -> FBI	<code>CLOCK_InternalModeToFbiModeQuick(...)</code>
	FBI -> FEI	<code>CLOCK_SetFeiMode(...)</code>
	Configure MCGIRCLK if need	<code>CLOCK_SetInternalRefClkConfig(...)</code>
FEI -> BLPI	Configure MCGIRCLK if need	<code>CLOCK_SetInternalRefClkConfig(...)</code>
	FEI -> FBI	<code>CLOCK_SetFbiMode(...)</code> with <code>flStableDelay=NULL</code>
	FBI -> BLPI	<code>CLOCK_SetLowPowerEnable(true)</code>

### 6.7.2.2 Switch between BLPI and FEE

Use case	Steps	Functions
BLPI -> FEE	BLPI -> FBI	<code>CLOCK_InternalModeToFbiModeQuick(...)</code>
	Change external clock source if need	<code>CLOCK_SetExternalRefClkConfig(...)</code>
	FBI -> FEE	<code>CLOCK_SetFeeMode(...)</code>
FEE -> BLPI	Configure MCGIRCLK if need	<code>CLOCK_SetInternalRefClkConfig(...)</code>
	FEE -> FBI	<code>CLOCK_SetFbiMode(...)</code> with <code>flStableDelay=NULL</code>
	FBI -> BLPI	<code>CLOCK_SetLowPowerEnable(true)</code>

### 6.7.2.3 Switch between BLPI and PEE

Use case	Steps	Functions
BLPI -> PEE	BLPI -> FBI	CLOCK_InternalModeToFbi-ModeQuick(...)
	Change external clock source if need	CLOCK_SetExternalRefClk-Config(...)
	FBI -> FBE	CLOCK_SetFbeMode(...) // fl-StableDelay=NULL
	FBE -> PBE	CLOCK_SetPbeMode(...)
	PBE -> PEE	CLOCK_SetPeeMode(...)
PEE -> BLPI	PEE -> FBE	CLOCK_ExternalModeToFbe-ModeQuick(...)
	Configure MCGIRCLK if need	CLOCK_SetInternalRefClk-Config(...)
	FBE -> FBI	CLOCK_SetFbiMode(...) with flStableDelay=NULL
	FBI -> BLPI	CLOCK_SetLowPower-Enable(true)

### 6.7.2.4 Switch between BLPE and PEE

This table applies when using the same external clock source (MCG\_C7[OSCSEL]) in BLPE mode and PEE mode.

Use case	Steps	Functions
BLPE -> PEE	BLPE -> PBE	CLOCK_SetPbeMode(...)
	PBE -> PEE	CLOCK_SetPeeMode(...)
PEE -> BLPE	PEE -> FBE	CLOCK_ExternalModeToFbe-ModeQuick(...)
	FBE -> BLPE	CLOCK_SetLowPower-Enable(true)

If using different external clock sources (MCG\_C7[OSCSEL]) in BLPE mode and PEE mode, call the [CLOCK\\_SetExternalRefClkConfig\(\)](#) in FBI or FEI mode to change the external reference clock.

Use case	Steps	Functions
	BLPE -> FBE	CLOCK_ExternalModeToFbe-ModeQuick(...)

## Multipurpose Clock Generator (MCG)

	FBE -> FBI	CLOCK_SetFbiMode(...) with flStableDelay=NULL
	Change source	CLOCK_SetExternalRefClkConfig(...)
	FBI -> FBE	CLOCK_SetFbeMode(...) with flStableDelay=NULL
	FBE -> PBE	CLOCK_SetPbeMode(...)
	PBE -> PEE	CLOCK_SetPeeMode(...)
PEE -> BLPE	PEE -> FBE	CLOCK_ExternalModeToFbeModeQuick(...)
	FBE -> FBI	CLOCK_SetFbiMode(...) with flStableDelay=NULL
	Change source	CLOCK_SetExternalRefClkConfig(...)
	PBI -> FBE	CLOCK_SetFbeMode(...) with flStableDelay=NULL
	FBE -> BLPE	CLOCK_SetLowPowerEnable(true)

### 6.7.2.5 Switch between BLPE and FEE

This table applies when using the same external clock source (MCG\_C7[OSCSEL]) in BLPE mode and FEE mode.

Use case	Steps	Functions
BLPE -> FEE	BLPE -> FBE	CLOCK_ExternalModeToFbeModeQuick(...)
	FBE -> FEE	CLOCK_SetFeeMode(...)
FEE -> BLPE	PEE -> FBE	CLOCK_SetPbeMode(...)
	FBE -> BLPE	CLOCK_SetLowPowerEnable(true)

If using different external clock sources (MCG\_C7[OSCSEL]) in BLPE mode and FEE mode, call the [CLOCK\\_SetExternalRefClkConfig\(\)](#) in FBI or FEI mode to change the external reference clock.

Use case	Steps	Functions
BLPE -> FEE	BLPE -> FBE	CLOCK_ExternalModeToFbeModeQuick(...)



	FBE -> FBI	CLOCK_SetFbiMode(...) with fllStableDelay=NULL
	Change source	CLOCK_SetExternalRefClk-Config(...)
	FBI -> FEE	CLOCK_SetFeeMode(...)
FEE -> BLPE	FEE -> FBI	CLOCK_SetFbiMode(...) with fllStableDelay=NULL
	Change source	CLOCK_SetExternalRefClk-Config(...)
	PBI -> FBE	CLOCK_SetFbeMode(...) with fllStableDelay=NULL
	FBE -> BLPE	CLOCK_SetLowPower-Enable(true)

### 6.7.2.6 Switch between BLPI and PEI

Use case	Steps	Functions
BLPI -> PEI	BLPI -> PBI	CLOCK_SetPbiMode(...)
	PBI -> PEI	CLOCK_SetPeiMode(...)
	Configure MCGIRCLK if need	CLOCK_SetInternalRefClk-Config(...)
PEI -> BLPI	Configure MCGIRCLK if need	CLOCK_SetInternalRefClk-Config
	PEI -> FBI	CLOCK_InternalModeToFbi-ModeQuick(...)
	FBI -> BLPI	CLOCK_SetLowPower-Enable(true)

### 6.7.3 Code Configuration Option

#### 6.7.3.1 MCG\_USER\_CONFIG\_FLL\_STABLE\_DELAY\_EN

When switching to use FLL with function [CLOCK\\_SetFeiMode\(\)](#) and [CLOCK\\_SetFeeMode\(\)](#), there is an internal function [CLOCK\\_FllStableDelay\(\)](#). It is used to delay a few ms so that to wait the FLL to be stable enough. By default, it is implemented in driver code like the following:

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mcg. Once user is willing to create his own delay function, just assert the macro MCG\_USER\_CONFIG\_FLL-STABLE\_DELAY\_EN, and then define function [CLOCK\\_FllStableDelay](#) in the application code.

## Chapter 7

# ADC16: 16-bit SAR Analog-to-Digital Converter Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the 16-bit SAR Analog-to-Digital Converter (ADC16) module of MCUXpresso SDK devices.

### Typical use case

#### 7.2.1 Polling Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/adc16

#### 7.2.2 Interrupt Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/adc16

### Data Structures

- struct [adc16\\_config\\_t](#)  
*ADC16 converter configuration. [More...](#)*
- struct [adc16\\_hardware\\_compare\\_config\\_t](#)  
*ADC16 Hardware comparison configuration. [More...](#)*
- struct [adc16\\_channel\\_config\\_t](#)  
*ADC16 channel conversion configuration. [More...](#)*

### Enumerations

- enum [\\_adc16\\_channel\\_status\\_flags](#) { [kADC16\\_ChannelConversionDoneFlag](#) = ADC\_SC1\_COCON\_MASK }
  - enum [\\_adc16\\_status\\_flags](#) {  
[kADC16\\_ActiveFlag](#) = ADC\_SC2\_ADACT\_MASK,  
[kADC16\\_CalibrationFailedFlag](#) = ADC\_SC3\_CALF\_MASK }
  - enum [adc16\\_channel\\_mux\\_mode\\_t](#) {  
[kADC16\\_ChannelMuxA](#) = 0U,  
[kADC16\\_ChannelMuxB](#) = 1U }
- Channel multiplexer mode for each channel.*

- enum `adc16_clock_divider_t` {  
`kADC16_ClockDivider1` = 0U,  
`kADC16_ClockDivider2` = 1U,  
`kADC16_ClockDivider4` = 2U,  
`kADC16_ClockDivider8` = 3U }  
*Clock divider for the converter.*
- enum `adc16_resolution_t` {  
`kADC16_Resolution8or9Bit` = 0U,  
`kADC16_Resolution12or13Bit` = 1U,  
`kADC16_Resolution10or11Bit` = 2U,  
`kADC16_ResolutionSE8Bit` = `kADC16_Resolution8or9Bit`,  
`kADC16_ResolutionSE12Bit` = `kADC16_Resolution12or13Bit`,  
`kADC16_ResolutionSE10Bit` = `kADC16_Resolution10or11Bit`,  
`kADC16_ResolutionDF9Bit` = `kADC16_Resolution8or9Bit`,  
`kADC16_ResolutionDF13Bit` = `kADC16_Resolution12or13Bit`,  
`kADC16_ResolutionDF11Bit` = `kADC16_Resolution10or11Bit`,  
`kADC16_Resolution16Bit` = 3U,  
`kADC16_ResolutionSE16Bit` = `kADC16_Resolution16Bit`,  
`kADC16_ResolutionDF16Bit` = `kADC16_Resolution16Bit` }  
*Converter's resolution.*
- enum `adc16_clock_source_t` {  
`kADC16_ClockSourceAlt0` = 0U,  
`kADC16_ClockSourceAlt1` = 1U,  
`kADC16_ClockSourceAlt2` = 2U,  
`kADC16_ClockSourceAlt3` = 3U,  
`kADC16_ClockSourceAsynchronousClock` = `kADC16_ClockSourceAlt3` }  
*Clock source.*
- enum `adc16_long_sample_mode_t` {  
`kADC16_LongSampleCycle24` = 0U,  
`kADC16_LongSampleCycle16` = 1U,  
`kADC16_LongSampleCycle10` = 2U,  
`kADC16_LongSampleCycle6` = 3U,  
`kADC16_LongSampleDisabled` = 4U }  
*Long sample mode.*
- enum `adc16_reference_voltage_source_t` {  
`kADC16_ReferenceVoltageSourceVref` = 0U,  
`kADC16_ReferenceVoltageSourceValt` = 1U }  
*Reference voltage source.*
- enum `adc16_hardware_average_mode_t` {  
`kADC16_HardwareAverageCount4` = 0U,  
`kADC16_HardwareAverageCount8` = 1U,  
`kADC16_HardwareAverageCount16` = 2U,  
`kADC16_HardwareAverageCount32` = 3U,  
`kADC16_HardwareAverageDisabled` = 4U }  
*Hardware average mode.*
- enum `adc16_hardware_compare_mode_t` {

```

kADC16_HardwareCompareMode0 = 0U,
kADC16_HardwareCompareMode1 = 1U,
kADC16_HardwareCompareMode2 = 2U,
kADC16_HardwareCompareMode3 = 3U }

```

*Hardware compare mode.*

## Driver version

- #define `FSL_ADC16_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 0)`)  
*ADC16 driver version 2.2.0.*

## Initialization

- void `ADC16_Init` (`ADC_Type *base`, const `adc16_config_t *config`)  
*Initializes the ADC16 module.*
- void `ADC16_Deinit` (`ADC_Type *base`)  
*De-initializes the ADC16 module.*
- void `ADC16_GetDefaultConfig` (`adc16_config_t *config`)  
*Gets an available pre-defined settings for the converter's configuration.*
- `status_t` `ADC16_DoAutoCalibration` (`ADC_Type *base`)  
*Automates the hardware calibration.*
- static void `ADC16_SetOffsetValue` (`ADC_Type *base`, `int16_t` value)  
*Sets the offset value for the conversion result.*

## Advanced Features

- static void `ADC16_EnableDMA` (`ADC_Type *base`, bool enable)  
*Enables generating the DMA trigger when the conversion is complete.*
- static void `ADC16_EnableHardwareTrigger` (`ADC_Type *base`, bool enable)  
*Enables the hardware trigger mode.*
- void `ADC16_SetChannelMuxMode` (`ADC_Type *base`, `adc16_channel_mux_mode_t` mode)  
*Sets the channel mux mode.*
- void `ADC16_SetHardwareCompareConfig` (`ADC_Type *base`, const `adc16_hardware_compare_config_t *config`)  
*Configures the hardware compare mode.*
- void `ADC16_SetHardwareAverage` (`ADC_Type *base`, `adc16_hardware_average_mode_t` mode)  
*Sets the hardware average mode.*
- `uint32_t` `ADC16_GetStatusFlags` (`ADC_Type *base`)  
*Gets the status flags of the converter.*
- void `ADC16_ClearStatusFlags` (`ADC_Type *base`, `uint32_t` mask)  
*Clears the status flags of the converter.*

## Conversion Channel

- void `ADC16_SetChannelConfig` (`ADC_Type *base`, `uint32_t` channelGroup, const `adc16_channel_config_t *config`)  
*Configures the conversion channel.*
- static `uint32_t` `ADC16_GetChannelConversionValue` (`ADC_Type *base`, `uint32_t` channelGroup)  
*Gets the conversion value.*
- `uint32_t` `ADC16_GetChannelStatusFlags` (`ADC_Type *base`, `uint32_t` channelGroup)

*Gets the status flags of channel.*

## Data Structure Documentation

### 7.3.1 struct adc16\_config\_t

#### Data Fields

- [adc16\\_reference\\_voltage\\_source\\_t](#) referenceVoltageSource  
*Select the reference voltage source.*
- [adc16\\_clock\\_source\\_t](#) clockSource  
*Select the input clock source to converter.*
- bool [enableAsynchronousClock](#)  
*Enable the asynchronous clock output.*
- [adc16\\_clock\\_divider\\_t](#) clockDivider  
*Select the divider of input clock source.*
- [adc16\\_resolution\\_t](#) resolution  
*Select the sample resolution mode.*
- [adc16\\_long\\_sample\\_mode\\_t](#) longSampleMode  
*Select the long sample mode.*
- bool [enableHighSpeed](#)  
*Enable the high-speed mode.*
- bool [enableLowPower](#)  
*Enable low power.*
- bool [enableContinuousConversion](#)  
*Enable continuous conversion mode.*
- [adc16\\_hardware\\_average\\_mode\\_t](#) hardwareAverageMode  
*Set hardware average mode.*

**7.3.1.0.0.6 Field Documentation****7.3.1.0.0.6.1** `adc16_reference_voltage_source_t` `adc16_config_t::referenceVoltageSource`**7.3.1.0.0.6.2** `adc16_clock_source_t` `adc16_config_t::clockSource`**7.3.1.0.0.6.3** `bool` `adc16_config_t::enableAsynchronousClock`**7.3.1.0.0.6.4** `adc16_clock_divider_t` `adc16_config_t::clockDivider`**7.3.1.0.0.6.5** `adc16_resolution_t` `adc16_config_t::resolution`**7.3.1.0.0.6.6** `adc16_long_sample_mode_t` `adc16_config_t::longSampleMode`**7.3.1.0.0.6.7** `bool` `adc16_config_t::enableHighSpeed`**7.3.1.0.0.6.8** `bool` `adc16_config_t::enableLowPower`**7.3.1.0.0.6.9** `bool` `adc16_config_t::enableContinuousConversion`**7.3.1.0.0.6.10** `adc16_hardware_average_mode_t` `adc16_config_t::hardwareAverageMode`**7.3.2 struct `adc16_hardware_compare_config_t`****Data Fields**

- `adc16_hardware_compare_mode_t` `hardwareCompareMode`  
*Select the hardware compare mode.*
- `int16_t` `value1`  
*Setting value1 for hardware compare mode.*
- `int16_t` `value2`  
*Setting value2 for hardware compare mode.*

**7.3.2.0.0.7 Field Documentation****7.3.2.0.0.7.1** `adc16_hardware_compare_mode_t` `adc16_hardware_compare_config_t::hardwareCompareMode`See "`adc16_hardware_compare_mode_t`".**7.3.2.0.0.7.2** `int16_t` `adc16_hardware_compare_config_t::value1`**7.3.2.0.0.7.3** `int16_t` `adc16_hardware_compare_config_t::value2`**7.3.3 struct `adc16_channel_config_t`****Data Fields**

- `uint32_t` `channelNumber`

- *Setting the conversion channel number.*  
bool [enableInterruptOnConversionCompleted](#)  
*Generate an interrupt request once the conversion is completed.*
- bool [enableDifferentialConversion](#)  
*Using Differential sample mode.*

### 7.3.3.0.0.8 Field Documentation

#### 7.3.3.0.0.8.1 uint32\_t adc16\_channel\_config\_t::channelNumber

The available range is 0-31. See channel connection information for each chip in Reference Manual document.

#### 7.3.3.0.0.8.2 bool adc16\_channel\_config\_t::enableInterruptOnConversionCompleted

#### 7.3.3.0.0.8.3 bool adc16\_channel\_config\_t::enableDifferentialConversion

## Macro Definition Documentation

### 7.4.1 #define FSL\_ADC16\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

## Enumeration Type Documentation

### 7.5.1 enum \_adc16\_channel\_status\_flags

Enumerator

***kADC16\_ChannelConversionDoneFlag*** Conversion done.

### 7.5.2 enum \_adc16\_status\_flags

Enumerator

***kADC16\_ActiveFlag*** Converter is active.

***kADC16\_CalibrationFailedFlag*** Calibration is failed.

### 7.5.3 enum adc16\_channel\_mux\_mode\_t

For some ADC16 channels, there are two pin selections in channel multiplexer. For example, ADC0\_SE4a and ADC0\_SE4b are the different channels that share the same channel number.

Enumerator

***kADC16\_ChannelMuxA*** For channel with channel mux a.

***kADC16\_ChannelMuxB*** For channel with channel mux b.

### 7.5.4 enum adc16\_clock\_divider\_t

Enumerator

- kADC16\_ClockDivider1* For divider 1 from the input clock to the module.
- kADC16\_ClockDivider2* For divider 2 from the input clock to the module.
- kADC16\_ClockDivider4* For divider 4 from the input clock to the module.
- kADC16\_ClockDivider8* For divider 8 from the input clock to the module.

### 7.5.5 enum adc16\_resolution\_t

Enumerator

- kADC16\_Resolution8or9Bit* Single End 8-bit or Differential Sample 9-bit.
- kADC16\_Resolution12or13Bit* Single End 12-bit or Differential Sample 13-bit.
- kADC16\_Resolution10or11Bit* Single End 10-bit or Differential Sample 11-bit.
- kADC16\_ResolutionSE8Bit* Single End 8-bit.
- kADC16\_ResolutionSE12Bit* Single End 12-bit.
- kADC16\_ResolutionSE10Bit* Single End 10-bit.
- kADC16\_ResolutionDF9Bit* Differential Sample 9-bit.
- kADC16\_ResolutionDF13Bit* Differential Sample 13-bit.
- kADC16\_ResolutionDF11Bit* Differential Sample 11-bit.
- kADC16\_Resolution16Bit* Single End 16-bit or Differential Sample 16-bit.
- kADC16\_ResolutionSE16Bit* Single End 16-bit.
- kADC16\_ResolutionDF16Bit* Differential Sample 16-bit.

### 7.5.6 enum adc16\_clock\_source\_t

Enumerator

- kADC16\_ClockSourceAlt0* Selection 0 of the clock source.
- kADC16\_ClockSourceAlt1* Selection 1 of the clock source.
- kADC16\_ClockSourceAlt2* Selection 2 of the clock source.
- kADC16\_ClockSourceAlt3* Selection 3 of the clock source.
- kADC16\_ClockSourceAsynchronousClock* Using internal asynchronous clock.

### 7.5.7 enum adc16\_long\_sample\_mode\_t

Enumerator

- kADC16\_LongSampleCycle24* 20 extra ADCK cycles, 24 ADCK cycles total.
- kADC16\_LongSampleCycle16* 12 extra ADCK cycles, 16 ADCK cycles total.



***kADC16\_LongSampleCycle10*** 6 extra ADCK cycles, 10 ADCK cycles total.

***kADC16\_LongSampleCycle6*** 2 extra ADCK cycles, 6 ADCK cycles total.

***kADC16\_LongSampleDisabled*** Disable the long sample feature.

### 7.5.8 enum adc16\_reference\_voltage\_source\_t

Enumerator

***kADC16\_ReferenceVoltageSourceVref*** For external pins pair of VrefH and VrefL.

***kADC16\_ReferenceVoltageSourceValt*** For alternate reference pair of ValtH and ValtL.

### 7.5.9 enum adc16\_hardware\_average\_mode\_t

Enumerator

***kADC16\_HardwareAverageCount4*** For hardware average with 4 samples.

***kADC16\_HardwareAverageCount8*** For hardware average with 8 samples.

***kADC16\_HardwareAverageCount16*** For hardware average with 16 samples.

***kADC16\_HardwareAverageCount32*** For hardware average with 32 samples.

***kADC16\_HardwareAverageDisabled*** Disable the hardware average feature.

### 7.5.10 enum adc16\_hardware\_compare\_mode\_t

Enumerator

***kADC16\_HardwareCompareMode0***  $x < \text{value1}$ .

***kADC16\_HardwareCompareMode1***  $x > \text{value1}$ .

***kADC16\_HardwareCompareMode2*** if  $\text{value1} \leq \text{value2}$ , then  $x < \text{value1} \parallel x > \text{value2}$ ; else,  $\text{value1} > x > \text{value2}$ .

***kADC16\_HardwareCompareMode3*** if  $\text{value1} \leq \text{value2}$ , then  $\text{value1} \leq x \leq \text{value2}$ ; else  $x > \text{value1} \parallel x \leq \text{value2}$ .

## Function Documentation

### 7.6.1 void ADC16\_Init ( ADC\_Type \* *base*, const adc16\_config\_t \* *config* )

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>config</i>	Pointer to configuration structure. See "adc16_config_t".

**7.6.2 void ADC16\_Deinit ( ADC\_Type \* *base* )**

## Parameters

<i>base</i>	ADC16 peripheral base address.
-------------	--------------------------------

**7.6.3 void ADC16\_GetDefaultConfig ( adc16\_config\_t \* *config* )**

This function initializes the converter configuration structure with available settings. The default values are as follows.

```

*  config->referenceVoltageSource    = kADC16_ReferenceVoltageSourceVref
*      ;
*  config->clockSource               = kADC16_ClockSourceAsynchronousClock
*      ;
*  config->enableAsynchronousClock   = true;
*  config->clockDivider              = kADC16_ClockDivider8;
*  config->resolution                = kADC16_ResolutionSE12Bit;
*  config->longSampleMode            = kADC16_LongSampleDisabled;
*  config->enableHighSpeed           = false;
*  config->enableLowPower            = false;
*  config->enableContinuousConversion = false;
*

```

## Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	---

**7.6.4 status\_t ADC16\_DoAutoCalibration ( ADC\_Type \* *base* )**

This auto calibration helps to adjust the plus/minus side gain automatically. Execute the calibration before using the converter. Note that the hardware trigger should be used during the calibration.

## Parameters

<i>base</i>	ADC16 peripheral base address.
-------------	--------------------------------

## Returns

Execution status.

## Return values

<i>kStatus_Success</i>	Calibration is done successfully.
<i>kStatus_Fail</i>	Calibration has failed.

### 7.6.5 static void ADC16\_SetOffsetValue ( ADC\_Type \* *base*, int16\_t *value* ) [inline], [static]

This offset value takes effect on the conversion result. If the offset value is not zero, the reading result is subtracted by it. Note, the hardware calibration fills the offset value automatically.

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>value</i>	Setting offset value.

### 7.6.6 static void ADC16\_EnableDMA ( ADC\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>enable</i>	Switcher of the DMA feature. "true" means enabled, "false" means not enabled.

### 7.6.7 static void ADC16\_EnableHardwareTrigger ( ADC\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>enable</i>	Switcher of the hardware trigger feature. "true" means enabled, "false" means not enabled.

### 7.6.8 void ADC16\_SetChannelMuxMode ( ADC\_Type \* *base*, adc16\_channel\_mux\_mode\_t *mode* )

Some sample pins share the same channel index. The channel mux mode decides which pin is used for an indicated channel.

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>mode</i>	Setting channel mux mode. See "adc16_channel_mux_mode_t".

### 7.6.9 void ADC16\_SetHardwareCompareConfig ( ADC\_Type \* *base*, const adc16\_hardware\_compare\_config\_t \* *config* )

The hardware compare mode provides a way to process the conversion result automatically by using hardware. Only the result in the compare range is available. To compare the range, see "adc16\_hardware\_compare\_mode\_t" or the appropriate reference manual for more information.

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>config</i>	Pointer to the "adc16_hardware_compare_config_t" structure. Passing "NULL" disables the feature.

### 7.6.10 void ADC16\_SetHardwareAverage ( ADC\_Type \* *base*, adc16\_hardware\_average\_mode\_t *mode* )

The hardware average mode provides a way to process the conversion result automatically by using hardware. The multiple conversion results are accumulated and averaged internally making them easier to read.

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>mode</i>	Setting the hardware average mode. See "adc16_hardware_average_mode_t".

**7.6.11 uint32\_t ADC16\_GetStatusFlags ( ADC\_Type \* *base* )**

## Parameters

<i>base</i>	ADC16 peripheral base address.
-------------	--------------------------------

## Returns

Flags' mask if indicated flags are asserted. See "\_adc16\_status\_flags".

**7.6.12 void ADC16\_ClearStatusFlags ( ADC\_Type \* *base*, uint32\_t *mask* )**

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>mask</i>	Mask value for the cleared flags. See "_adc16_status_flags".

**7.6.13 void ADC16\_SetChannelConfig ( ADC\_Type \* *base*, uint32\_t *channelGroup*, const adc16\_channel\_config\_t \* *config* )**

This operation triggers the conversion when in software trigger mode. When in hardware trigger mode, this API configures the channel while the external trigger source helps to trigger the conversion.

Note that the "Channel Group" has a detailed description. To allow sequential conversions of the ADC to be triggered by internal peripherals, the ADC has more than one group of status and control registers, one for each conversion. The channel group parameter indicates which group of registers are used, for example, channel group 0 is for Group A registers and channel group 1 is for Group B registers. The channel groups are used in a "ping-pong" approach to control the ADC operation. At any point, only one of the channel groups is actively controlling ADC conversions. The channel group 0 is used for both software and hardware trigger modes. Channel group 1 and greater indicates multiple channel group registers for use only in hardware trigger mode. See the chip configuration information in the appropriate MCU reference manual for the number of SC1n registers (channel groups) specific to this device. Channel group 1 or greater are not used for software trigger operation. Therefore, writing to these channel groups does not initiate a new conversion. Updating the channel group 0 while a different channel group is

actively controlling a conversion is allowed and vice versa. Writing any of the channel group registers while that specific channel group is actively controlling a conversion aborts the current conversion.

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>channelGroup</i>	Channel group index.
<i>config</i>	Pointer to the "adc16_channel_config_t" structure for the conversion channel.

#### 7.6.14 static uint32\_t ADC16\_GetChannelConversionValue ( ADC\_Type \* *base*, uint32\_t *channelGroup* ) [inline], [static]

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>channelGroup</i>	Channel group index.

## Returns

Conversion value.

#### 7.6.15 uint32\_t ADC16\_GetChannelStatusFlags ( ADC\_Type \* *base*, uint32\_t *channelGroup* )

## Parameters

<i>base</i>	ADC16 peripheral base address.
<i>channelGroup</i>	Channel group index.

## Returns

Flags' mask if indicated flags are asserted. See "\_adc16\_channel\_status\_flags".

## Chapter 8

# CACHE: LMEM CACHE Memory Controller

The MCUXpresso SDK provides a peripheral driver for the CACHE Controller of MCUXpresso SDK devices.

The CACHE driver is created to help the user more easily operate the cache memory. The APIs for basic operations are including the following three levels: 1L. The L1 cache driver API. This level provides the level 1 caches controller drivers. The L1 caches in this arch is the previous the local memory controller (LMEM).

2L. The unified cache driver API. This level provides many APIs for unified cache driver APIs for combined L1 and L2 cache maintain operations. This is provided for SDK drivers (DMA, ENET, USDHC, etc) which should do the cache maintenance in their transactional APIs. Because in this arch, there is no L2 cache so the unified cache driver API directly calls only L1 driver APIs.

## Function groups

### 8.1.1 L1 CACHE Operation

The L1 CACHE has both code cache and data cache. This function group provides two independent API groups for both code cache and data cache. There are Enable/Disable APIs for code cache and data cache control and cache maintenance operations as Invalidate/Clean/CleanInvalidate by all and by address range.



## Chapter 9

# CMP: Analog Comparator Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Analog Comparator (CMP) module of MCU-Xpresso SDK devices.

The CMP driver is a basic comparator with advanced features. The APIs for the basic comparator enable the CMP to compare the two voltages of the two input channels and create the output of the comparator result. The APIs for advanced features can be used as the plug-in functions based on the basic comparator. They can process the comparator's output with hardware support.

### Typical use case

#### 9.2.1 Polling Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmp`

#### 9.2.2 Interrupt Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmp`

### Data Structures

- struct `cmp_config_t`  
*Configures the comparator. [More...](#)*
- struct `cmp_filter_config_t`  
*Configures the filter. [More...](#)*
- struct `cmp_dac_config_t`  
*Configures the internal DAC. [More...](#)*

### Enumerations

- enum `_cmp_interrupt_enable` {  
    `kCMP_OutputRisingInterruptEnable` = `CMP_SCR_IER_MASK`,  
    `kCMP_OutputFallingInterruptEnable` = `CMP_SCR_IEF_MASK` }  
*Interrupt enable/disable mask.*
- enum `_cmp_status_flags` {  
    `kCMP_OutputRisingEventFlag` = `CMP_SCR_CFR_MASK`,  
    `kCMP_OutputFallingEventFlag` = `CMP_SCR_CFF_MASK`,  
    `kCMP_OutputAssertEventFlag` = `CMP_SCR_COUT_MASK` }  
*Status flags' mask.*

- enum `cmp_hysteresis_mode_t` {  
`kCMP_HysteresisLevel0` = 0U,  
`kCMP_HysteresisLevel1` = 1U,  
`kCMP_HysteresisLevel2` = 2U,  
`kCMP_HysteresisLevel3` = 3U }  
*CMP Hysteresis mode.*
- enum `cmp_reference_voltage_source_t` {  
`kCMP_VrefSourceVin1` = 0U,  
`kCMP_VrefSourceVin2` = 1U }  
*CMP Voltage Reference source.*

## Driver version

- #define `FSL_CMP_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 2)`)  
*CMP driver version 2.0.2.*

## Initialization

- void `CMP_Init` (`CMP_Type *base`, const `cmp_config_t *config`)  
*Initializes the CMP.*
- void `CMP_Deinit` (`CMP_Type *base`)  
*De-initializes the CMP module.*
- static void `CMP_Enable` (`CMP_Type *base`, bool enable)  
*Enables/disables the CMP module.*
- void `CMP_GetDefaultConfig` (`cmp_config_t *config`)  
*Initializes the CMP user configuration structure.*
- void `CMP_SetInputChannels` (`CMP_Type *base`, uint8\_t positiveChannel, uint8\_t negativeChannel)  
*Sets the input channels for the comparator.*

## Advanced Features

- void `CMP_EnableDMA` (`CMP_Type *base`, bool enable)  
*Enables/disables the DMA request for rising/falling events.*
- static void `CMP_EnableWindowMode` (`CMP_Type *base`, bool enable)  
*Enables/disables the window mode.*
- static void `CMP_EnablePassThroughMode` (`CMP_Type *base`, bool enable)  
*Enables/disables the pass through mode.*
- void `CMP_SetFilterConfig` (`CMP_Type *base`, const `cmp_filter_config_t *config`)  
*Configures the filter.*
- void `CMP_SetDACConfig` (`CMP_Type *base`, const `cmp_dac_config_t *config`)  
*Configures the internal DAC.*
- void `CMP_EnableInterrupts` (`CMP_Type *base`, uint32\_t mask)  
*Enables the interrupts.*
- void `CMP_DisableInterrupts` (`CMP_Type *base`, uint32\_t mask)  
*Disables the interrupts.*

## Results

- uint32\_t `CMP_GetStatusFlags` (`CMP_Type *base`)  
*Gets the status flags.*

- void [CMP\\_ClearStatusFlags](#) (CMP\_Type \*base, uint32\_t mask)  
*Clears the status flags.*

## Data Structure Documentation

### 9.3.1 struct cmp\_config\_t

#### Data Fields

- bool [enableCmp](#)  
*Enable the CMP module.*
- [cmp\\_hysteresis\\_mode\\_t](#) [hysteresisMode](#)  
*CMP Hysteresis mode.*
- bool [enableHighSpeed](#)  
*Enable High-speed (HS) comparison mode.*
- bool [enableInvertOutput](#)  
*Enable the inverted comparator output.*
- bool [useUnfilteredOutput](#)  
*Set the compare output(COUT) to equal COUTA(true) or COUT(false).*
- bool [enablePinOut](#)  
*The comparator output is available on the associated pin.*
- bool [enableTriggerMode](#)  
*Enable the trigger mode.*

#### 9.3.1.0.0.9 Field Documentation

9.3.1.0.0.9.1 bool cmp\_config\_t::enableCmp

9.3.1.0.0.9.2 cmp\_hysteresis\_mode\_t cmp\_config\_t::hysteresisMode

9.3.1.0.0.9.3 bool cmp\_config\_t::enableHighSpeed

9.3.1.0.0.9.4 bool cmp\_config\_t::enableInvertOutput

9.3.1.0.0.9.5 bool cmp\_config\_t::useUnfilteredOutput

9.3.1.0.0.9.6 bool cmp\_config\_t::enablePinOut

9.3.1.0.0.9.7 bool cmp\_config\_t::enableTriggerMode

### 9.3.2 struct cmp\_filter\_config\_t

#### Data Fields

- bool [enableSample](#)  
*Using the external SAMPLE as a sampling clock input or using a divided bus clock.*
- uint8\_t [filterCount](#)  
*Filter Sample Count.*
- uint8\_t [filterPeriod](#)

*Filter Sample Period.*

#### 9.3.2.0.0.10 Field Documentation

**9.3.2.0.0.10.1** `bool cmp_filter_config_t::enableSample`

**9.3.2.0.0.10.2** `uint8_t cmp_filter_config_t::filterCount`

Available range is 1-7; 0 disables the filter.

**9.3.2.0.0.10.3** `uint8_t cmp_filter_config_t::filterPeriod`

The divider to the bus clock. Available range is 0-255.

### 9.3.3 struct cmp\_dac\_config\_t

#### Data Fields

- `cmp_reference_voltage_source_t referenceVoltageSource`  
*Supply voltage reference source.*
- `uint8_t DACValue`  
*Value for the DAC Output Voltage.*

#### 9.3.3.0.0.11 Field Documentation

**9.3.3.0.0.11.1** `cmp_reference_voltage_source_t cmp_dac_config_t::referenceVoltageSource`

**9.3.3.0.0.11.2** `uint8_t cmp_dac_config_t::DACValue`

Available range is 0-63.

### Macro Definition Documentation

**9.4.1** `#define FSL_CMP_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))`

### Enumeration Type Documentation

#### 9.5.1 enum \_cmp\_interrupt\_enable

Enumerator

- kCMP\_OutputRisingInterruptEnable* Comparator interrupt enable rising.  
*kCMP\_OutputFallingInterruptEnable* Comparator interrupt enable falling.

### 9.5.2 enum \_cmp\_status\_flags

Enumerator

- kCMP\_OutputRisingEventFlag* Rising-edge on the comparison output has occurred.
- kCMP\_OutputFallingEventFlag* Falling-edge on the comparison output has occurred.
- kCMP\_OutputAssertEventFlag* Return the current value of the analog comparator output.

### 9.5.3 enum cmp\_hysteresis\_mode\_t

Enumerator

- kCMP\_HysteresisLevel0* Hysteresis level 0.
- kCMP\_HysteresisLevel1* Hysteresis level 1.
- kCMP\_HysteresisLevel2* Hysteresis level 2.
- kCMP\_HysteresisLevel3* Hysteresis level 3.

### 9.5.4 enum cmp\_reference\_voltage\_source\_t

Enumerator

- kCMP\_VrefSourceVin1* Vin1 is selected as a resistor ladder network supply reference Vin.
- kCMP\_VrefSourceVin2* Vin2 is selected as a resistor ladder network supply reference Vin.

## Function Documentation

### 9.6.1 void CMP\_Init ( CMP\_Type \* *base*, const cmp\_config\_t \* *config* )

This function initializes the CMP module. The operations included are as follows.

- Enabling the clock for CMP module.
- Configuring the comparator.
- Enabling the CMP module. Note that for some devices, multiple CMP instances share the same clock gate. In this case, to enable the clock for any instance enables all CMPs. See the appropriate MCU reference manual for the clock assignment of the CMP.

Parameters

---

<i>base</i>	CMP peripheral base address.
<i>config</i>	Pointer to the configuration structure.

### 9.6.2 void CMP\_Deinit ( CMP\_Type \* *base* )

This function de-initializes the CMP module. The operations included are as follows.

- Disabling the CMP module.
- Disabling the clock for CMP module.

This function disables the clock for the CMP. Note that for some devices, multiple CMP instances share the same clock gate. In this case, before disabling the clock for the CMP, ensure that all the CMP instances are not used.

Parameters

<i>base</i>	CMP peripheral base address.
-------------	------------------------------

### 9.6.3 static void CMP\_Enable ( CMP\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

<i>base</i>	CMP peripheral base address.
<i>enable</i>	Enables or disables the module.

### 9.6.4 void CMP\_GetDefaultConfig ( cmp\_config\_t \* *config* )

This function initializes the user configuration structure to these default values.

```
* config->enableCmp           = true;
* config->hysteresisMode       = kCMP_HysteresisLevel0;
* config->enableHighSpeed      = false;
* config->enableInvertOutput   = false;
* config->useUnfilteredOutput  = false;
* config->enablePinOut         = false;
* config->enableTriggerMode    = false;
*
```

## Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	---

### 9.6.5 void CMP\_SetInputChannels ( CMP\_Type \* *base*, uint8\_t *positiveChannel*, uint8\_t *negativeChannel* )

This function sets the input channels for the comparator. Note that two input channels cannot be set the same way in the application. When the user selects the same input from the analog mux to the positive and negative port, the comparator is disabled automatically.

## Parameters

<i>base</i>	CMP peripheral base address.
<i>positive-Channel</i>	Positive side input channel number. Available range is 0-7.
<i>negative-Channel</i>	Negative side input channel number. Available range is 0-7.

### 9.6.6 void CMP\_EnableDMA ( CMP\_Type \* *base*, bool *enable* )

This function enables/disables the DMA request for rising/falling events. Either event triggers the generation of the DMA request from CMP if the DMA feature is enabled. Both events are ignored for generating the DMA request from the CMP if the DMA is disabled.

## Parameters

<i>base</i>	CMP peripheral base address.
<i>enable</i>	Enables or disables the feature.

### 9.6.7 static void CMP\_EnableWindowMode ( CMP\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

---

<i>base</i>	CMP peripheral base address.
<i>enable</i>	Enables or disables the feature.

**9.6.8 static void CMP\_EnablePassThroughMode ( CMP\_Type \* *base*, bool *enable* ) [inline], [static]**

Parameters

<i>base</i>	CMP peripheral base address.
<i>enable</i>	Enables or disables the feature.

**9.6.9 void CMP\_SetFilterConfig ( CMP\_Type \* *base*, const cmp\_filter\_config\_t \* *config* )**

Parameters

<i>base</i>	CMP peripheral base address.
<i>config</i>	Pointer to the configuration structure.

**9.6.10 void CMP\_SetDACConfig ( CMP\_Type \* *base*, const cmp\_dac\_config\_t \* *config* )**

Parameters

<i>base</i>	CMP peripheral base address.
<i>config</i>	Pointer to the configuration structure. "NULL" disables the feature.

**9.6.11 void CMP\_EnableInterrupts ( CMP\_Type \* *base*, uint32\_t *mask* )**

Parameters



<i>base</i>	CMP peripheral base address.
<i>mask</i>	Mask value for interrupts. See "_cmp_interrupt_enable".

### 9.6.12 void CMP\_DisableInterrupts ( CMP\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	CMP peripheral base address.
<i>mask</i>	Mask value for interrupts. See "_cmp_interrupt_enable".

### 9.6.13 uint32\_t CMP\_GetStatusFlags ( CMP\_Type \* *base* )

Parameters

<i>base</i>	CMP peripheral base address.
-------------	------------------------------

Returns

Mask value for the asserted flags. See "\_cmp\_status\_flags".

### 9.6.14 void CMP\_ClearStatusFlags ( CMP\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	CMP peripheral base address.
<i>mask</i>	Mask value for the flags. See "_cmp_status_flags".

## Chapter 10

# CMT: Carrier Modulator Transmitter Driver

### Overview

The carrier modulator transmitter (CMT) module provides the means to generate the protocol timing and carrier signals for a side variety of encoding schemes. The CMT incorporates hardware to off-load the critical and/or lengthy timing requirements associated with signal generation from the CPU. The MCU-Xpresso SDK provides a driver for the CMT module of the MCUXpresso SDK devices.

### Clock formulas

The CMT module has internal clock dividers. It was originally designed to be based on an 8 MHz bus clock that can be divided by 1, 2, 4, or 8 according to the specification. To be compatible with a higher bus frequency, the primary prescaler (PPS) was developed to receive a higher frequency and generate a clock enable signal called an intermediate frequency (IF). The IF must be approximately equal to 8 MHz and works as a clock enable to the secondary prescaler. For the PPS, the prescaler is selected according to the bus clock to generate an intermediate clock approximate to 8 MHz and is selected as  $(\text{bus\_clock\_hz}/8000000)$ . The secondary prescaler is the "cmtDivider". The clocks for the CMT module are listed below.

1. CMT clock frequency =  $\text{bus\_clock\_Hz} / (\text{bus\_clock\_Hz} / 8000000) / \text{cmtDivider}$
2. CMT carrier and generator frequency =  $\text{CMT clock frequency} / (\text{highCount1} + \text{lowCount1})$   
(In FSK mode, the second frequency =  $\text{CMT clock frequency} / (\text{highCount2} + \text{lowCount2})$ )
3. CMT infrared output signal frequency
  - a. In Time and Baseband mode  
CMT IRO signal mark time =  $(\text{markCount} + 1) / (\text{CMT clock frequency} / 8)$   
CMT IRO signal space time =  $\text{spaceCount} / (\text{CMT clock frequency} / 8)$
  - b. In FSK mode  
CMT IRO signal mark time =  $(\text{markCount} + 1) / \text{CMT carrier and generator frequency}$   
CMT IRO signal space time =  $\text{spaceCount} / \text{CMT carrier and generator frequency}$

### Typical use case

This is an example code to initialize data.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmt`  
This is an example IRQ handler to change the mark and space count to complete data modulation.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmt`

### Data Structures

- struct `cmt_modulate_config_t`  
CMT carrier generator and modulator configuration structure. [More...](#)

- struct `cmt_config_t`  
CMT basic configuration structure. [More...](#)

## Enumerations

- enum `cmt_mode_t` {  
  `kCMT_DirectIROCtl` = 0x00U,  
  `kCMT_TimeMode` = 0x01U,  
  `kCMT_FSKMode` = 0x05U,  
  `kCMT_BasebandMode` = 0x09U }  
  *The modes of CMT.*
- enum `cmt_primary_clkdiv_t` {  
  `kCMT_PrimaryClkDiv1` = 0U,  
  `kCMT_PrimaryClkDiv2` = 1U,  
  `kCMT_PrimaryClkDiv3` = 2U,  
  `kCMT_PrimaryClkDiv4` = 3U,  
  `kCMT_PrimaryClkDiv5` = 4U,  
  `kCMT_PrimaryClkDiv6` = 5U,  
  `kCMT_PrimaryClkDiv7` = 6U,  
  `kCMT_PrimaryClkDiv8` = 7U,  
  `kCMT_PrimaryClkDiv9` = 8U,  
  `kCMT_PrimaryClkDiv10` = 9U,  
  `kCMT_PrimaryClkDiv11` = 10U,  
  `kCMT_PrimaryClkDiv12` = 11U,  
  `kCMT_PrimaryClkDiv13` = 12U,  
  `kCMT_PrimaryClkDiv14` = 13U,  
  `kCMT_PrimaryClkDiv15` = 14U,  
  `kCMT_PrimaryClkDiv16` = 15U }  
  *The CMT clock divide primary prescaler.*
- enum `cmt_second_clkdiv_t` {  
  `kCMT_SecondClkDiv1` = 0U,  
  `kCMT_SecondClkDiv2` = 1U,  
  `kCMT_SecondClkDiv4` = 2U,  
  `kCMT_SecondClkDiv8` = 3U }  
  *The CMT clock divide secondary prescaler.*
- enum `cmt_infrared_output_polarity_t` {  
  `kCMT_IROActiveLow` = 0U,  
  `kCMT_IROActiveHigh` = 1U }  
  *The CMT infrared output polarity.*
- enum `cmt_infrared_output_state_t` {  
  `kCMT_IROCtlLow` = 0U,  
  `kCMT_IROCtlHigh` = 1U }  
  *The CMT infrared output signal state control.*
- enum `_cmt_interrupt_enable` { `kCMT_EndOfCycleInterruptEnable` = CMT\_MSC\_EOCIE\_MASK  
  }  
  *CMT interrupt configuration structure, default settings all disabled.*

## Driver version

- #define `FSL_CMT_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 3)`)  
*CMT driver version 2.0.3.*

## Initialization and deinitialization

- void `CMT_GetDefaultConfig` (`cmt_config_t` \*config)  
*Gets the CMT default configuration structure.*
- void `CMT_Init` (`CMT_Type` \*base, const `cmt_config_t` \*config, `uint32_t` busClock\_Hz)  
*Initializes the CMT module.*
- void `CMT_Deinit` (`CMT_Type` \*base)  
*Disables the CMT module and gate control.*

## Basic Control Operations

- void `CMT_SetMode` (`CMT_Type` \*base, `cmt_mode_t` mode, `cmt_modulate_config_t` \*modulate-Config)  
*Selects the mode for CMT.*
- `cmt_mode_t` `CMT_GetMode` (`CMT_Type` \*base)  
*Gets the mode of the CMT module.*
- `uint32_t` `CMT_GetCMTFrequency` (`CMT_Type` \*base, `uint32_t` busClock\_Hz)  
*Gets the actual CMT clock frequency.*
- static void `CMT_SetCarrirGenerateCountOne` (`CMT_Type` \*base, `uint32_t` highCount, `uint32_t` lowCount)  
*Sets the primary data set for the CMT carrier generator counter.*
- static void `CMT_SetCarrirGenerateCountTwo` (`CMT_Type` \*base, `uint32_t` highCount, `uint32_t` lowCount)  
*Sets the secondary data set for the CMT carrier generator counter.*
- void `CMT_SetModulateMarkSpace` (`CMT_Type` \*base, `uint32_t` markCount, `uint32_t` spaceCount)  
*Sets the modulation mark and space time period for the CMT modulator.*
- static void `CMT_EnableExtendedSpace` (`CMT_Type` \*base, bool enable)  
*Enables or disables the extended space operation.*
- void `CMT_SetIroState` (`CMT_Type` \*base, `cmt_infrared_output_state_t` state)  
*Sets the IRO (infrared output) signal state.*
- static void `CMT_EnableInterrupts` (`CMT_Type` \*base, `uint32_t` mask)  
*Enables the CMT interrupt.*
- static void `CMT_DisableInterrupts` (`CMT_Type` \*base, `uint32_t` mask)  
*Disables the CMT interrupt.*
- static `uint32_t` `CMT_GetStatusFlags` (`CMT_Type` \*base)  
*Gets the end of the cycle status flag.*

## Data Structure Documentation

### 10.4.1 struct cmt\_modulate\_config\_t

#### Data Fields

- `uint8_t` `highCount1`  
*The high-time for carrier generator first register.*

- `uint8_t lowCount1`  
*The low-time for carrier generator first register.*
- `uint8_t highCount2`  
*The high-time for carrier generator second register for FSK mode.*
- `uint8_t lowCount2`  
*The low-time for carrier generator second register for FSK mode.*
- `uint16_t markCount`  
*The mark time for the modulator gate.*
- `uint16_t spaceCount`  
*The space time for the modulator gate.*

#### 10.4.1.0.0.12 Field Documentation

10.4.1.0.0.12.1 `uint8_t cmt_modulate_config_t::highCount1`

10.4.1.0.0.12.2 `uint8_t cmt_modulate_config_t::lowCount1`

10.4.1.0.0.12.3 `uint8_t cmt_modulate_config_t::highCount2`

10.4.1.0.0.12.4 `uint8_t cmt_modulate_config_t::lowCount2`

10.4.1.0.0.12.5 `uint16_t cmt_modulate_config_t::markCount`

10.4.1.0.0.12.6 `uint16_t cmt_modulate_config_t::spaceCount`

#### 10.4.2 struct `cmt_config_t`

##### Data Fields

- `bool isInterruptEnabled`  
*Timer interrupt 0-disable, 1-enable.*
- `bool isIroEnabled`  
*The IRO output 0-disabled, 1-enabled.*
- `cmt_infrared_output_polarity_t iroPolarity`  
*The IRO polarity.*
- `cmt_second_clkdiv_t divider`  
*The CMT clock divide prescaler.*

#### 10.4.2.0.0.13 Field Documentation

10.4.2.0.0.13.1 `bool cmt_config_t::isInterruptEnabled`

10.4.2.0.0.13.2 `bool cmt_config_t::isIroEnabled`

10.4.2.0.0.13.3 `cmt_infrared_output_polarity_t cmt_config_t::iroPolarity`

10.4.2.0.0.13.4 `cmt_second_clkdiv_t cmt_config_t::divider`

## Macro Definition Documentation

### 10.5.1 #define FSL\_CMT\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

## Enumeration Type Documentation

### 10.6.1 enum cmt\_mode\_t

Enumerator

***kCMT\_DirectIROCtl*** Carrier modulator is disabled and the IRO signal is directly in software control.

***kCMT\_TimeMode*** Carrier modulator is enabled in time mode.

***kCMT\_FSKMode*** Carrier modulator is enabled in FSK mode.

***kCMT\_BasebandMode*** Carrier modulator is enabled in baseband mode.

### 10.6.2 enum cmt\_primary\_clkdiv\_t

The primary clock divider is used to divider the bus clock to get the intermediate frequency to approximately equal to 8 MHZ. When the bus clock is 8 MHZ, set primary prescaler to "kCMT\_PrimaryClkDiv1".

Enumerator

***kCMT\_PrimaryClkDiv1*** The intermediate frequency is the bus clock divided by 1.

***kCMT\_PrimaryClkDiv2*** The intermediate frequency is the bus clock divided by 2.

***kCMT\_PrimaryClkDiv3*** The intermediate frequency is the bus clock divided by 3.

***kCMT\_PrimaryClkDiv4*** The intermediate frequency is the bus clock divided by 4.

***kCMT\_PrimaryClkDiv5*** The intermediate frequency is the bus clock divided by 5.

***kCMT\_PrimaryClkDiv6*** The intermediate frequency is the bus clock divided by 6.

***kCMT\_PrimaryClkDiv7*** The intermediate frequency is the bus clock divided by 7.

***kCMT\_PrimaryClkDiv8*** The intermediate frequency is the bus clock divided by 8.

***kCMT\_PrimaryClkDiv9*** The intermediate frequency is the bus clock divided by 9.

***kCMT\_PrimaryClkDiv10*** The intermediate frequency is the bus clock divided by 10.

***kCMT\_PrimaryClkDiv11*** The intermediate frequency is the bus clock divided by 11.

***kCMT\_PrimaryClkDiv12*** The intermediate frequency is the bus clock divided by 12.

***kCMT\_PrimaryClkDiv13*** The intermediate frequency is the bus clock divided by 13.

***kCMT\_PrimaryClkDiv14*** The intermediate frequency is the bus clock divided by 14.

***kCMT\_PrimaryClkDiv15*** The intermediate frequency is the bus clock divided by 15.

***kCMT\_PrimaryClkDiv16*** The intermediate frequency is the bus clock divided by 16.

### 10.6.3 enum cmt\_second\_clkdiv\_t

The second prescaler can be used to divide the 8 MHZ CMT clock by 1, 2, 4, or 8 according to the specification.

## Enumerator

- kCMT\_SecondClkDiv1*** The CMT clock is the intermediate frequency frequency divided by 1.
- kCMT\_SecondClkDiv2*** The CMT clock is the intermediate frequency frequency divided by 2.
- kCMT\_SecondClkDiv4*** The CMT clock is the intermediate frequency frequency divided by 4.
- kCMT\_SecondClkDiv8*** The CMT clock is the intermediate frequency frequency divided by 8.

**10.6.4 enum cmt\_infrared\_output\_polarity\_t**

## Enumerator

- kCMT\_IROActiveLow*** The CMT infrared output signal polarity is active-low.
- kCMT\_IROActiveHigh*** The CMT infrared output signal polarity is active-high.

**10.6.5 enum cmt\_infrared\_output\_state\_t**

## Enumerator

- kCMT\_IROCtlLow*** The CMT Infrared output signal state is controlled to low.
- kCMT\_IROCtlHigh*** The CMT Infrared output signal state is controlled to high.

**10.6.6 enum \_cmt\_interrupt\_enable**

This structure contains the settings for all of the CMT interrupt configurations.

## Enumerator

- kCMT\_EndOfCycleInterruptEnable*** CMT end of cycle interrupt.

**Function Documentation****10.7.1 void CMT\_GetDefaultConfig ( cmt\_config\_t \* *config* )**

This API gets the default configuration structure for the [CMT\\_Init\(\)](#). Use the initialized structure unchanged in [CMT\\_Init\(\)](#) or modify fields of the structure before calling the [CMT\\_Init\(\)](#).

## Parameters

<i>config</i>	The CMT configuration structure pointer.
---------------	--

### 10.7.2 void CMT\_Init ( CMT\_Type \* *base*, const cmt\_config\_t \* *config*, uint32\_t *busClock\_Hz* )

This function ungates the module clock and sets the CMT internal clock, interrupt, and infrared output signal for the CMT module.

Parameters

<i>base</i>	CMT peripheral base address.
<i>config</i>	The CMT basic configuration structure.
<i>busClock_Hz</i>	The CMT module input clock - bus clock frequency.

### 10.7.3 void CMT\_Deinit ( CMT\_Type \* *base* )

This function disables CMT modulator, interrupts, and gates the CMT clock control. CMT\_Init must be called to use the CMT again.

Parameters

<i>base</i>	CMT peripheral base address.
-------------	------------------------------

### 10.7.4 void CMT\_SetMode ( CMT\_Type \* *base*, cmt\_mode\_t *mode*, cmt\_modulate\_config\_t \* *modulateConfig* )

Parameters

<i>base</i>	CMT peripheral base address.
<i>mode</i>	The CMT feature mode enumeration. See "cmt_mode_t".
<i>modulate-Config</i>	The carrier generation and modulator configuration.

### 10.7.5 cmt\_mode\_t CMT\_GetMode ( CMT\_Type \* *base* )



## Parameters

<i>base</i>	CMT peripheral base address.
-------------	------------------------------

## Returns

The CMT mode. kCMT\_DirectIROCtl Carrier modulator is disabled; the IRO signal is directly in software control. kCMT\_TimeMode Carrier modulator is enabled in time mode. kCMT\_FSKMode Carrier modulator is enabled in FSK mode. kCMT\_BasebandMode Carrier modulator is enabled in baseband mode.

### 10.7.6 uint32\_t CMT\_GetCMTFrequency ( CMT\_Type \* *base*, uint32\_t *busClock\_Hz* )

## Parameters

<i>base</i>	CMT peripheral base address.
<i>busClock_Hz</i>	CMT module input clock - bus clock frequency.

## Returns

The CMT clock frequency.

### 10.7.7 static void CMT\_SetCarrirGenerateCountOne ( CMT\_Type \* *base*, uint32\_t *highCount*, uint32\_t *lowCount* ) [inline], [static]

This function sets the high-time and low-time of the primary data set for the CMT carrier generator counter to control the period and the duty cycle of the output carrier signal. If the CMT clock period is  $T_{cmt}$ , the period of the carrier generator signal equals  $(highCount + lowCount) * T_{cmt}$ . The duty cycle equals to  $highCount / (highCount + lowCount)$ .

## Parameters

<i>base</i>	CMT peripheral base address.
<i>highCount</i>	The number of CMT clocks for carrier generator signal high time, integer in the range of 1 ~ 0xFF.

<i>lowCount</i>	The number of CMT clocks for carrier generator signal low time, integer in the range of 1 ~ 0xFF.
-----------------	---

### 10.7.8 static void CMT\_SetCarrierGenerateCountTwo ( CMT\_Type \* *base*, uint32\_t *highCount*, uint32\_t *lowCount* ) [inline], [static]

This function is used for FSK mode setting the high-time and low-time of the secondary data set CMT carrier generator counter to control the period and the duty cycle of the output carrier signal. If the CMT clock period is  $T_{cmt}$ , the period of the carrier generator signal equals  $(highCount + lowCount) * T_{cmt}$ . The duty cycle equals  $highCount / (highCount + lowCount)$ .

Parameters

<i>base</i>	CMT peripheral base address.
<i>highCount</i>	The number of CMT clocks for carrier generator signal high time, integer in the range of 1 ~ 0xFF.
<i>lowCount</i>	The number of CMT clocks for carrier generator signal low time, integer in the range of 1 ~ 0xFF.

### 10.7.9 void CMT\_SetModulateMarkSpace ( CMT\_Type \* *base*, uint32\_t *markCount*, uint32\_t *spaceCount* )

This function sets the mark time period of the CMT modulator counter to control the mark time of the output modulated signal from the carrier generator output signal. If the CMT clock frequency is  $F_{cmt}$  and the carrier out signal frequency is  $f_{cg}$ :

- In Time and Baseband mode: The mark period of the generated signal equals  $(markCount + 1) / (F_{cmt}/8)$ . The space period of the generated signal equals  $spaceCount / (F_{cmt}/8)$ .
- In FSK mode: The mark period of the generated signal equals  $(markCount + 1)/f_{cg}$ . The space period of the generated signal equals  $spaceCount / f_{cg}$ .

Parameters

<i>base</i>	Base address for current CMT instance.
<i>markCount</i>	The number of clock period for CMT modulator signal mark period, in the range of 0 ~ 0xFFFF.
<i>spaceCount</i>	The number of clock period for CMT modulator signal space period, in the range of the 0 ~ 0xFFFF.

**10.7.10 static void CMT\_EnableExtendedSpace ( CMT\_Type \* *base*, bool *enable* )**  
**[inline], [static]**

This function is used to make the space period longer for time, baseband, and FSK modes.

## Parameters

<i>base</i>	CMT peripheral base address.
<i>enable</i>	True enable the extended space, false disable the extended space.

### 10.7.11 void CMT\_SetIroState ( CMT\_Type \* *base*, cmt\_infrared\_output\_state\_t *state* )

Changes the states of the IRO signal when the kCMT\_DirectIROMode mode is set and the IRO signal is enabled.

## Parameters

<i>base</i>	CMT peripheral base address.
<i>state</i>	The control of the IRO signal. See "cmt_infrared_output_state_t"

### 10.7.12 static void CMT\_EnableInterrupts ( CMT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the CMT interrupts according to the provided mask if enabled. The CMT only has the end of the cycle interrupt - an interrupt occurs at the end of the modulator cycle. This interrupt provides a means for the user to reload the new mark/space values into the CMT modulator data registers and verify the modulator mark and space. For example, to enable the end of cycle, do the following.

```
*  CMT_EnableInterrupts(CMT,
*  kCMT_EndOfCycleInterruptEnable);
*
```

## Parameters

<i>base</i>	CMT peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of <a href="#">_cmt_interrupt_enable</a> .

### 10.7.13 static void CMT\_DisableInterrupts ( CMT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the CMT interrupts according to the provided maskIf enabled. The CMT only has the end of the cycle interrupt. For example, to disable the end of cycle, do the following.

```
*  CMT_DisableInterrupts(CMT,
*  kCMT_EndOfCycleInterruptEnable);
*
```

## Parameters

<i>base</i>	CMT peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of <a href="#">_cmt_interrupt_enable</a> .

#### 10.7.14 static uint32\_t CMT\_GetStatusFlags ( CMT\_Type \* *base* ) [inline], [static]

The flag is set:

- When the modulator is not currently active and carrier and modulator are set to start the initial CMT transmission.
- At the end of each modulation cycle when the counter is reloaded and the carrier and modulator are enabled.

## Parameters

<i>base</i>	CMT peripheral base address.
-------------	------------------------------

## Returns

Current status of the end of cycle status flag

- non-zero: End-of-cycle has occurred.
- zero: End-of-cycle has not yet occurred since the flag last cleared.

# Chapter 11

## Common Driver

### Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

### Macros

- #define **MAKE\_STATUS**(group, code) (((group)\*100) + (code))  
*Construct a status code value from a group and code number.*
- #define **MAKE\_VERSION**(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))  
*Construct the version number for drivers.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE** 0U  
*No debug console.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART** 1U  
*Debug console based on UART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART** 2U  
*Debug console based on LPUART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI** 3U  
*Debug console based on LPSCI.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC** 4U  
*Debug console based on USBCDC.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM** 5U  
*Debug console based on FLEXCOMM.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART** 6U  
*Debug console based on i.MX UART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART** 7U  
*Debug console based on LPC\_VUSART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART** 8U  
*Debug console based on LPC\_USART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO** 9U  
*Debug console based on SWO.*
- #define **ARRAY\_SIZE**(x) (sizeof(x) / sizeof((x)[0]))  
*Computes the number of elements in an array.*

### Typedefs

- typedef int32\_t **status\_t**  
*Type used for all status and error return values.*

## Enumerations

- enum `_status_groups` {
  - `kStatusGroup_Generic` = 0,
  - `kStatusGroup_FLASH` = 1,
  - `kStatusGroup_LPSPI` = 4,
  - `kStatusGroup_FLEXIO_SPI` = 5,
  - `kStatusGroup_DSPI` = 6,
  - `kStatusGroup_FLEXIO_UART` = 7,
  - `kStatusGroup_FLEXIO_I2C` = 8,
  - `kStatusGroup_LPI2C` = 9,
  - `kStatusGroup_UART` = 10,
  - `kStatusGroup_I2C` = 11,
  - `kStatusGroup_LPSCI` = 12,
  - `kStatusGroup_LPUART` = 13,
  - `kStatusGroup_SPI` = 14,
  - `kStatusGroup_XRDC` = 15,
  - `kStatusGroup_SEMA42` = 16,
  - `kStatusGroup_SDHC` = 17,
  - `kStatusGroup_SDMMC` = 18,
  - `kStatusGroup_SAI` = 19,
  - `kStatusGroup_MCG` = 20,
  - `kStatusGroup_SCG` = 21,
  - `kStatusGroup_SDSPI` = 22,
  - `kStatusGroup_FLEXIO_I2S` = 23,
  - `kStatusGroup_FLEXIO_MCULCD` = 24,
  - `kStatusGroup_FLASHIAP` = 25,
  - `kStatusGroup_FLEXCOMM_I2C` = 26,
  - `kStatusGroup_I2S` = 27,
  - `kStatusGroup_IUART` = 28,
  - `kStatusGroup_CSI` = 29,
  - `kStatusGroup_MIPI_DSI` = 30,
  - `kStatusGroup_SDRAMC` = 35,
  - `kStatusGroup_POWER` = 39,
  - `kStatusGroup_ENET` = 40,
  - `kStatusGroup_PHY` = 41,
  - `kStatusGroup_TRGMUX` = 42,
  - `kStatusGroup_SMARTCARD` = 43,
  - `kStatusGroup_LMEM` = 44,
  - `kStatusGroup_QSPI` = 45,
  - `kStatusGroup_DMA` = 50,
  - `kStatusGroup_EDMA` = 51,
  - `kStatusGroup_DMAMGR` = 52,
  - `kStatusGroup_FLEXCAN` = 53,
  - `kStatusGroup_LTC` = 54,
  - `kStatusGroup_FLEXIO_CAMERA` = 55,
  - `kStatusGroup_LPC_SPI` = 56,
  - `kStatusGroup_LPC_USMCI` = 57,
  - `kStatusGroup_DMIC` = 58,
  - `kStatusGroup_SDIF` = 59,

```
kStatusGroup_LOG = 154 }
```

*Status group numbers.*

- enum {
  - kStatus\_Success = MAKE\_STATUS(kStatusGroup\_Generic, 0),
  - kStatus\_Fail = MAKE\_STATUS(kStatusGroup\_Generic, 1),
  - kStatus\_ReadOnly = MAKE\_STATUS(kStatusGroup\_Generic, 2),
  - kStatus\_OutOfRange = MAKE\_STATUS(kStatusGroup\_Generic, 3),
  - kStatus\_InvalidArgument = MAKE\_STATUS(kStatusGroup\_Generic, 4),
  - kStatus\_Timeout = MAKE\_STATUS(kStatusGroup\_Generic, 5),
  - kStatus\_NoTransferInProgress = MAKE\_STATUS(kStatusGroup\_Generic, 6) }

*Generic status return codes.*

## Functions

- static [status\\_t EnableIRQ](#) (IRQn\_Type interrupt)
 

*Enable specific interrupt.*
- static [status\\_t DisableIRQ](#) (IRQn\_Type interrupt)
 

*Disable specific interrupt.*
- static [uint32\\_t DisableGlobalIRQ](#) (void)
 

*Disable the global IRQ.*
- static void [EnableGlobalIRQ](#) (uint32\_t primask)
 

*Enable the global IRQ.*
- void \* [SDK\\_Malloc](#) (size\_t size, size\_t alignbytes)
 

*Allocate memory with given alignment and aligned size.*
- void [SDK\\_Free](#) (void \*ptr)
 

*Free memory.*
- void [SDK\\_DelayAtLeastUs](#) (uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)
 

*Delay at least for some time.*

## Driver version

- #define [FSL\\_COMMON\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 9))
 

*common driver version.*

## Min/max macros

- #define [MIN](#)(a, b) (((a) < (b)) ? (a) : (b))
- #define [MAX](#)(a, b) (((a) > (b)) ? (a) : (b))

## UINT16\_MAX/UINT32\_MAX value

- #define [UINT16\\_MAX](#) ((uint16\_t)-1)
- #define [UINT32\\_MAX](#) ((uint32\_t)-1)

## Timer utilities

- #define [USEC\\_TO\\_COUNT](#)(us, clockFreqInHz) (uint64\_t)((((uint64\_t)(us) \* (clockFreqInHz)) / 1000000U))
 

*Macro to convert a microsecond period to raw count value.*



- #define **COUNT\_TO\_USEC**(count, clockFreqInHz) (uint64\_t)((uint64\_t)(count) \* 1000000U / (clockFreqInHz))  
*Macro to convert a raw count value to microsecond.*
- #define **MSEC\_TO\_COUNT**(ms, clockFreqInHz) (uint64\_t)((uint64\_t)(ms) \* (clockFreqInHz) / 1000U)  
*Macro to convert a millisecond period to raw count value.*
- #define **COUNT\_TO\_MSEC**(count, clockFreqInHz) (uint64\_t)((uint64\_t)(count) \* 1000U / (clockFreqInHz))  
*Macro to convert a raw count value to millisecond.*

## Alignment variable definition macros

- #define **SDK\_ALIGN**(var, alignbytes) var
- #define **SDK\_L1DCACHE\_ALIGN**(var) var
- #define **SDK\_SIZEALIGN**(var, alignbytes) (((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(~(unsigned int)((alignbytes)-1U))))  
*Macro to change a value to a given size aligned value.*

## Non-cacheable region definition macros

- #define **AT\_NONCACHEABLE\_SECTION**(var) var
- #define **AT\_NONCACHEABLE\_SECTION\_ALIGN**(var, alignbytes) var
- #define **AT\_NONCACHEABLE\_SECTION\_INIT**(var) var
- #define **AT\_NONCACHEABLE\_SECTION\_ALIGN\_INIT**(var, alignbytes) var

## Suppress fallthrough warning macro

- #define **SUPPRESS\_FALL\_THROUGH\_WARNING**()

## Atomic modification

These macros are used for atomic access, such as read-modify-write to the peripheral registers.

- **SDK\_ATOMIC\_LOCAL\_ADD**
- **SDK\_ATOMIC\_LOCAL\_SET**
- **SDK\_ATOMIC\_LOCAL\_CLEAR**
- **SDK\_ATOMIC\_LOCAL\_TOGGLE**
- **SDK\_ATOMIC\_LOCAL\_CLEAR\_AND\_SET**

Take **SDK\_ATOMIC\_LOCAL\_CLEAR\_AND\_SET** as an example: the parameter `addr` means the address of the peripheral register or variable you want to modify atomically, the parameter `clearBits` is the bits to clear, the parameter `setBits` it the bits to set. For example, to set a 32-bit register bit1:bit0 to 0b10, use like this:

```
volatile uint32_t * reg = (volatile uint32_t *)REG_ADDR;

SDK_ATOMIC_LOCAL_CLEAR_AND_SET(reg, 0x03, 0x02);
```

In this example, the register bit1:bit0 are cleared and bit1 is set, as a result, register bit1:bit0 = 0b10.

## Note

For the platforms don't support exclusive load and store, these macros disable the global interrupt to protect the modification.

These macros only guarantee the local processor atomic operations. For the multi-processor devices, use hardware semaphore such as SEMA42 to guarantee exclusive access if necessary.

- #define **SDK\_ATOMIC\_LOCAL\_ADD**(addr, val)
- #define **SDK\_ATOMIC\_LOCAL\_SET**(addr, bits)
- #define **SDK\_ATOMIC\_LOCAL\_CLEAR**(addr, bits)
- #define **SDK\_ATOMIC\_LOCAL\_TOGGLE**(addr, bits)
- #define **SDK\_ATOMIC\_LOCAL\_CLEAR\_AND\_SET**(addr, clearBits, setBits)

## Macro Definition Documentation

11.2.1 **#define MAKE\_STATUS( *group*, *code* )** ((((*group*)\*100) + (*code*)))

11.2.2 **#define MAKE\_VERSION( *major*, *minor*, *bugfix* )** (((*major*) << 16) | ((*minor*) << 8) | (*bugfix*))

11.2.3 **#define FSL\_COMMON\_DRIVER\_VERSION** (MAKE\_VERSION(2, 2, 9))

11.2.4 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE** 0U

11.2.5 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART** 1U

11.2.6 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART** 2U

11.2.7 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI** 3U

11.2.8 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC** 4U

11.2.9 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM** 5U

11.2.10 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART** 6U

11.2.11 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART** 7U

11.2.12 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART** 8U

11.2.13 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO** 9U

11.2.14 **#define ARRAY\_SIZE( *x* )** (sizeof(*x*) / sizeof((*x*)[0]))

## Typedef Documentation

11.3.1 **typedef int32\_t** status\_t

## Enumeration Type Documentation

11.4.1 **enum** \_status\_groups

Enumerator

*kStatusGroup\_Generic* Group number for generic status codes.

*kStatusGroup\_FLASH* Group number for FLASH status codes.

*kStatusGroup\_LPSPI* Group number for LPSPI status codes.

*kStatusGroup\_FLEXIO\_SPI* Group number for FLEXIO SPI status codes.

*kStatusGroup\_DSPI* Group number for DSPI status codes.

*kStatusGroup\_FLEXIO\_UART* Group number for FLEXIO UART status codes.

*kStatusGroup\_FLEXIO\_I2C* Group number for FLEXIO I2C status codes.

*kStatusGroup\_LPI2C* Group number for LPI2C status codes.

*kStatusGroup\_UART* Group number for UART status codes.

*kStatusGroup\_I2C* Group number for I2C status codes.

*kStatusGroup\_LPSCI* Group number for LPSCI status codes.

*kStatusGroup\_LPUART* Group number for LPUART status codes.

*kStatusGroup\_SPI* Group number for SPI status code.

*kStatusGroup\_XRDC* Group number for XRDC status code.

*kStatusGroup\_SEMA42* Group number for SEMA42 status code.

*kStatusGroup\_SDHC* Group number for SDHC status code.

*kStatusGroup\_SDMMC* Group number for SDMMC status code.

*kStatusGroup\_SAI* Group number for SAI status code.

*kStatusGroup\_MCG* Group number for MCG status codes.

*kStatusGroup\_SCG* Group number for SCG status codes.

*kStatusGroup\_SDSPI* Group number for SDSPI status codes.

*kStatusGroup\_FLEXIO\_I2S* Group number for FLEXIO I2S status codes.

*kStatusGroup\_FLEXIO\_MCULCD* Group number for FLEXIO LCD status codes.

*kStatusGroup\_FLASHIAP* Group number for FLASHIAP status codes.

*kStatusGroup\_FLEXCOMM\_I2C* Group number for FLEXCOMM I2C status codes.

*kStatusGroup\_I2S* Group number for I2S status codes.

*kStatusGroup\_IUART* Group number for IUART status codes.

*kStatusGroup\_CSI* Group number for CSI status codes.

*kStatusGroup\_MIPI\_DSI* Group number for MIPI DSI status codes.

*kStatusGroup\_SDRAMC* Group number for SDRAMC status codes.

*kStatusGroup\_POWER* Group number for POWER status codes.

*kStatusGroup\_ENET* Group number for ENET status codes.

*kStatusGroup\_PHY* Group number for PHY status codes.

*kStatusGroup\_TRGMUX* Group number for TRGMUX status codes.

*kStatusGroup\_SMARTCARD* Group number for SMARTCARD status codes.

*kStatusGroup\_LMEM* Group number for LMEM status codes.

*kStatusGroup\_QSPI* Group number for QSPI status codes.

*kStatusGroup\_DMA* Group number for DMA status codes.

*kStatusGroup\_EDMA* Group number for EDMA status codes.

*kStatusGroup\_DMAMGR* Group number for DMAMGR status codes.

*kStatusGroup\_FLEXCAN* Group number for FlexCAN status codes.

*kStatusGroup\_LTC* Group number for LTC status codes.

*kStatusGroup\_FLEXIO\_CAMERA* Group number for FLEXIO CAMERA status codes.

*kStatusGroup\_LPC\_SPI* Group number for LPC\_SPI status codes.

*kStatusGroup\_LPC\_USART* Group number for LPC\_USART status codes.

*kStatusGroup\_DMIC* Group number for DMIC status codes.

***kStatusGroup\_SDIF*** Group number for SDIF status codes.  
***kStatusGroup\_SPIFI*** Group number for SPIFI status codes.  
***kStatusGroup\_OTP*** Group number for OTP status codes.  
***kStatusGroup\_MCAN*** Group number for MCAN status codes.  
***kStatusGroup\_CAAM*** Group number for CAAM status codes.  
***kStatusGroup\_ECSPI*** Group number for ECSPI status codes.  
***kStatusGroup\_USDHC*** Group number for USDHC status codes.  
***kStatusGroup\_LPC\_I2C*** Group number for LPC\_I2C status codes.  
***kStatusGroup\_DCP*** Group number for DCP status codes.  
***kStatusGroup\_MSCAN*** Group number for MSCAN status codes.  
***kStatusGroup\_ESAI*** Group number for ESAI status codes.  
***kStatusGroup\_FLEXSPI*** Group number for FLEXSPI status codes.  
***kStatusGroup\_MMDC*** Group number for MMDC status codes.  
***kStatusGroup\_PDM*** Group number for MIC status codes.  
***kStatusGroup\_SDMA*** Group number for SDMA status codes.  
***kStatusGroup\_ICS*** Group number for ICS status codes.  
***kStatusGroup\_SPDIF*** Group number for SPDIF status codes.  
***kStatusGroup\_LPC\_MINISPI*** Group number for LPC\_MINISPI status codes.  
***kStatusGroup\_HASHCRYPT*** Group number for Hashcrypt status codes.  
***kStatusGroup\_LPC\_SPI\_SSP*** Group number for LPC\_SPI\_SSP status codes.  
***kStatusGroup\_I3C*** Group number for I3C status codes.  
***kStatusGroup\_LPC\_I2C\_1*** Group number for LPC\_I2C\_1 status codes.  
***kStatusGroup\_NOTIFIER*** Group number for NOTIFIER status codes.  
***kStatusGroup\_DebugConsole*** Group number for debug console status codes.  
***kStatusGroup\_SEMC*** Group number for SEMC status codes.  
***kStatusGroup\_ApplicationRangeStart*** Starting number for application groups.  
***kStatusGroup\_IAP*** Group number for IAP status codes.  
***kStatusGroup\_SFA*** Group number for SFA status codes.  
***kStatusGroup\_SPC*** Group number for SPC status codes.  
***kStatusGroup\_PUF*** Group number for PUF status codes.  
***kStatusGroup\_TOUCH\_PANEL*** Group number for touch panel status codes.  
***kStatusGroup\_HAL\_GPIO*** Group number for HAL GPIO status codes.  
***kStatusGroup\_HAL\_UART*** Group number for HAL UART status codes.  
***kStatusGroup\_HAL\_TIMER*** Group number for HAL TIMER status codes.  
***kStatusGroup\_HAL\_SPI*** Group number for HAL SPI status codes.  
***kStatusGroup\_HAL\_I2C*** Group number for HAL I2C status codes.  
***kStatusGroup\_HAL\_FLASH*** Group number for HAL FLASH status codes.  
***kStatusGroup\_HAL\_PWM*** Group number for HAL PWM status codes.  
***kStatusGroup\_HAL\_RNG*** Group number for HAL RNG status codes.  
***kStatusGroup\_TIMERMANAGER*** Group number for TiMER MANAGER status codes.  
***kStatusGroup\_SERIALMANAGER*** Group number for SERIAL MANAGER status codes.  
***kStatusGroup\_LED*** Group number for LED status codes.  
***kStatusGroup\_BUTTON*** Group number for BUTTON status codes.  
***kStatusGroup\_EXTERN\_EEPROM*** Group number for EXTERN EEPROM status codes.  
***kStatusGroup\_SHELL*** Group number for SHELL status codes.

*kStatusGroup\_MEM\_MANAGER* Group number for MEM MANAGER status codes.  
*kStatusGroup\_LIST* Group number for List status codes.  
*kStatusGroup\_OSA* Group number for OSA status codes.  
*kStatusGroup\_COMMON\_TASK* Group number for Common task status codes.  
*kStatusGroup\_MSG* Group number for messaging status codes.  
*kStatusGroup\_SDK\_OCOTP* Group number for OCOTP status codes.  
*kStatusGroup\_SDK\_FLEXSPINOR* Group number for FLEXSPINOR status codes.  
*kStatusGroup\_CODEEC* Group number for codec status codes.  
*kStatusGroup\_ASRC* Group number for codec status ASRC.  
*kStatusGroup\_OTFAD* Group number for codec status codes.  
*kStatusGroup\_SDIOISLV* Group number for SDIOISLV status codes.  
*kStatusGroup\_MECC* Group number for MECC status codes.  
*kStatusGroup\_ENET\_QOS* Group number for ENET\_QOS status codes.  
*kStatusGroup\_LOG* Group number for LOG status codes.

### 11.4.2 anonymous enum

Enumerator

*kStatus\_Success* Generic status for Success.  
*kStatus\_Fail* Generic status for Fail.  
*kStatus\_ReadOnly* Generic status for read only failure.  
*kStatus\_OutOfRange* Generic status for out of range access.  
*kStatus\_InvalidArgument* Generic status for invalid argument check.  
*kStatus\_Timeout* Generic status for timeout.  
*kStatus\_NoTransferInProgress* Generic status for no transfer in progress.

## Function Documentation

### 11.5.1 static status\_t EnableIRQ ( IRQn\_Type *interrupt* ) [inline], [static]

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

Parameters

---

<i>interrupt</i>	The IRQ number.
------------------	-----------------

Return values

<i>kStatus_Success</i>	Interrupt enabled successfully
<i>kStatus_Fail</i>	Failed to enable the interrupt

### 11.5.2 static status\_t DisableIRQ ( IRQn\_Type *interrupt* ) [inline], [static]

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

Return values

<i>kStatus_Success</i>	Interrupt disabled successfully
<i>kStatus_Fail</i>	Failed to disable the interrupt

### 11.5.3 static uint32\_t DisableGlobalIRQ ( void ) [inline], [static]

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the [EnableGlobalIRQ\(\)](#).

Returns

Current primask value.

### 11.5.4 static void EnableGlobalIRQ ( uint32\_t *primask* ) [inline], [static]

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the [EnableGlobalIRQ\(\)](#) and [DisableGlobalIRQ\(\)](#) in pair.

## Parameters

<i>primask</i>	value of primask register to be restored. The primask value is supposed to be provided by the <a href="#">DisableGlobalIRQ()</a> .
----------------	--

**11.5.5 void\* SDK\_Malloc ( size\_t size, size\_t alignbytes )**

This is provided to support the dynamically allocated memory used in cache-able region.

## Parameters

<i>size</i>	The length required to malloc.
<i>alignbytes</i>	The alignment size.

## Return values

<i>The</i>	allocated memory.
------------	-------------------

**11.5.6 void SDK\_Free ( void \* ptr )**

## Parameters

<i>ptr</i>	The memory to be release.
------------	---------------------------

**11.5.7 void SDK\_DelayAtLeastUs ( uint32\_t delayTime\_us, uint32\_t coreClock\_Hz )**

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

## Parameters

<i>delayTime_us</i>	Delay time in unit of microsecond.
<i>coreClock_Hz</i>	Core clock frequency with Hz.



## Chapter 12

# CRC: Cyclic Redundancy Check Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Cyclic Redundancy Check (CRC) module of MCUXpresso SDK devices.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. The CRC module also provides a programmable polynomial, seed, and other parameters required to implement a 16-bit or 32-bit CRC standard.

### CRC Driver Initialization and Configuration

[CRC\\_Init\(\)](#) function enables the clock gate for the CRC module in the SIM module and fully (re-)configures the CRC module according to the configuration structure. The seed member of the configuration structure is the initial checksum for which new data can be added to. When starting a new checksum computation, the seed is set to the initial checksum per the CRC protocol specification. For continued checksum operation, the seed is set to the intermediate checksum value as obtained from previous calls to [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) function. After calling the [CRC\\_Init\(\)](#), one or multiple [CRC\\_WriteData\(\)](#) calls follow to update the checksum with data and [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) follow to read the result. The `crcResult` member of the configuration structure determines whether the [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) return value is a final checksum or an intermediate checksum. The [CRC\\_Init\(\)](#) function can be called as many times as required allowing for runtime changes of the CRC protocol.

[CRC\\_GetDefaultConfig\(\)](#) function can be used to set the module configuration structure with parameters for CRC-16/CCIT-FALSE protocol.

### CRC Write Data

The [CRC\\_WriteData\(\)](#) function adds data to the CRC. Internally, it tries to use 32-bit reads and writes for all aligned data in the user buffer and 8-bit reads and writes for all unaligned data in the user buffer. This function can update the CRC with user-supplied data chunks of an arbitrary size, so one can update the CRC byte by byte or with all bytes at once. Prior to calling the CRC configuration function [CRC\\_Init\(\)](#) fully specifies the CRC module configuration for the [CRC\\_WriteData\(\)](#) call.

### CRC Get Checksum

The [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) function reads the CRC module data register. Depending on the prior CRC module usage, the return value is either an intermediate checksum or the final checksum. For example, for 16-bit CRCs the following call sequences can be used.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get the final checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / ... / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get the final checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get an intermediate checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / ... / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get an intermediate checksum.

## Comments about API usage in RTOS

If multiple RTOS tasks share the CRC module to compute checksums with different data and/or protocols, the following needs to be implemented by the user.

The triplets

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#)

The triplets are protected by the RTOS mutex to protect the CRC module against concurrent accesses from different tasks. This is an example. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crcRefer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crcRefer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crcRefer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crcRefer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crc

## Data Structures

- struct [crc\\_config\\_t](#)  
CRC protocol configuration. [More...](#)

## Macros

- #define [CRC\\_DRIVER\\_USE\\_CRC16\\_CCIT\\_FALSE\\_AS\\_DEFAULT](#) 1  
Default configuration structure filled by [CRC\\_GetDefaultConfig\(\)](#).

## Enumerations

- enum [crc\\_bits\\_t](#) {  
  [kCrcBits16](#) = 0U,  
  [kCrcBits32](#) = 1U }  
CRC bit width.
- enum [crc\\_result\\_t](#) {  
  [kCrcFinalChecksum](#) = 0U,  
  [kCrcIntermediateChecksum](#) = 1U }  
CRC result type.

## Functions

- void [CRC\\_Init](#) (CRC\_Type \*base, const [crc\\_config\\_t](#) \*config)  
Enables and configures the CRC peripheral module.
- static void [CRC\\_Deinit](#) (CRC\_Type \*base)  
Disables the CRC peripheral module.
- void [CRC\\_GetDefaultConfig](#) ([crc\\_config\\_t](#) \*config)

- Loads default values to the CRC protocol configuration structure.
- void [CRC\\_WriteData](#) (CRC\_Type \*base, const uint8\_t \*data, size\_t dataSize)  
Writes data to the CRC module.
- uint32\_t [CRC\\_Get32bitResult](#) (CRC\_Type \*base)  
Reads the 32-bit checksum from the CRC module.
- uint16\_t [CRC\\_Get16bitResult](#) (CRC\_Type \*base)  
Reads a 16-bit checksum from the CRC module.

## Driver version

- #define [FSL\\_CRC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 3))  
CRC driver version.

## Data Structure Documentation

### 12.6.1 struct crc\_config\_t

This structure holds the configuration for the CRC protocol.

#### Data Fields

- uint32\_t [polynomial](#)  
CRC Polynomial, MSBit first.
- uint32\_t [seed](#)  
Starting checksum value.
- bool [reflectIn](#)  
Reflect bits on input.
- bool [reflectOut](#)  
Reflect bits on output.
- bool [complementChecksum](#)  
True if the result shall be complement of the actual checksum.
- [crc\\_bits\\_t](#) [crcBits](#)  
Selects 16- or 32- bit CRC protocol.
- [crc\\_result\\_t](#) [crcResult](#)  
Selects final or intermediate checksum return from [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#)

#### 12.6.1.0.0.14 Field Documentation

##### 12.6.1.0.0.14.1 uint32\_t crc\_config\_t::polynomial

Example polynomial: 0x1021 = 1\_0000\_0010\_0001 =  $x^{12} + x^5 + 1$

##### 12.6.1.0.0.14.2 bool crc\_config\_t::reflectIn

##### 12.6.1.0.0.14.3 bool crc\_config\_t::reflectOut

##### 12.6.1.0.0.14.4 bool crc\_config\_t::complementChecksum

##### 12.6.1.0.0.14.5 [crc\\_bits\\_t](#) crc\_config\_t::crcBits

## Macro Definition Documentation

### 12.7.1 #define FSL\_CRC\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

Version 2.0.3.

Current version: 2.0.3

Change log:

- Version 2.0.3
  - Fix MISRA issues
- Version 2.0.2
  - Fix MISRA issues
- Version 2.0.1
  - move DATA and DATALL macro definition from header file to source file

### 12.7.2 #define CRC\_DRIVER\_USE\_CRC16\_CCIT\_FALSE\_AS\_DEFAULT 1

Use CRC16-CCIT-FALSE as default.

## Enumeration Type Documentation

### 12.8.1 enum crc\_bits\_t

Enumerator

- kCrcBits16*** Generate 16-bit CRC code.  
***kCrcBits32*** Generate 32-bit CRC code.

### 12.8.2 enum crc\_result\_t

Enumerator

- kCrcFinalChecksum*** CRC data register read value is the final checksum. Reflect out and final xor protocol features are applied.  
***kCrcIntermediateChecksum*** CRC data register read value is intermediate checksum (raw value). Reflect out and final xor protocol feature are not applied. Intermediate checksum can be used as a seed for [CRC\\_Init\(\)](#) to continue adding data to this checksum.

## Function Documentation

### 12.9.1 void CRC\_Init ( CRC\_Type \* *base*, const crc\_config\_t \* *config* )

This function enables the clock gate in the SIM module for the CRC peripheral. It also configures the CRC module and starts a checksum computation by writing the seed.

## Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC module configuration structure.

### 12.9.2 static void CRC\_Deinit ( CRC\_Type \* *base* ) [inline], [static]

This function disables the clock gate in the SIM module for the CRC peripheral.

## Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

### 12.9.3 void CRC\_GetDefaultConfig ( crc\_config\_t \* *config* )

Loads default values to the CRC protocol configuration structure. The default values are as follows.

```
* config->polynomial = 0x1021;
* config->seed = 0xFFFF;
* config->reflectIn = false;
* config->reflectOut = false;
* config->complementChecksum = false;
* config->crcBits = kCrcBits16;
* config->crcResult = kCrcFinalChecksum;
*
```

## Parameters

<i>config</i>	CRC protocol configuration structure.
---------------	---------------------------------------

### 12.9.4 void CRC\_WriteData ( CRC\_Type \* *base*, const uint8\_t \* *data*, size\_t *dataSize* )

Writes input data buffer bytes to the CRC data register. The configured type of transpose is applied.

## Parameters

---

<i>base</i>	CRC peripheral address.
<i>data</i>	Input data stream, MSByte in data[0].
<i>dataSize</i>	Size in bytes of the input data buffer.

### 12.9.5 uint32\_t CRC\_Get32bitResult ( CRC\_Type \* *base* )

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

An intermediate or the final 32-bit checksum, after configured transpose and complement operations.

### 12.9.6 uint16\_t CRC\_Get16bitResult ( CRC\_Type \* *base* )

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

An intermediate or the final 16-bit checksum, after configured transpose and complement operations.

## Chapter 13

# DAC: Digital-to-Analog Converter Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Digital-to-Analog Converter (DAC) module of MCUXpresso SDK devices.

The DAC driver includes a basic DAC module (converter) and a DAC buffer.

The basic DAC module supports operations unique to the DAC converter in each DAC instance. The APIs in this section are used in the initialization phase, which enables the DAC module in the application. The APIs enable/disable the clock, enable/disable the module, and configure the converter. Call the initial APIs to prepare the DAC module for the application.

The DAC buffer operates the DAC hardware buffer. The DAC module supports a hardware buffer to keep a group of DAC values to be converted. This feature supports updating the DAC output value automatically by triggering the buffer read pointer to move in the buffer. Use the APIs to configure the hardware buffer's trigger mode, watermark, work mode, and use size. Additionally, the APIs operate the DMA, interrupts, flags, the pointer (the index of the buffer), item values, and so on.

Note that the most functional features are designed for the DAC hardware buffer.

### Typical use case

#### 13.2.1 Working as a basic DAC without the hardware buffer feature

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/dac`

#### 13.2.2 Working with the hardware buffer

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/dac`

### Data Structures

- struct [dac\\_config\\_t](#)  
DAC module configuration. [More...](#)
- struct [dac\\_buffer\\_config\\_t](#)  
DAC buffer configuration. [More...](#)

### Enumerations

- enum [\\_dac\\_buffer\\_status\\_flags](#) {  
    [kDAC\\_BufferWatermarkFlag](#) = DAC\_SR\_DACBFWMF\_MASK,  
    [kDAC\\_BufferReadPointerTopPositionFlag](#) = DAC\_SR\_DACBFRPTF\_MASK,

- ```
kDAC_BufferReadPointerBottomPositionFlag = DAC_SR_DACBFRPBF_MASK }
```
- DAC buffer flags.*
- enum `_dac_buffer_interrupt_enable` {  
`kDAC_BufferWatermarkInterruptEnable` = `DAC_C0_DACBWIEN_MASK`,  
`kDAC_BufferReadPointerTopInterruptEnable` = `DAC_C0_DACBTIEN_MASK`,  
`kDAC_BufferReadPointerBottomInterruptEnable` = `DAC_C0_DACBBIEN_MASK` }
- DAC buffer interrupts.*
- enum `dac_reference_voltage_source_t` {  
`kDAC_ReferenceVoltageSourceVref1` = 0U,  
`kDAC_ReferenceVoltageSourceVref2` = 1U }
- DAC reference voltage source.*
- enum `dac_buffer_trigger_mode_t` {  
`kDAC_BufferTriggerByHardwareMode` = 0U,  
`kDAC_BufferTriggerBySoftwareMode` = 1U }
- DAC buffer trigger mode.*
- enum `dac_buffer_watermark_t` {  
`kDAC_BufferWatermark1Word` = 0U,  
`kDAC_BufferWatermark2Word` = 1U,  
`kDAC_BufferWatermark3Word` = 2U,  
`kDAC_BufferWatermark4Word` = 3U }
- DAC buffer watermark.*
- enum `dac_buffer_work_mode_t` {  
`kDAC_BufferWorkAsNormalMode` = 0U,  
`kDAC_BufferWorkAsSwingMode`,  
`kDAC_BufferWorkAsOneTimeScanMode` }
- DAC buffer work mode.*

## Driver version

- #define `FSL_DAC_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 2)`)  
*DAC driver version 2.0.2.*

## Initialization

- void `DAC_Init` (`DAC_Type *base`, const `dac_config_t *config`)  
*Initializes the DAC module.*
- void `DAC_Deinit` (`DAC_Type *base`)  
*De-initializes the DAC module.*
- void `DAC_GetDefaultConfig` (`dac_config_t *config`)  
*Initializes the DAC user configuration structure.*
- static void `DAC_Enable` (`DAC_Type *base`, bool enable)  
*Enables the DAC module.*

## Buffer

- static void `DAC_EnableBuffer` (`DAC_Type *base`, bool enable)  
*Enables the DAC buffer.*
- void `DAC_SetBufferConfig` (`DAC_Type *base`, const `dac_buffer_config_t *config`)  
*Configures the CMP buffer.*



- void [DAC\\_GetDefaultBufferConfig](#) ([dac\\_buffer\\_config\\_t](#) \*config)  
*Initializes the DAC buffer configuration structure.*
- static void [DAC\\_EnableBufferDMA](#) ([DAC\\_Type](#) \*base, bool enable)  
*Enables the DMA for DAC buffer.*
- void [DAC\\_SetBufferValue](#) ([DAC\\_Type](#) \*base, [uint8\\_t](#) index, [uint16\\_t](#) value)  
*Sets the value for items in the buffer.*
- static void [DAC\\_DoSoftwareTriggerBuffer](#) ([DAC\\_Type](#) \*base)  
*Triggers the buffer using software and updates the read pointer of the DAC buffer.*
- static [uint8\\_t](#) [DAC\\_GetBufferReadPointer](#) ([DAC\\_Type](#) \*base)  
*Gets the current read pointer of the DAC buffer.*
- void [DAC\\_SetBufferReadPointer](#) ([DAC\\_Type](#) \*base, [uint8\\_t](#) index)  
*Sets the current read pointer of the DAC buffer.*
- void [DAC\\_EnableBufferInterrupts](#) ([DAC\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Enables interrupts for the DAC buffer.*
- void [DAC\\_DisableBufferInterrupts](#) ([DAC\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Disables interrupts for the DAC buffer.*
- [uint8\\_t](#) [DAC\\_GetBufferStatusFlags](#) ([DAC\\_Type](#) \*base)  
*Gets the flags of events for the DAC buffer.*
- void [DAC\\_ClearBufferStatusFlags](#) ([DAC\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Clears the flags of events for the DAC buffer.*

## Data Structure Documentation

### 13.3.1 struct [dac\\_config\\_t](#)

#### Data Fields

- [dac\\_reference\\_voltage\\_source\\_t](#) [referenceVoltageSource](#)  
*Select the DAC reference voltage source.*
- bool [enableLowPowerMode](#)  
*Enable the low-power mode.*

#### 13.3.1.0.0.15 Field Documentation

13.3.1.0.0.15.1 [dac\\_reference\\_voltage\\_source\\_t](#) [dac\\_config\\_t::referenceVoltageSource](#)

13.3.1.0.0.15.2 bool [dac\\_config\\_t::enableLowPowerMode](#)

### 13.3.2 struct [dac\\_buffer\\_config\\_t](#)

#### Data Fields

- [dac\\_buffer\\_trigger\\_mode\\_t](#) [triggerMode](#)  
*Select the buffer's trigger mode.*
- [dac\\_buffer\\_watermark\\_t](#) [watermark](#)  
*Select the buffer's watermark.*
- [dac\\_buffer\\_work\\_mode\\_t](#) [workMode](#)  
*Select the buffer's work mode.*
- [uint8\\_t](#) [upperLimit](#)

*Set the upper limit for the buffer index.*

### 13.3.2.0.0.16 Field Documentation

**13.3.2.0.0.16.1** `dac_buffer_trigger_mode_t` `dac_buffer_config_t::triggerMode`

**13.3.2.0.0.16.2** `dac_buffer_watermark_t` `dac_buffer_config_t::watermark`

**13.3.2.0.0.16.3** `dac_buffer_work_mode_t` `dac_buffer_config_t::workMode`

**13.3.2.0.0.16.4** `uint8_t` `dac_buffer_config_t::upperLimit`

Normally, 0-15 is available for a buffer with 16 items.

## Macro Definition Documentation

**13.4.1** `#define FSL_DAC_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))`

## Enumeration Type Documentation

### 13.5.1 `enum _dac_buffer_status_flags`

Enumerator

***kDAC\_BufferWatermarkFlag*** DAC Buffer Watermark Flag.

***kDAC\_BufferReadPointerTopPositionFlag*** DAC Buffer Read Pointer Top Position Flag.

***kDAC\_BufferReadPointerBottomPositionFlag*** DAC Buffer Read Pointer Bottom Position Flag.

### 13.5.2 `enum _dac_buffer_interrupt_enable`

Enumerator

***kDAC\_BufferWatermarkInterruptEnable*** DAC Buffer Watermark Interrupt Enable.

***kDAC\_BufferReadPointerTopInterruptEnable*** DAC Buffer Read Pointer Top Flag Interrupt Enable.

***kDAC\_BufferReadPointerBottomInterruptEnable*** DAC Buffer Read Pointer Bottom Flag Interrupt Enable.

### 13.5.3 `enum dac_reference_voltage_source_t`

Enumerator

***kDAC\_ReferenceVoltageSourceVref1*** The DAC selects DACREF\_1 as the reference voltage.

***kDAC\_ReferenceVoltageSourceVref2*** The DAC selects DACREF\_2 as the reference voltage.

### 13.5.4 enum dac\_buffer\_trigger\_mode\_t

Enumerator

*kDAC\_BufferTriggerByHardwareMode* The DAC hardware trigger is selected.

*kDAC\_BufferTriggerBySoftwareMode* The DAC software trigger is selected.

### 13.5.5 enum dac\_buffer\_watermark\_t

Enumerator

*kDAC\_BufferWatermark1Word* 1 word away from the upper limit.

*kDAC\_BufferWatermark2Word* 2 words away from the upper limit.

*kDAC\_BufferWatermark3Word* 3 words away from the upper limit.

*kDAC\_BufferWatermark4Word* 4 words away from the upper limit.

### 13.5.6 enum dac\_buffer\_work\_mode\_t

Enumerator

*kDAC\_BufferWorkAsNormalMode* Normal mode.

*kDAC\_BufferWorkAsSwingMode* Swing mode.

*kDAC\_BufferWorkAsOneTimeScanMode* One-Time Scan mode.

## Function Documentation

### 13.6.1 void DAC\_Init ( DAC\_Type \* *base*, const dac\_config\_t \* *config* )

This function initializes the DAC module including the following operations.

- Enabling the clock for DAC module.
- Configuring the DAC converter with a user configuration.
- Enabling the DAC module.

Parameters

|               |                                                             |
|---------------|-------------------------------------------------------------|
| <i>base</i>   | DAC peripheral base address.                                |
| <i>config</i> | Pointer to the configuration structure. See "dac_config_t". |

### 13.6.2 void DAC\_Deinit ( DAC\_Type \* *base* )

This function de-initializes the DAC module including the following operations.

- Disabling the DAC module.
- Disabling the clock for the DAC module.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DAC peripheral base address. |
|-------------|------------------------------|

### 13.6.3 void DAC\_GetDefaultConfig ( dac\_config\_t \* *config* )

This function initializes the user configuration structure to a default value. The default values are as follows.

```
* config->referenceVoltageSource = kDAC_ReferenceVoltageSourceVref2;
* config->enableLowPowerMode = false;
*
```

Parameters

|               |                                                             |
|---------------|-------------------------------------------------------------|
| <i>config</i> | Pointer to the configuration structure. See "dac_config_t". |
|---------------|-------------------------------------------------------------|

### 13.6.4 static void DAC\_Enable ( DAC\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>base</i>   | DAC peripheral base address.     |
| <i>enable</i> | Enables or disables the feature. |

### 13.6.5 static void DAC\_EnableBuffer ( DAC\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DAC peripheral base address. |
|-------------|------------------------------|

|               |                                  |
|---------------|----------------------------------|
| <i>enable</i> | Enables or disables the feature. |
|---------------|----------------------------------|

### 13.6.6 void DAC\_SetBufferConfig ( DAC\_Type \* *base*, const dac\_buffer\_config\_t \* *config* )

Parameters

|               |                                                                    |
|---------------|--------------------------------------------------------------------|
| <i>base</i>   | DAC peripheral base address.                                       |
| <i>config</i> | Pointer to the configuration structure. See "dac_buffer_config_t". |

### 13.6.7 void DAC\_GetDefaultBufferConfig ( dac\_buffer\_config\_t \* *config* )

This function initializes the DAC buffer configuration structure to default values. The default values are as follows.

```
* config->triggerMode = kDAC_BufferTriggerBySoftwareMode;
* config->watermark   = kDAC_BufferWatermark1Word;
* config->workMode     = kDAC_BufferWorkAsNormalMode;
* config->upperLimit   = DAC_DATL_COUNT - 1U;
*
```

Parameters

|               |                                                                    |
|---------------|--------------------------------------------------------------------|
| <i>config</i> | Pointer to the configuration structure. See "dac_buffer_config_t". |
|---------------|--------------------------------------------------------------------|

### 13.6.8 static void DAC\_EnableBufferDMA ( DAC\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>base</i>   | DAC peripheral base address.     |
| <i>enable</i> | Enables or disables the feature. |

### 13.6.9 void DAC\_SetBufferValue ( DAC\_Type \* *base*, uint8\_t *index*, uint16\_t *value* )

## Parameters

|              |                                                                                                              |
|--------------|--------------------------------------------------------------------------------------------------------------|
| <i>base</i>  | DAC peripheral base address.                                                                                 |
| <i>index</i> | Setting the index for items in the buffer. The available index should not exceed the size of the DAC buffer. |
| <i>value</i> | Setting the value for items in the buffer. 12-bits are available.                                            |

### 13.6.10 static void DAC\_DoSoftwareTriggerBuffer ( DAC\_Type \* *base* ) [inline], [static]

This function triggers the function using software. The read pointer of the DAC buffer is updated with one step after this function is called. Changing the read pointer depends on the buffer's work mode.

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DAC peripheral base address. |
|-------------|------------------------------|

### 13.6.11 static uint8\_t DAC\_GetBufferReadPointer ( DAC\_Type \* *base* ) [inline], [static]

This function gets the current read pointer of the DAC buffer. The current output value depends on the item indexed by the read pointer. It is updated either by a software trigger or a hardware trigger.

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DAC peripheral base address. |
|-------------|------------------------------|

## Returns

The current read pointer of the DAC buffer.

### 13.6.12 void DAC\_SetBufferReadPointer ( DAC\_Type \* *base*, uint8\_t *index* )

This function sets the current read pointer of the DAC buffer. The current output value depends on the item indexed by the read pointer. It is updated either by a software trigger or a hardware trigger. After the read pointer changes, the DAC output value also changes.

## Parameters

|              |                                         |
|--------------|-----------------------------------------|
| <i>base</i>  | DAC peripheral base address.            |
| <i>index</i> | Setting an index value for the pointer. |

**13.6.13 void DAC\_EnableBufferInterrupts ( DAC\_Type \* *base*, uint32\_t *mask* )**

## Parameters

|             |                                                                |
|-------------|----------------------------------------------------------------|
| <i>base</i> | DAC peripheral base address.                                   |
| <i>mask</i> | Mask value for interrupts. See "_dac_buffer_interrupt_enable". |

**13.6.14 void DAC\_DisableBufferInterrupts ( DAC\_Type \* *base*, uint32\_t *mask* )**

## Parameters

|             |                                                                |
|-------------|----------------------------------------------------------------|
| <i>base</i> | DAC peripheral base address.                                   |
| <i>mask</i> | Mask value for interrupts. See "_dac_buffer_interrupt_enable". |

**13.6.15 uint8\_t DAC\_GetBufferStatusFlags ( DAC\_Type \* *base* )**

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DAC peripheral base address. |
|-------------|------------------------------|

## Returns

Mask value for the asserted flags. See "\_dac\_buffer\_status\_flags".

**13.6.16 void DAC\_ClearBufferStatusFlags ( DAC\_Type \* *base*, uint32\_t *mask* )**

## Parameters

|             |                                                         |
|-------------|---------------------------------------------------------|
| <i>base</i> | DAC peripheral base address.                            |
| <i>mask</i> | Mask value for flags. See "_dac_buffer_status_flags_t". |



## Chapter 14

# DMAMUX: Direct Memory Access Multiplexer Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Direct Memory Access Multiplexer (DMAMUX) of MCUXpresso SDK devices.

### Typical use case

#### 14.2.1 DMAMUX Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/dmamux

### Driver version

- #define [FSL\\_DMAMUX\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 5))  
*DMAMUX driver version 2.0.5.*

### DMAMUX Initialization and de-initialization

- void [DMAMUX\\_Init](#) (DMAMUX\_Type \*base)  
*Initializes the DMAMUX peripheral.*
- void [DMAMUX\\_Deinit](#) (DMAMUX\_Type \*base)  
*Deinitializes the DMAMUX peripheral.*

### DMAMUX Channel Operation

- static void [DMAMUX\\_EnableChannel](#) (DMAMUX\_Type \*base, uint32\_t channel)  
*Enables the DMAMUX channel.*
- static void [DMAMUX\\_DisableChannel](#) (DMAMUX\_Type \*base, uint32\_t channel)  
*Disables the DMAMUX channel.*
- static void [DMAMUX\\_SetSource](#) (DMAMUX\_Type \*base, uint32\_t channel, uint32\_t source)  
*Configures the DMAMUX channel source.*
- static void [DMAMUX\\_EnablePeriodTrigger](#) (DMAMUX\_Type \*base, uint32\_t channel)  
*Enables the DMAMUX period trigger.*
- static void [DMAMUX\\_DisablePeriodTrigger](#) (DMAMUX\_Type \*base, uint32\_t channel)  
*Disables the DMAMUX period trigger.*

### Macro Definition Documentation

#### 14.3.1 #define FSL\_DMAMUX\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))

## Function Documentation

### 14.4.1 void DMAMUX\_Init ( DMAMUX\_Type \* *base* )

This function ungates the DMAMUX clock.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | DMAMUX peripheral base address. |
|-------------|---------------------------------|

#### 14.4.2 void DMAMUX\_Deinit ( DMAMUX\_Type \* *base* )

This function gates the DMAMUX clock.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | DMAMUX peripheral base address. |
|-------------|---------------------------------|

#### 14.4.3 static void DMAMUX\_EnableChannel ( DMAMUX\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function enables the DMAMUX channel.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | DMAMUX peripheral base address. |
| <i>channel</i> | DMAMUX channel number.          |

#### 14.4.4 static void DMAMUX\_DisableChannel ( DMAMUX\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function disables the DMAMUX channel.

Note

The user must disable the DMAMUX channel before configuring it.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | DMAMUX peripheral base address. |
|-------------|---------------------------------|

|                |                        |
|----------------|------------------------|
| <i>channel</i> | DMAMUX channel number. |
|----------------|------------------------|

**14.4.5 static void DMAMUX\_SetSource ( DMAMUX\_Type \* *base*, uint32\_t *channel*, uint32\_t *source* ) [inline], [static]**

Parameters

|                |                                                            |
|----------------|------------------------------------------------------------|
| <i>base</i>    | DMAMUX peripheral base address.                            |
| <i>channel</i> | DMAMUX channel number.                                     |
| <i>source</i>  | Channel source, which is used to trigger the DMA transfer. |

**14.4.6 static void DMAMUX\_EnablePeriodTrigger ( DMAMUX\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This function enables the DMAMUX period trigger feature.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | DMAMUX peripheral base address. |
| <i>channel</i> | DMAMUX channel number.          |

**14.4.7 static void DMAMUX\_DisablePeriodTrigger ( DMAMUX\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This function disables the DMAMUX period trigger.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | DMAMUX peripheral base address. |
| <i>channel</i> | DMAMUX channel number.          |



## Chapter 15

### DSPI: Serial Peripheral Interface Driver

#### Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Peripheral Interface (SPI) module of MCUXpresso SDK devices.

#### Modules

- [DSPI Driver](#)

## DSPI Driver

### 15.2.1 Overview

This section describes the programming interface of the DSPI peripheral driver. The DSPI driver configures the DSPI module and provides functional and transactional interfaces to build the DSPI application.

### 15.2.2 Typical use case

#### 15.2.2.1 Master Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/dspi`.

#### 15.2.2.2 Slave Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/dspi`.

## Data Structures

- struct `dspi_command_data_config_t`  
*DSPI master command data configuration used for the SPIx\_PUSHR. [More...](#)*
- struct `dspi_master_ctar_config_t`  
*DSPI master CTAR configuration structure. [More...](#)*
- struct `dspi_master_config_t`  
*DSPI master configuration structure. [More...](#)*
- struct `dspi_slave_ctar_config_t`  
*DSPI slave CTAR configuration structure. [More...](#)*
- struct `dspi_slave_config_t`  
*DSPI slave configuration structure. [More...](#)*
- struct `dspi_transfer_t`  
*DSPI master/slave transfer structure. [More...](#)*
- struct `dspi_half_duplex_transfer_t`  
*DSPI half-duplex(master) transfer structure. [More...](#)*
- struct `dspi_master_handle_t`  
*DSPI master transfer handle structure used for transactional API. [More...](#)*
- struct `dspi_slave_handle_t`  
*DSPI slave transfer handle structure used for the transactional API. [More...](#)*

## Macros

- #define `DSPI_DUMMY_DATA` (0x00U)  
*DSPI dummy data if there is no Tx data.*
- #define `DSPI_MASTER_CTAR_SHIFT` (0U)  
*DSPI master CTAR shift macro; used internally.*
- #define `DSPI_MASTER_CTAR_MASK` (0x0FU)

- *DSPI master CTAR mask macro; used internally.*  
• #define **DSPI\_MASTER\_PCS\_SHIFT** (4U)
- *DSPI master PCS shift macro; used internally.*  
• #define **DSPI\_MASTER\_PCS\_MASK** (0xF0U)
- *DSPI master PCS mask macro; used internally.*  
• #define **DSPI\_SLAVE\_CTAR\_SHIFT** (0U)
- *DSPI slave CTAR shift macro; used internally.*  
• #define **DSPI\_SLAVE\_CTAR\_MASK** (0x07U)
- *DSPI slave CTAR mask macro; used internally.*

## Typedefs

- typedef void(\* **dspi\_master\_transfer\_callback\_t**)(SPI\_Type \*base, dspi\_master\_handle\_t \*handle, **status\_t** status, void \*userData)  
*Completion callback function pointer type.*
- typedef void(\* **dspi\_slave\_transfer\_callback\_t**)(SPI\_Type \*base, dspi\_slave\_handle\_t \*handle, **status\_t** status, void \*userData)  
*Completion callback function pointer type.*

## Enumerations

- enum {  
  **kStatus\_DSPI\_Busy** = MAKE\_STATUS(kStatusGroup\_DSPI, 0),  
  **kStatus\_DSPI\_Error** = MAKE\_STATUS(kStatusGroup\_DSPI, 1),  
  **kStatus\_DSPI\_Idle** = MAKE\_STATUS(kStatusGroup\_DSPI, 2),  
  **kStatus\_DSPI\_OutOfRange** = MAKE\_STATUS(kStatusGroup\_DSPI, 3) }  
*Status for the DSPI driver.*
- enum **\_dspi\_flags** {  
  **kDSPI\_TxCompleteFlag** = (int)SPI\_SR\_TCF\_MASK,  
  **kDSPI\_EndOfQueueFlag** = SPI\_SR\_EOQF\_MASK,  
  **kDSPI\_TxFifoUnderflowFlag** = SPI\_SR\_TFUF\_MASK,  
  **kDSPI\_TxFifoFillRequestFlag** = SPI\_SR\_TFFF\_MASK,  
  **kDSPI\_RxFifoOverflowFlag** = SPI\_SR\_RFOF\_MASK,  
  **kDSPI\_RxFifoDrainRequestFlag** = SPI\_SR\_RFDF\_MASK,  
  **kDSPI\_TxAndRxStatusFlag** = SPI\_SR\_TXRXS\_MASK,  
  **kDSPI\_AllStatusFlag** }  
*DSPI status flags in SPIx\_SR register.*
- enum **\_dspi\_interrupt\_enable** {  
  **kDSPI\_TxCompleteInterruptEnable** = (int)SPI\_RSER\_TCF\_RE\_MASK,  
  **kDSPI\_EndOfQueueInterruptEnable** = SPI\_RSER\_EOQF\_RE\_MASK,  
  **kDSPI\_TxFifoUnderflowInterruptEnable** = SPI\_RSER\_TFUF\_RE\_MASK,  
  **kDSPI\_TxFifoFillRequestInterruptEnable** = SPI\_RSER\_TFFF\_RE\_MASK,  
  **kDSPI\_RxFifoOverflowInterruptEnable** = SPI\_RSER\_RFOF\_RE\_MASK,  
  **kDSPI\_RxFifoDrainRequestInterruptEnable** = SPI\_RSER\_RFDF\_RE\_MASK,  
  **kDSPI\_AllInterruptEnable** }

- DSPI interrupt source.*

  - enum `_dspi_dma_enable` {  
`kDSPI_TxDmaEnable` = (SPI\_RSER\_TFFF\_RE\_MASK | SPI\_RSER\_TFFF\_DIRS\_MASK),  
`kDSPI_RxDmaEnable` = (SPI\_RSER\_RFDF\_RE\_MASK | SPI\_RSER\_RFDF\_DIRS\_MASK) }
- DSPI DMA source.*

  - enum `dspi_master_slave_mode_t` {  
`kDSPI_Master` = 1U,  
`kDSPI_Slave` = 0U }
- DSPI master or slave mode configuration.*

  - enum `dspi_master_sample_point_t` {  
`kDSPI_SckToSin0Clock` = 0U,  
`kDSPI_SckToSin1Clock` = 1U,  
`kDSPI_SckToSin2Clock` = 2U }
- DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format.*

  - enum `dspi_which_pcs_t` {  
`kDSPI_Pcs0` = 1U << 0,  
`kDSPI_Pcs1` = 1U << 1,  
`kDSPI_Pcs2` = 1U << 2,  
`kDSPI_Pcs3` = 1U << 3,  
`kDSPI_Pcs4` = 1U << 4,  
`kDSPI_Pcs5` = 1U << 5 }
- DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure).*

  - enum `dspi_pcs_polarity_config_t` {  
`kDSPI_PcsActiveHigh` = 0U,  
`kDSPI_PcsActiveLow` = 1U }
- DSPI Peripheral Chip Select (Pcs) Polarity configuration.*

  - enum `_dspi_pcs_polarity` {  
`kDSPI_Pcs0ActiveLow` = 1U << 0,  
`kDSPI_Pcs1ActiveLow` = 1U << 1,  
`kDSPI_Pcs2ActiveLow` = 1U << 2,  
`kDSPI_Pcs3ActiveLow` = 1U << 3,  
`kDSPI_Pcs4ActiveLow` = 1U << 4,  
`kDSPI_Pcs5ActiveLow` = 1U << 5,  
`kDSPI_PcsAllActiveLow` = 0xFFU }
- DSPI Peripheral Chip Select (Pcs) Polarity.*

  - enum `dspi_clock_polarity_t` {  
`kDSPI_ClockPolarityActiveHigh` = 0U,  
`kDSPI_ClockPolarityActiveLow` = 1U }
- DSPI clock polarity configuration for a given CTAR.*

  - enum `dspi_clock_phase_t` {  
`kDSPI_ClockPhaseFirstEdge` = 0U,  
`kDSPI_ClockPhaseSecondEdge` = 1U }
- DSPI clock phase configuration for a given CTAR.*

  - enum `dspi_shift_direction_t` {  
`kDSPI_MsbFirst` = 0U,  
`kDSPI_LsbFirst` = 1U }
- DSPI data shifter direction options for a given CTAR.*



- enum `dspi_delay_type_t` {  
`kDSPI_PcsToSck` = 1U,  
`kDSPI_LastSckToPcs`,  
`kDSPI_BetweenTransfer` }  
*DSPI delay type selection.*
- enum `dspi_ctar_selection_t` {  
`kDSPI_Ctar0` = 0U,  
`kDSPI_Ctar1` = 1U,  
`kDSPI_Ctar2` = 2U,  
`kDSPI_Ctar3` = 3U,  
`kDSPI_Ctar4` = 4U,  
`kDSPI_Ctar5` = 5U,  
`kDSPI_Ctar6` = 6U,  
`kDSPI_Ctar7` = 7U }  
*DSPI Clock and Transfer Attributes Register (CTAR) selection.*
- enum `_dspi_transfer_config_flag_for_master` {  
`kDSPI_MasterCtar0` = 0U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar1` = 1U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar2` = 2U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar3` = 3U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar4` = 4U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar5` = 5U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar6` = 6U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterCtar7` = 7U << DSPI\_MASTER\_CTAR\_SHIFT,  
`kDSPI_MasterPcs0` = 0U << DSPI\_MASTER\_PCS\_SHIFT,  
`kDSPI_MasterPcs1` = 1U << DSPI\_MASTER\_PCS\_SHIFT,  
`kDSPI_MasterPcs2` = 2U << DSPI\_MASTER\_PCS\_SHIFT,  
`kDSPI_MasterPcs3` = 3U << DSPI\_MASTER\_PCS\_SHIFT,  
`kDSPI_MasterPcs4` = 4U << DSPI\_MASTER\_PCS\_SHIFT,  
`kDSPI_MasterPcs5` = 5U << DSPI\_MASTER\_PCS\_SHIFT,  
`kDSPI_MasterPcsContinuous` = 1U << 20,  
`kDSPI_MasterActiveAfterTransfer` = 1U << 21 }  
*Use this enumeration for the DSPI master transfer configFlags.*
- enum `_dspi_transfer_config_flag_for_slave` { `kDSPI_SlaveCtar0` = 0U << DSPI\_SLAVE\_CTAR\_SHIFT }  
*Use this enumeration for the DSPI slave transfer configFlags.*
- enum `_dspi_transfer_state` {  
`kDSPI_Idle` = 0x0U,  
`kDSPI_Busy`,  
`kDSPI_Error` }  
*DSPI transfer state, which is used for DSPI transactional API state machine.*

## Variables

- volatile uint8\_t `g_dspiDummyData` []

*Global variable for dummy data value setting.*

## Driver version

- #define **FSL\_DSPI\_DRIVER\_VERSION** (MAKE\_VERSION(2, 2, 4))  
*DSPI driver version 2.2.4.*

## Initialization and deinitialization

- void **DSPI\_MasterInit** (SPI\_Type \*base, const **dspi\_master\_config\_t** \*masterConfig, uint32\_t src-Clock\_Hz)  
*Initializes the DSPI master.*
- void **DSPI\_MasterGetDefaultConfig** (**dspi\_master\_config\_t** \*masterConfig)  
*Sets the **dspi\_master\_config\_t** structure to default values.*
- void **DSPI\_SlaveInit** (SPI\_Type \*base, const **dspi\_slave\_config\_t** \*slaveConfig)  
*DSPI slave configuration.*
- void **DSPI\_SlaveGetDefaultConfig** (**dspi\_slave\_config\_t** \*slaveConfig)  
*Sets the **dspi\_slave\_config\_t** structure to a default value.*
- void **DSPI\_Deinit** (SPI\_Type \*base)  
*De-initializes the DSPI peripheral.*
- static void **DSPI\_Enable** (SPI\_Type \*base, bool enable)  
*Enables the DSPI peripheral and sets the MCR MDIS to 0.*

## Status

- static uint32\_t **DSPI\_GetStatusFlags** (SPI\_Type \*base)  
*Gets the DSPI status flag state.*
- static void **DSPI\_ClearStatusFlags** (SPI\_Type \*base, uint32\_t statusFlags)  
*Clears the DSPI status flag.*

## Interrupts

- void **DSPI\_EnableInterrupts** (SPI\_Type \*base, uint32\_t mask)  
*Enables the DSPI interrupts.*
- static void **DSPI\_DisableInterrupts** (SPI\_Type \*base, uint32\_t mask)  
*Disables the DSPI interrupts.*

## DMA Control

- static void **DSPI\_EnableDMA** (SPI\_Type \*base, uint32\_t mask)  
*Enables the DSPI DMA request.*
- static void **DSPI\_DisableDMA** (SPI\_Type \*base, uint32\_t mask)  
*Disables the DSPI DMA request.*
- static uint32\_t **DSPI\_MasterGetTxRegisterAddress** (SPI\_Type \*base)

- *Gets the DSPI master PUSHR data register address for the DMA operation.*  
static uint32\_t [DSPI\\_SlaveGetTxRegisterAddress](#) (SPI\_Type \*base)
- *Gets the DSPI slave PUSHR data register address for the DMA operation.*  
static uint32\_t [DSPI\\_GetRxRegisterAddress](#) (SPI\_Type \*base)
- *Gets the DSPI POPR data register address for the DMA operation.*

## Bus Operations

- uint32\_t [DSPI\\_GetInstance](#) (SPI\_Type \*base)  
*Get instance number for DSPI module.*
- static void [DSPI\\_SetMasterSlaveMode](#) (SPI\_Type \*base, [dspi\\_master\\_slave\\_mode\\_t](#) mode)  
*Configures the DSPI for master or slave.*
- static bool [DSPI\\_IsMaster](#) (SPI\_Type \*base)  
*Returns whether the DSPI module is in master mode.*
- static void [DSPI\\_StartTransfer](#) (SPI\_Type \*base)  
*Starts the DSPI transfers and clears HALT bit in MCR.*
- static void [DSPI\\_StopTransfer](#) (SPI\_Type \*base)  
*Stops DSPI transfers and sets the HALT bit in MCR.*
- static void [DSPI\\_SetFifoEnable](#) (SPI\_Type \*base, bool enableTxFifo, bool enableRxFifo)  
*Enables or disables the DSPI FIFOs.*
- static void [DSPI\\_FlushFifo](#) (SPI\_Type \*base, bool flushTxFifo, bool flushRxFifo)  
*Flushes the DSPI FIFOs.*
- static void [DSPI\\_SetAllPcsPolarity](#) (SPI\_Type \*base, uint32\_t mask)  
*Configures the DSPI peripheral chip select polarity simultaneously.*
- uint32\_t [DSPI\\_MasterSetBaudRate](#) (SPI\_Type \*base, [dspi\\_ctar\\_selection\\_t](#) whichCtar, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the DSPI baud rate in bits per second.*
- void [DSPI\\_MasterSetDelayScaler](#) (SPI\_Type \*base, [dspi\\_ctar\\_selection\\_t](#) whichCtar, uint32\_t prescaler, uint32\_t scaler, [dspi\\_delay\\_type\\_t](#) whichDelay)  
*Manually configures the delay prescaler and scaler for a particular CTAR.*
- uint32\_t [DSPI\\_MasterSetDelayTimes](#) (SPI\_Type \*base, [dspi\\_ctar\\_selection\\_t](#) whichCtar, [dspi\\_delay\\_type\\_t](#) whichDelay, uint32\_t srcClock\_Hz, uint32\_t delayTimeInNanoSec)  
*Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds.*
- static void [DSPI\\_MasterWriteData](#) (SPI\_Type \*base, [dspi\\_command\\_data\\_config\\_t](#) \*command, uint16\_t data)  
*Writes data into the data buffer for master mode.*
- void [DSPI\\_GetDefaultDataCommandConfig](#) ([dspi\\_command\\_data\\_config\\_t](#) \*command)  
*Sets the [dspi\\_command\\_data\\_config\\_t](#) structure to default values.*
- void [DSPI\\_MasterWriteDataBlocking](#) (SPI\_Type \*base, [dspi\\_command\\_data\\_config\\_t](#) \*command, uint16\_t data)  
*Writes data into the data buffer master mode and waits till complete to return.*
- static uint32\_t [DSPI\\_MasterGetFormattedCommand](#) ([dspi\\_command\\_data\\_config\\_t](#) \*command)  
*Returns the DSPI command word formatted to the PUSHR data register bit field.*
- void [DSPI\\_MasterWriteCommandDataBlocking](#) (SPI\_Type \*base, uint32\_t data)  
*Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer master mode and waits till complete to return.*
- static void [DSPI\\_SlaveWriteData](#) (SPI\_Type \*base, uint32\_t data)  
*Writes data into the data buffer in slave mode.*
- void [DSPI\\_SlaveWriteDataBlocking](#) (SPI\_Type \*base, uint32\_t data)

- Writes data into the data buffer in slave mode, waits till data was transmitted, and returns.
- static uint32\_t **DSPI\_ReadData** (SPI\_Type \*base)  
Reads data from the data buffer.
- void **DSPI\_SetDummyData** (SPI\_Type \*base, uint8\_t dummyData)  
Set up the dummy data.

## Transactional APIs

- void **DSPI\_MasterTransferCreateHandle** (SPI\_Type \*base, dspi\_master\_handle\_t \*handle, dspi\_master\_transfer\_callback\_t callback, void \*userData)  
Initializes the DSPI master handle.
- status\_t **DSPI\_MasterTransferBlocking** (SPI\_Type \*base, dspi\_transfer\_t \*transfer)  
DSPI master transfer data using polling.
- status\_t **DSPI\_MasterTransferNonBlocking** (SPI\_Type \*base, dspi\_master\_handle\_t \*handle, dspi\_transfer\_t \*transfer)  
DSPI master transfer data using interrupts.
- status\_t **DSPI\_MasterHalfDuplexTransferBlocking** (SPI\_Type \*base, dspi\_half\_duplex\_transfer\_t \*xfer)  
Transfers a block of data using a polling method.
- status\_t **DSPI\_MasterHalfDuplexTransferNonBlocking** (SPI\_Type \*base, dspi\_master\_handle\_t \*handle, dspi\_half\_duplex\_transfer\_t \*xfer)  
Performs a non-blocking DSPI interrupt transfer.
- status\_t **DSPI\_MasterTransferGetCount** (SPI\_Type \*base, dspi\_master\_handle\_t \*handle, size\_t \*count)  
Gets the master transfer count.
- void **DSPI\_MasterTransferAbort** (SPI\_Type \*base, dspi\_master\_handle\_t \*handle)  
DSPI master aborts a transfer using an interrupt.
- void **DSPI\_MasterTransferHandleIRQ** (SPI\_Type \*base, dspi\_master\_handle\_t \*handle)  
DSPI Master IRQ handler function.
- void **DSPI\_SlaveTransferCreateHandle** (SPI\_Type \*base, dspi\_slave\_handle\_t \*handle, dspi\_slave\_transfer\_callback\_t callback, void \*userData)  
Initializes the DSPI slave handle.
- status\_t **DSPI\_SlaveTransferNonBlocking** (SPI\_Type \*base, dspi\_slave\_handle\_t \*handle, dspi\_transfer\_t \*transfer)  
DSPI slave transfers data using an interrupt.
- status\_t **DSPI\_SlaveTransferGetCount** (SPI\_Type \*base, dspi\_slave\_handle\_t \*handle, size\_t \*count)  
Gets the slave transfer count.
- void **DSPI\_SlaveTransferAbort** (SPI\_Type \*base, dspi\_slave\_handle\_t \*handle)  
DSPI slave aborts a transfer using an interrupt.
- void **DSPI\_SlaveTransferHandleIRQ** (SPI\_Type \*base, dspi\_slave\_handle\_t \*handle)  
DSPI Master IRQ handler function.
- uint8\_t **DSPI\_GetDummyDataInstance** (SPI\_Type \*base)  
brief Dummy data for each instance.

## 15.2.3 Data Structure Documentation

### 15.2.3.1 struct dspi\_command\_data\_config\_t

#### Data Fields

- bool [isPcsContinuous](#)  
*Option to enable the continuous assertion of the chip select between transfers.*
- uint8\_t [whichCtar](#)  
*The desired Clock and Transfer Attributes Register (CTAR) to use for CTAS.*
- uint8\_t [whichPcs](#)  
*The desired PCS signal to use for the data transfer.*
- bool [isEndOfQueue](#)  
*Signals that the current transfer is the last in the queue.*
- bool [clearTransferCount](#)  
*Clears the SPI Transfer Counter (SPI\_TCNT) before transmission starts.*

#### 15.2.3.1.0.17 Field Documentation

15.2.3.1.0.17.1 bool dspi\_command\_data\_config\_t::isPcsContinuous

15.2.3.1.0.17.2 uint8\_t dspi\_command\_data\_config\_t::whichCtar

15.2.3.1.0.17.3 uint8\_t dspi\_command\_data\_config\_t::whichPcs

15.2.3.1.0.17.4 bool dspi\_command\_data\_config\_t::isEndOfQueue

15.2.3.1.0.17.5 bool dspi\_command\_data\_config\_t::clearTransferCount

### 15.2.3.2 struct dspi\_master\_ctar\_config\_t

#### Data Fields

- uint32\_t [baudRate](#)  
*Baud Rate for DSPI.*
- uint32\_t [bitsPerFrame](#)  
*Bits per frame, minimum 4, maximum 16.*
- dspi\_clock\_polarity\_t [cpol](#)  
*Clock polarity.*
- dspi\_clock\_phase\_t [cpha](#)  
*Clock phase.*
- dspi\_shift\_direction\_t [direction](#)  
*MSB or LSB data shift direction.*
- uint32\_t [pcsToSckDelayInNanoSec](#)  
*PCS to SCK delay time in nanoseconds; setting to 0 sets the minimum delay.*
- uint32\_t [lastSckToPcsDelayInNanoSec](#)  
*The last SCK to PCS delay time in nanoseconds; setting to 0 sets the minimum delay.*
- uint32\_t [betweenTransferDelayInNanoSec](#)  
*After the SCK delay time in nanoseconds; setting to 0 sets the minimum delay.*

### 15.2.3.2.0.18 Field Documentation

15.2.3.2.0.18.1 `uint32_t dspi_master_ctar_config_t::baudRate`

15.2.3.2.0.18.2 `uint32_t dspi_master_ctar_config_t::bitsPerFrame`

15.2.3.2.0.18.3 `dspi_clock_polarity_t dspi_master_ctar_config_t::cpol`

15.2.3.2.0.18.4 `dspi_clock_phase_t dspi_master_ctar_config_t::cpha`

15.2.3.2.0.18.5 `dspi_shift_direction_t dspi_master_ctar_config_t::direction`

15.2.3.2.0.18.6 `uint32_t dspi_master_ctar_config_t::pcsToSckDelayInNanoSec`

It also sets the boundary value if out of range.

15.2.3.2.0.18.7 `uint32_t dspi_master_ctar_config_t::lastSckToPcsDelayInNanoSec`

It also sets the boundary value if out of range.

15.2.3.2.0.18.8 `uint32_t dspi_master_ctar_config_t::betweenTransferDelayInNanoSec`

It also sets the boundary value if out of range.

### 15.2.3.3 struct `dspi_master_config_t`

#### Data Fields

- `dspi_ctar_selection_t whichCtar`  
*The desired CTAR to use.*
- `dspi_master_ctar_config_t ctarConfig`  
*Set the ctarConfig to the desired CTAR.*
- `dspi_which_pcs_t whichPcs`  
*The desired Peripheral Chip Select (pcs).*
- `dspi_pcs_polarity_config_t pcsActiveHighOrLow`  
*The desired PCS active high or low.*
- `bool enableContinuousSCK`  
*CONT\_SCKE, continuous SCK enable.*
- `bool enableRxFifoOverWrite`  
*ROOE, receive FIFO overflow overwrite enable.*
- `bool enableModifiedTimingFormat`  
*Enables a modified transfer format to be used if true.*
- `dspi_master_sample_point_t samplePoint`  
*Controls when the module master samples SIN in the Modified Transfer Format.*

### 15.2.3.3.0.19 Field Documentation

**15.2.3.3.0.19.1** `dspi_ctar_selection_t dspi_master_config_t::whichCtar`

**15.2.3.3.0.19.2** `dspi_master_ctar_config_t dspi_master_config_t::ctarConfig`

**15.2.3.3.0.19.3** `dspi_which_pcs_t dspi_master_config_t::whichPcs`

**15.2.3.3.0.19.4** `dspi_pcs_polarity_config_t dspi_master_config_t::pcsActiveHighOrLow`

**15.2.3.3.0.19.5** `bool dspi_master_config_t::enableContinuousSCK`

Note that the continuous SCK is only supported for CPHA = 1.

**15.2.3.3.0.19.6** `bool dspi_master_config_t::enableRxFifoOverWrite`

If ROOE = 0, the incoming data is ignored and the data from the transfer that generated the overflow is also ignored. If ROOE = 1, the incoming data is shifted to the shift register.

**15.2.3.3.0.19.7** `bool dspi_master_config_t::enableModifiedTimingFormat`

**15.2.3.3.0.19.8** `dspi_master_sample_point_t dspi_master_config_t::samplePoint`

It's valid only when CPHA=0.

### 15.2.3.4 struct dspi\_slave\_ctar\_config\_t

#### Data Fields

- `uint32_t bitsPerFrame`  
*Bits per frame, minimum 4, maximum 16.*
- `dspi_clock_polarity_t cpol`  
*Clock polarity.*
- `dspi_clock_phase_t cpha`  
*Clock phase.*

### 15.2.3.4.0.20 Field Documentation

**15.2.3.4.0.20.1** `uint32_t dspi_slave_ctar_config_t::bitsPerFrame`

**15.2.3.4.0.20.2** `dspi_clock_polarity_t dspi_slave_ctar_config_t::cpol`

**15.2.3.4.0.20.3** `dspi_clock_phase_t dspi_slave_ctar_config_t::cpha`

Slave only supports MSB and does not support LSB.

### 15.2.3.5 struct dspi\_slave\_config\_t

#### Data Fields

- [dspi\\_ctar\\_selection\\_t](#) `whichCtar`  
*The desired CTAR to use.*
- [dspi\\_slave\\_ctar\\_config\\_t](#) `ctarConfig`  
*Set the ctarConfig to the desired CTAR.*
- `bool` [enableContinuousSCK](#)  
*CONT\_SCKE, continuous SCK enable.*
- `bool` [enableRxFifoOverWrite](#)  
*ROOE, receive FIFO overflow overwrite enable.*
- `bool` [enableModifiedTimingFormat](#)  
*Enables a modified transfer format to be used if true.*
- [dspi\\_master\\_sample\\_point\\_t](#) `samplePoint`  
*Controls when the module master samples SIN in the Modified Transfer Format.*

#### 15.2.3.5.0.21 Field Documentation

**15.2.3.5.0.21.1** `dspi_ctar_selection_t dspi_slave_config_t::whichCtar`

**15.2.3.5.0.21.2** `dspi_slave_ctar_config_t dspi_slave_config_t::ctarConfig`

**15.2.3.5.0.21.3** `bool dspi_slave_config_t::enableContinuousSCK`

Note that the continuous SCK is only supported for CPHA = 1.

**15.2.3.5.0.21.4** `bool dspi_slave_config_t::enableRxFifoOverWrite`

If ROOE = 0, the incoming data is ignored and the data from the transfer that generated the overflow is also ignored. If ROOE = 1, the incoming data is shifted to the shift register.

**15.2.3.5.0.21.5** `bool dspi_slave_config_t::enableModifiedTimingFormat`

**15.2.3.5.0.21.6** `dspi_master_sample_point_t dspi_slave_config_t::samplePoint`

It's valid only when CPHA=0.

### 15.2.3.6 struct dspi\_transfer\_t

#### Data Fields

- `uint8_t *` [txData](#)  
*Send buffer.*
- `uint8_t *` [rxData](#)  
*Receive buffer.*
- `volatile size_t` [dataSize](#)  
*Transfer bytes.*
- `uint32_t` [configFlags](#)  
*Transfer transfer configuration flags.*



#### 15.2.3.6.0.22 Field Documentation

**15.2.3.6.0.22.1** `uint8_t* dspi_transfer_t::txData`

**15.2.3.6.0.22.2** `uint8_t* dspi_transfer_t::rxData`

**15.2.3.6.0.22.3** `volatile size_t dspi_transfer_t::dataSize`

**15.2.3.6.0.22.4** `uint32_t dspi_transfer_t::configFlags`

Set from `_dspi_transfer_config_flag_for_master` if the transfer is used for master or `_dspi_transfer_config_flag_for_slave` enumeration if the transfer is used for slave.

#### 15.2.3.7 struct dspi\_half\_duplex\_transfer\_t

##### Data Fields

- `uint8_t * txData`  
*Send buffer.*
- `uint8_t * rxData`  
*Receive buffer.*
- `size_t txDataSize`  
*Transfer bytes for transmit.*
- `size_t rxDataSize`  
*Transfer bytes.*
- `uint32_t configFlags`  
*Transfer configuration flags; set from `_dspi_transfer_config_flag_for_master`.*
- `bool isPcsAssertInTransfer`  
*If Pcs pin keep assert between transmit and receive.*
- `bool isTransmitFirst`  
*True for transmit first and false for receive first.*

#### 15.2.3.7.0.23 Field Documentation

**15.2.3.7.0.23.1** `uint32_t dspi_half_duplex_transfer_t::configFlags`

**15.2.3.7.0.23.2** `bool dspi_half_duplex_transfer_t::isPcsAssertInTransfer`

true for assert and false for de-assert.

**15.2.3.7.0.23.3** `bool dspi_half_duplex_transfer_t::isTransmitFirst`

#### 15.2.3.8 struct \_dspi\_master\_handle

Forward declaration of the `_dspi_master_handle` typedefs.

The master handle.

## Data Fields

- uint32\_t [bitsPerFrame](#)  
*The desired number of bits per frame.*
- volatile uint32\_t [command](#)  
*The desired data command.*
- volatile uint32\_t [lastCommand](#)  
*The desired last data command.*
- uint8\_t [fifoSize](#)  
*FIFO dataSize.*
- volatile bool [isPcsActiveAfterTransfer](#)  
*Indicates whether the PCS signal is active after the last frame transfer.*
- volatile bool [isThereExtraByte](#)  
*Indicates whether there are extra bytes.*
- uint8\_t \*volatile [txData](#)  
*Send buffer.*
- uint8\_t \*volatile [rxData](#)  
*Receive buffer.*
- volatile size\_t [remainingSendByteCount](#)  
*A number of bytes remaining to send.*
- volatile size\_t [remainingReceiveByteCount](#)  
*A number of bytes remaining to receive.*
- size\_t [totalByteCount](#)  
*A number of transfer bytes.*
- volatile uint8\_t [state](#)  
*DSPI transfer state, see [\\_dsppi\\_transfer\\_state](#).*
- [dsppi\\_master\\_transfer\\_callback\\_t](#) callback  
*Completion callback.*
- void \* [userData](#)  
*Callback user data.*

**15.2.3.8.0.24 Field Documentation**

- 15.2.3.8.0.24.1** `uint32_t dspi_master_handle_t::bitsPerFrame`
- 15.2.3.8.0.24.2** `volatile uint32_t dspi_master_handle_t::command`
- 15.2.3.8.0.24.3** `volatile uint32_t dspi_master_handle_t::lastCommand`
- 15.2.3.8.0.24.4** `uint8_t dspi_master_handle_t::fifoSize`
- 15.2.3.8.0.24.5** `volatile bool dspi_master_handle_t::isPcsActiveAfterTransfer`
- 15.2.3.8.0.24.6** `volatile bool dspi_master_handle_t::isThereExtraByte`
- 15.2.3.8.0.24.7** `uint8_t* volatile dspi_master_handle_t::txData`
- 15.2.3.8.0.24.8** `uint8_t* volatile dspi_master_handle_t::rxData`
- 15.2.3.8.0.24.9** `volatile size_t dspi_master_handle_t::remainingSendByteCount`
- 15.2.3.8.0.24.10** `volatile size_t dspi_master_handle_t::remainingReceiveByteCount`
- 15.2.3.8.0.24.11** `volatile uint8_t dspi_master_handle_t::state`
- 15.2.3.8.0.24.12** `dspi_master_transfer_callback_t dspi_master_handle_t::callback`
- 15.2.3.8.0.24.13** `void* dspi_master_handle_t::userData`

**15.2.3.9 struct \_dspi\_slave\_handle**

Forward declaration of the [\\_dspi\\_slave\\_handle](#) typedefs.

The slave handle.

**Data Fields**

- `uint32_t` [bitsPerFrame](#)  
*The desired number of bits per frame.*
- `volatile bool` [isThereExtraByte](#)  
*Indicates whether there are extra bytes.*
- `uint8_t *volatile` [txData](#)  
*Send buffer.*
- `uint8_t *volatile` [rxData](#)  
*Receive buffer.*
- `volatile size_t` [remainingSendByteCount](#)  
*A number of bytes remaining to send.*
- `volatile size_t` [remainingReceiveByteCount](#)  
*A number of bytes remaining to receive.*
- `size_t` [totalByteCount](#)  
*A number of transfer bytes.*
- `volatile uint8_t` [state](#)

- *DSPI transfer state.*  
volatile uint32\_t **errorCount**  
*Error count for slave transfer.*
- **dspi\_slave\_transfer\_callback\_t** *callback*  
*Completion callback.*
- void \* **userData**  
*Callback user data.*

### 15.2.3.9.0.25 Field Documentation

- 15.2.3.9.0.25.1 uint32\_t dspi\_slave\_handle\_t::bitsPerFrame
- 15.2.3.9.0.25.2 volatile bool dspi\_slave\_handle\_t::isThereExtraByte
- 15.2.3.9.0.25.3 uint8\_t\* volatile dspi\_slave\_handle\_t::txData
- 15.2.3.9.0.25.4 uint8\_t\* volatile dspi\_slave\_handle\_t::rxData
- 15.2.3.9.0.25.5 volatile size\_t dspi\_slave\_handle\_t::remainingSendByteCount
- 15.2.3.9.0.25.6 volatile size\_t dspi\_slave\_handle\_t::remainingReceiveByteCount
- 15.2.3.9.0.25.7 volatile uint8\_t dspi\_slave\_handle\_t::state
- 15.2.3.9.0.25.8 volatile uint32\_t dspi\_slave\_handle\_t::errorCount
- 15.2.3.9.0.25.9 dspi\_slave\_transfer\_callback\_t dspi\_slave\_handle\_t::callback
- 15.2.3.9.0.25.10 void\* dspi\_slave\_handle\_t::userData

### 15.2.4 Macro Definition Documentation

- 15.2.4.1 #define FSL\_DSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 4))
- 15.2.4.2 #define DSPI\_DUMMY\_DATA (0x00U)

Dummy data used for Tx if there is no txData.

**15.2.4.3   #define DSPI\_MASTER\_CTAR\_SHIFT (0U)**

**15.2.4.4   #define DSPI\_MASTER\_CTAR\_MASK (0x0FU)**

**15.2.4.5   #define DSPI\_MASTER\_PCS\_SHIFT (4U)**

**15.2.4.6   #define DSPI\_MASTER\_PCS\_MASK (0xF0U)**

**15.2.4.7   #define DSPI\_SLAVE\_CTAR\_SHIFT (0U)**

**15.2.4.8   #define DSPI\_SLAVE\_CTAR\_MASK (0x07U)**

## **15.2.5   Typedef Documentation**

**15.2.5.1   typedef void(\* dspi\_master\_transfer\_callback\_t)(SPI\_Type \*base,  
                  dspi\_master\_handle\_t \*handle, status\_t status, void \*userData)**

## Parameters

|                 |                                                                  |
|-----------------|------------------------------------------------------------------|
| <i>base</i>     | DSPI peripheral address.                                         |
| <i>handle</i>   | Pointer to the handle for the DSPI master.                       |
| <i>status</i>   | Success or error code describing whether the transfer completed. |
| <i>userData</i> | Arbitrary pointer-dataSized value passed from the application.   |

### 15.2.5.2 typedef void(\* dspi\_slave\_transfer\_callback\_t)(SPI\_Type \*base, dspi\_slave\_handle\_t \*handle, status\_t status, void \*userData)

## Parameters

|                 |                                                                  |
|-----------------|------------------------------------------------------------------|
| <i>base</i>     | DSPI peripheral address.                                         |
| <i>handle</i>   | Pointer to the handle for the DSPI slave.                        |
| <i>status</i>   | Success or error code describing whether the transfer completed. |
| <i>userData</i> | Arbitrary pointer-dataSized value passed from the application.   |

## 15.2.6 Enumeration Type Documentation

### 15.2.6.1 anonymous enum

## Enumerator

*kStatus\_DSPI\_Busy* DSPI transfer is busy.  
*kStatus\_DSPI\_Error* DSPI driver error.  
*kStatus\_DSPI\_Idle* DSPI is idle.  
*kStatus\_DSPI\_OutOfRange* DSPI transfer out of range.

### 15.2.6.2 enum \_dspi\_flags

## Enumerator

*kDSPI\_TxCompleteFlag* Transfer Complete Flag.  
*kDSPI\_EndOfQueueFlag* End of Queue Flag.  
*kDSPI\_TxFifoUnderflowFlag* Transmit FIFO Underflow Flag.  
*kDSPI\_TxFifoFillRequestFlag* Transmit FIFO Fill Flag.  
*kDSPI\_RxFifoOverflowFlag* Receive FIFO Overflow Flag.  
*kDSPI\_RxFifoDrainRequestFlag* Receive FIFO Drain Flag.  
*kDSPI\_TxAndRxStatusFlag* The module is in Stopped/Running state.  
*kDSPI\_AllStatusFlag* All statuses above.

### 15.2.6.3 enum \_dspi\_interrupt\_enable

Enumerator

*kDSPI\_TxCompleteInterruptEnable* TCF interrupt enable.  
*kDSPI\_EndOfQueueInterruptEnable* EOQF interrupt enable.  
*kDSPI\_TxFifoUnderflowInterruptEnable* TFUF interrupt enable.  
*kDSPI\_TxFifoFillRequestInterruptEnable* TFFF interrupt enable, DMA disable.  
*kDSPI\_RxFifoOverflowInterruptEnable* RFOF interrupt enable.  
*kDSPI\_RxFifoDrainRequestInterruptEnable* RFDF interrupt enable, DMA disable.  
*kDSPI\_AllInterruptEnable* All above interrupts enable.

### 15.2.6.4 enum \_dspi\_dma\_enable

Enumerator

*kDSPI\_TxDmaEnable* TFFF flag generates DMA requests. No Tx interrupt request.  
*kDSPI\_RxDmaEnable* RFDF flag generates DMA requests. No Rx interrupt request.

### 15.2.6.5 enum dspi\_master\_slave\_mode\_t

Enumerator

*kDSPI\_Master* DSPI peripheral operates in master mode.  
*kDSPI\_Slave* DSPI peripheral operates in slave mode.

### 15.2.6.6 enum dspi\_master\_sample\_point\_t

This field is valid only when the CPHA bit in the CTAR register is 0.

Enumerator

*kDSPI\_SckToSin0Clock* 0 system clocks between SCK edge and SIN sample.  
*kDSPI\_SckToSin1Clock* 1 system clock between SCK edge and SIN sample.  
*kDSPI\_SckToSin2Clock* 2 system clocks between SCK edge and SIN sample.

### 15.2.6.7 enum dspi\_which\_pcs\_t

Enumerator

*kDSPI\_Pcs0* Pcs[0].  
*kDSPI\_Pcs1* Pcs[1].  
*kDSPI\_Pcs2* Pcs[2].

***kDSPI\_Pcs3*** Pcs[3].

***kDSPI\_Pcs4*** Pcs[4].

***kDSPI\_Pcs5*** Pcs[5].

### 15.2.6.8 enum dspi\_pcs\_polarity\_config\_t

Enumerator

***kDSPI\_PcsActiveHigh*** Pcs Active High (idles low).

***kDSPI\_PcsActiveLow*** Pcs Active Low (idles high).

### 15.2.6.9 enum \_dspi\_pcs\_polarity

Enumerator

***kDSPI\_Pcs0ActiveLow*** Pcs0 Active Low (idles high).

***kDSPI\_Pcs1ActiveLow*** Pcs1 Active Low (idles high).

***kDSPI\_Pcs2ActiveLow*** Pcs2 Active Low (idles high).

***kDSPI\_Pcs3ActiveLow*** Pcs3 Active Low (idles high).

***kDSPI\_Pcs4ActiveLow*** Pcs4 Active Low (idles high).

***kDSPI\_Pcs5ActiveLow*** Pcs5 Active Low (idles high).

***kDSPI\_PcsAllActiveLow*** Pcs0 to Pcs5 Active Low (idles high).

### 15.2.6.10 enum dspi\_clock\_polarity\_t

Enumerator

***kDSPI\_ClockPolarityActiveHigh*** CPOL=0. Active-high DSPI clock (idles low).

***kDSPI\_ClockPolarityActiveLow*** CPOL=1. Active-low DSPI clock (idles high).

### 15.2.6.11 enum dspi\_clock\_phase\_t

Enumerator

***kDSPI\_ClockPhaseFirstEdge*** CPHA=0. Data is captured on the leading edge of the SCK and changed on the following edge.

***kDSPI\_ClockPhaseSecondEdge*** CPHA=1. Data is changed on the leading edge of the SCK and captured on the following edge.



### 15.2.6.12 enum dspi\_shift\_direction\_t

Enumerator

***kDSPI\_MsbFirst*** Data transfers start with most significant bit.

***kDSPI\_LsbFirst*** Data transfers start with least significant bit. Shifting out of LSB is not supported for slave

### 15.2.6.13 enum dspi\_delay\_type\_t

Enumerator

***kDSPI\_PcsToSck*** Pcs-to-SCK delay.

***kDSPI\_LastSckToPcs*** The last SCK edge to Pcs delay.

***kDSPI\_BetweenTransfer*** Delay between transfers.

### 15.2.6.14 enum dspi\_ctar\_selection\_t

Enumerator

***kDSPI\_Ctar0*** CTAR0 selection option for master or slave mode; note that CTAR0 and CTAR0\_SLAVE are the same register address.

***kDSPI\_Ctar1*** CTAR1 selection option for master mode only.

***kDSPI\_Ctar2*** CTAR2 selection option for master mode only; note that some devices do not support CTAR2.

***kDSPI\_Ctar3*** CTAR3 selection option for master mode only; note that some devices do not support CTAR3.

***kDSPI\_Ctar4*** CTAR4 selection option for master mode only; note that some devices do not support CTAR4.

***kDSPI\_Ctar5*** CTAR5 selection option for master mode only; note that some devices do not support CTAR5.

***kDSPI\_Ctar6*** CTAR6 selection option for master mode only; note that some devices do not support CTAR6.

***kDSPI\_Ctar7*** CTAR7 selection option for master mode only; note that some devices do not support CTAR7.

### 15.2.6.15 enum \_dspi\_transfer\_config\_flag\_for\_master

Enumerator

***kDSPI\_MasterCtar0*** DSPI master transfer use CTAR0 setting.

***kDSPI\_MasterCtar1*** DSPI master transfer use CTAR1 setting.

***kDSPI\_MasterCtar2*** DSPI master transfer use CTAR2 setting.

***kDSPI\_MasterCtar3*** DSPI master transfer use CTAR3 setting.  
***kDSPI\_MasterCtar4*** DSPI master transfer use CTAR4 setting.  
***kDSPI\_MasterCtar5*** DSPI master transfer use CTAR5 setting.  
***kDSPI\_MasterCtar6*** DSPI master transfer use CTAR6 setting.  
***kDSPI\_MasterCtar7*** DSPI master transfer use CTAR7 setting.  
***kDSPI\_MasterPcs0*** DSPI master transfer use PCS0 signal.  
***kDSPI\_MasterPcs1*** DSPI master transfer use PCS1 signal.  
***kDSPI\_MasterPcs2*** DSPI master transfer use PCS2 signal.  
***kDSPI\_MasterPcs3*** DSPI master transfer use PCS3 signal.  
***kDSPI\_MasterPcs4*** DSPI master transfer use PCS4 signal.  
***kDSPI\_MasterPcs5*** DSPI master transfer use PCS5 signal.  
***kDSPI\_MasterPcsContinuous*** Indicates whether the PCS signal is continuous.  
***kDSPI\_MasterActiveAfterTransfer*** Indicates whether the PCS signal is active after the last frame transfer.

#### 15.2.6.16 enum \_dspi\_transfer\_config\_flag\_for\_slave

Enumerator

***kDSPI\_SlaveCtar0*** DSPI slave transfer use CTAR0 setting. DSPI slave can only use PCS0.

#### 15.2.6.17 enum \_dspi\_transfer\_state

Enumerator

***kDSPI\_Idle*** Nothing in the transmitter/receiver.  
***kDSPI\_Busy*** Transfer queue is not finished.  
***kDSPI\_Error*** Transfer error.

### 15.2.7 Function Documentation

#### 15.2.7.1 void DSPI\_MasterInit ( SPI\_Type \* base, const dspi\_master\_config\_t \* masterConfig, uint32\_t srcClock\_Hz )

This function initializes the DSPI master configuration. This is an example use case.

```

*  dspi_master_config_t masterConfig;
*  masterConfig.whichCtar                                = kDSPI_Ctar0;
*  masterConfig.ctarConfig.baudRate                      = 500000000U;
*  masterConfig.ctarConfig.bitsPerFrame                  = 8;
*  masterConfig.ctarConfig.cpol                          =
*      kDSPI_ClockPolarityActiveHigh;
*  masterConfig.ctarConfig.cpha                          =
*      kDSPI_ClockPhaseFirstEdge;
*  masterConfig.ctarConfig.direction                    =

```

```

    kDSPI_MsbFirst;
*   masterConfig.ctarConfig.pcsToSckDelayInNanoSec      = 1000000000U /
    masterConfig.ctarConfig.baudRate ;
*   masterConfig.ctarConfig.lastSckToPcsDelayInNanoSec  = 1000000000U
    / masterConfig.ctarConfig.baudRate ;
*   masterConfig.ctarConfig.betweenTransferDelayInNanoSec =
    1000000000U / masterConfig.ctarConfig.baudRate ;
*   masterConfig.whichPcs                               = kDSPI_Pcs0;
*   masterConfig.pcsActiveHighOrLow                     =
    kDSPI_PcsActiveLow;
*   masterConfig.enableContinuousSCK                   = false;
*   masterConfig.enableRxFifoOverWrite                  = false;
*   masterConfig.enableModifiedTimingFormat             = false;
*   masterConfig.samplePoint                           =
    kDSPI_SckToSin0Clock;
*   DSPI_MasterInit(base, &masterConfig, srcClock_Hz);
*

```

### Parameters

|                     |                                                                 |
|---------------------|-----------------------------------------------------------------|
| <i>base</i>         | DSPI peripheral address.                                        |
| <i>masterConfig</i> | Pointer to the structure <a href="#">dspi_master_config_t</a> . |
| <i>srcClock_Hz</i>  | Module source input clock in Hertz.                             |

#### 15.2.7.2 void DSPI\_MasterGetDefaultConfig ( dspi\_master\_config\_t \* *masterConfig* )

The purpose of this API is to get the configuration structure initialized for the [DSPI\\_MasterInit\(\)](#). Users may use the initialized structure unchanged in the [DSPI\\_MasterInit\(\)](#) or modify the structure before calling the [DSPI\\_MasterInit\(\)](#). Example:

```

*   dspi_master_config_t masterConfig;
*   DSPI_MasterGetDefaultConfig(&masterConfig);
*

```

### Parameters

|                     |                                                           |
|---------------------|-----------------------------------------------------------|
| <i>masterConfig</i> | pointer to <a href="#">dspi_master_config_t</a> structure |
|---------------------|-----------------------------------------------------------|

#### 15.2.7.3 void DSPI\_SlaveInit ( SPI\_Type \* *base*, const dspi\_slave\_config\_t \* *slaveConfig* )

This function initializes the DSPI slave configuration. This is an example use case.

```

*   dspi_slave_config_t slaveConfig;
*   slaveConfig->whichCtar          = kDSPI_Ctar0;
*   slaveConfig->ctarConfig.bitsPerFrame = 8;
*   slaveConfig->ctarConfig.cpol      =
    kDSPI_ClockPolarityActiveHigh;
*   slaveConfig->ctarConfig.cpha      =
    kDSPI_ClockPhaseFirstEdge;
*   slaveConfig->enableContinuousSCK  = false;

```

```

* slaveConfig->enableRxFifoOverWrite    = false;
* slaveConfig->enableModifiedTimingFormat = false;
* slaveConfig->samplePoint              = kDSPI_SckToSin0Clock;
*   DSPI_SlaveInit(base, &slaveConfig);
*

```

#### Parameters

|                    |                                                                 |
|--------------------|-----------------------------------------------------------------|
| <i>base</i>        | DSPI peripheral address.                                        |
| <i>slaveConfig</i> | Pointer to the structure <a href="#">dspi_master_config_t</a> . |

#### 15.2.7.4 void DSPI\_SlaveGetDefaultConfig ( dspi\_slave\_config\_t \* *slaveConfig* )

The purpose of this API is to get the configuration structure initialized for the [DSPI\\_SlaveInit\(\)](#). Users may use the initialized structure unchanged in the [DSPI\\_SlaveInit\(\)](#) or modify the structure before calling the [DSPI\\_SlaveInit\(\)](#). This is an example.

```

* dspi_slave_config_t slaveConfig;
* DSPI_SlaveGetDefaultConfig(&slaveConfig);
*

```

#### Parameters

|                    |                                                               |
|--------------------|---------------------------------------------------------------|
| <i>slaveConfig</i> | Pointer to the <a href="#">dspi_slave_config_t</a> structure. |
|--------------------|---------------------------------------------------------------|

#### 15.2.7.5 void DSPI\_Deinit ( SPI\_Type \* *base* )

Call this API to disable the DSPI clock.

#### Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

#### 15.2.7.6 static void DSPI\_Enable ( SPI\_Type \* *base*, bool *enable* ) [inline], [static]

#### Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>base</i>   | DSPI peripheral address.                             |
| <i>enable</i> | Pass true to enable module, false to disable module. |

#### 15.2.7.7 static uint32\_t DSPI\_GetStatusFlags ( SPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

Returns

DSPI status (in SR register).

#### 15.2.7.8 static void DSPI\_ClearStatusFlags ( SPI\_Type \* *base*, uint32\_t *statusFlags* ) [inline], [static]

This function clears the desired status bit by using a write-1-to-clear. The user passes in the base and the desired status bit to clear. The list of status bits is defined in the **dspi\_status\_and\_interrupt\_request\_t**. The function uses these bit positions in its algorithm to clear the desired flag state. This is an example.

```
* DSPI_ClearStatusFlags(base, kDSPI_TxCompleteFlag |
    kDSPI_EndOfQueueFlag);
*
```

Parameters

|                    |                                                |
|--------------------|------------------------------------------------|
| <i>base</i>        | DSPI peripheral address.                       |
| <i>statusFlags</i> | The status flag used from the type dspi_flags. |

< The status flags are cleared by writing 1 (w1c).

#### 15.2.7.9 void DSPI\_EnableInterrupts ( SPI\_Type \* *base*, uint32\_t *mask* )

This function configures various interrupt masks of the DSPI. The parameters are a base and an interrupt mask.

Note

For Tx Fill and Rx FIFO drain requests, enable the interrupt request and disable the DMA request. Do not use this API(write to RSER register) while DSPI is in running state.

```
* DSPI_EnableInterrupts(base,
    kDSPI_TxCompleteInterruptEnable |
    kDSPI_EndOfQueueInterruptEnable );
*
```

## Parameters

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                                                  |
| <i>mask</i> | The interrupt mask; use the enum <a href="#">_dspi_interrupt_enable</a> . |

#### 15.2.7.10 static void DSPI\_DisableInterrupts ( SPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

```
* DSPI_DisableInterrupts(base,
    kDSPI_TxCompleteInterruptEnable |
    kDSPI_EndOfQueueInterruptEnable );
*
```

## Parameters

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                                                  |
| <i>mask</i> | The interrupt mask; use the enum <a href="#">_dspi_interrupt_enable</a> . |

#### 15.2.7.11 static void DSPI\_EnableDMA ( SPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function configures the Rx and Tx DMA mask of the DSPI. The parameters are a base and a DMA mask.

```
* DSPI_EnableDMA(base, kDSPI_TxDmaEnable |
    kDSPI_RxDmaEnable);
*
```

## Parameters

|             |                                                                     |
|-------------|---------------------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                                            |
| <i>mask</i> | The interrupt mask; use the enum <a href="#">_dspi_dma_enable</a> . |

#### 15.2.7.12 static void DSPI\_DisableDMA ( SPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function configures the Rx and Tx DMA mask of the DSPI. The parameters are a base and a DMA mask.

```
* SPI_DisableDMA(base, kDSPI_TxDmaEnable | kDSPI_RxDmaEnable);
*
```

## Parameters

|             |                                                                     |
|-------------|---------------------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                                            |
| <i>mask</i> | The interrupt mask; use the enum <a href="#">_dspi_dma_enable</a> . |

#### 15.2.7.13 **static uint32\_t DSPI\_MasterGetTxRegisterAddress ( SPI\_Type \* *base* ) [inline], [static]**

This function gets the DSPI master PUSHHR data register address because this value is needed for the DMA operation.

## Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

## Returns

The DSPI master PUSHHR data register address.

#### 15.2.7.14 **static uint32\_t DSPI\_SlaveGetTxRegisterAddress ( SPI\_Type \* *base* ) [inline], [static]**

This function gets the DSPI slave PUSHHR data register address as this value is needed for the DMA operation.

## Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

## Returns

The DSPI slave PUSHHR data register address.

#### 15.2.7.15 **static uint32\_t DSPI\_GetRxRegisterAddress ( SPI\_Type \* *base* ) [inline], [static]**

This function gets the DSPI POPR data register address as this value is needed for the DMA operation.

## Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

## Returns

The DSPI POPR data register address.

### 15.2.7.16 uint32\_t DSPI\_GetInstance ( SPI\_Type \* *base* )

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | DSPI peripheral base address. |
|-------------|-------------------------------|

### 15.2.7.17 static void DSPI\_SetMasterSlaveMode ( SPI\_Type \* *base*, dspi\_master\_slave\_mode\_t *mode* ) [inline], [static]

## Parameters

|             |                                                                                   |
|-------------|-----------------------------------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                                                          |
| <i>mode</i> | Mode setting (master or slave) of type <a href="#">dspi_master_slave_mode_t</a> . |

### 15.2.7.18 static bool DSPI\_IsMaster ( SPI\_Type \* *base* ) [inline], [static]

## Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

## Returns

Returns true if the module is in master mode or false if the module is in slave mode.

### 15.2.7.19 static void DSPI\_StartTransfer ( SPI\_Type \* *base* ) [inline], [static]

This function sets the module to start data transfer in either master or slave mode.



## Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

**15.2.7.20 static void DSPI\_StopTransfer ( SPI\_Type \* *base* ) [inline], [static]**

This function stops data transfers in either master or slave modes.

## Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

**15.2.7.21 static void DSPI\_SetFifoEnable ( SPI\_Type \* *base*, bool *enableTxFifo*, bool *enableRxFifo* ) [inline], [static]**

This function allows the caller to disable/enable the Tx and Rx FIFOs independently.

## Note

To disable, pass in a logic 0 (false) for the particular FIFO configuration. To enable, pass in a logic 1 (true).

## Parameters

|                     |                                                                     |
|---------------------|---------------------------------------------------------------------|
| <i>base</i>         | DSPI peripheral address.                                            |
| <i>enableTxFifo</i> | Disables (false) the TX FIFO; Otherwise, enables (true) the TX FIFO |
| <i>enableRxFifo</i> | Disables (false) the RX FIFO; Otherwise, enables (true) the RX FIFO |

**15.2.7.22 static void DSPI\_FlushFifo ( SPI\_Type \* *base*, bool *flushTxFifo*, bool *flushRxFifo* ) [inline], [static]**

## Parameters

|                    |                                                                           |
|--------------------|---------------------------------------------------------------------------|
| <i>base</i>        | DSPI peripheral address.                                                  |
| <i>flushTxFifo</i> | Flushes (true) the Tx FIFO; Otherwise, does not flush (false) the Tx FIFO |

|                    |                                                                           |
|--------------------|---------------------------------------------------------------------------|
| <i>flushRxFifo</i> | Flushes (true) the Rx FIFO; Otherwise, does not flush (false) the Rx FIFO |
|--------------------|---------------------------------------------------------------------------|

#### 15.2.7.23 static void DSPI\_SetAllPcsPolarity ( SPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

For example, PCS0 and PCS1 are set to active low and other PCS is set to active high. Note that the number of PCSs is specific to the device.

```
* DSPI_SetAllPcsPolarity(base, kDSPI_Pcs0ActiveLow |  
    kDSPI_Pcs1ActiveLow);
```

Parameters

|             |                                                                          |
|-------------|--------------------------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                                                 |
| <i>mask</i> | The PCS polarity mask; use the enum <a href="#">_dspi_pcs_polarity</a> . |

#### 15.2.7.24 uint32\_t DSPI\_MasterSetBaudRate ( SPI\_Type \* *base*, dspi\_ctar\_selection\_t *whichCtar*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz* )

This function takes in the desired baudRate\_Bps (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate, and returns the calculated baud rate in bits-per-second. It requires that the caller also provide the frequency of the module source clock (in Hertz).

Parameters

|                     |                                                                                                             |
|---------------------|-------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | DSPI peripheral address.                                                                                    |
| <i>whichCtar</i>    | The desired Clock and Transfer Attributes Register (CTAR) of the type <a href="#">dspi_ctar_selection_t</a> |
| <i>baudRate_Bps</i> | The desired baud rate in bits per second                                                                    |
| <i>srcClock_Hz</i>  | Module source input clock in Hertz                                                                          |

Returns

The actual calculated baud rate

#### 15.2.7.25 void DSPI\_MasterSetDelayScaler ( SPI\_Type \* *base*, dspi\_ctar\_selection\_t *whichCtar*, uint32\_t *prescaler*, uint32\_t *scaler*, dspi\_delay\_type\_t *whichDelay* )

This function configures the PCS to SCK delay pre-scalar (PcsSCK) and scalar (CSSCK), after SCK delay pre-scalar (PASC) and scalar (ASC), and the delay after transfer pre-scalar (PDT) and scalar (DT).

These delay names are available in the type [dspi\\_delay\\_type\\_t](#).

The user passes the delay to the configuration along with the prescaler and scaler value. This allows the user to directly set the prescaler/scaler values if pre-calculated or to manually increment either value.

Parameters

|                   |                                                                                                           |
|-------------------|-----------------------------------------------------------------------------------------------------------|
| <i>base</i>       | DSPI peripheral address.                                                                                  |
| <i>whichCtar</i>  | The desired Clock and Transfer Attributes Register (CTAR) of type <a href="#">dspi_ctar_selection_t</a> . |
| <i>prescaler</i>  | The prescaler delay value (can be an integer 0, 1, 2, or 3).                                              |
| <i>scaler</i>     | The scaler delay value (can be any integer between 0 to 15).                                              |
| <i>whichDelay</i> | The desired delay to configure; must be of type <a href="#">dspi_delay_type_t</a>                         |

#### 15.2.7.26 **uint32\_t DSPI\_MasterSetDelayTimes ( SPI\_Type \* *base*, dspi\_ctar\_selection\_t *whichCtar*, dspi\_delay\_type\_t *whichDelay*, uint32\_t *srcClock\_Hz*, uint32\_t *delayTimeInNanoSec* )**

This function calculates the values for the following. PCS to SCK delay pre-scalar (PCSSCK) and scalar (CSSCK), or After SCK delay pre-scalar (PASC) and scalar (ASC), or Delay after transfer pre-scalar (PDT) and scalar (DT).

These delay names are available in the type [dspi\\_delay\\_type\\_t](#).

The user passes which delay to configure along with the desired delay value in nanoseconds. The function calculates the values needed for the prescaler and scaler. Note that returning the calculated delay as an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay is returned. The higher-level peripheral driver alerts the user of an out of range delay input.

Parameters

|                    |                                                                                                           |
|--------------------|-----------------------------------------------------------------------------------------------------------|
| <i>base</i>        | DSPI peripheral address.                                                                                  |
| <i>whichCtar</i>   | The desired Clock and Transfer Attributes Register (CTAR) of type <a href="#">dspi_ctar_selection_t</a> . |
| <i>whichDelay</i>  | The desired delay to configure, must be of type <a href="#">dspi_delay_type_t</a>                         |
| <i>srcClock_Hz</i> | Module source input clock in Hertz                                                                        |

|                           |                                         |
|---------------------------|-----------------------------------------|
| <i>delayTimeInNanoSec</i> | The desired delay value in nanoseconds. |
|---------------------------|-----------------------------------------|

## Returns

The actual calculated delay value.

**15.2.7.27 static void DSPI\_MasterWriteData ( SPI\_Type \* *base*, dspi\_command\_data\_config\_t \* *command*, uint16\_t *data* ) [inline], [static]**

In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data, such as the optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example.

```
* dspi_command_data_config_t commandConfig;
* commandConfig.isPcsContinuous = true;
* commandConfig.whichCtar = kDSPICTar0;
* commandConfig.whichPcs = kDSPIPcs0;
* commandConfig.clearTransferCount = false;
* commandConfig.isEndOfQueue = false;
* DSPI_MasterWriteData(base, &commandConfig, dataWord);
```

## Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | DSPI peripheral address.          |
| <i>command</i> | Pointer to the command structure. |
| <i>data</i>    | The data word to be sent.         |

**15.2.7.28 void DSPI\_GetDefaultDataCommandConfig ( dspi\_command\_data\_config\_t \* *command* )**

The purpose of this API is to get the configuration structure initialized for use in the **DSPI\_MasterWrite\_xx()**. Users may use the initialized structure unchanged in the **DSPI\_MasterWrite\_xx()** or modify the structure before calling the **DSPI\_MasterWrite\_xx()**. This is an example.

```
* dspi_command_data_config_t command;
* DSPI_GetDefaultDataCommandConfig(&command);
*
```

## Parameters

|                |                                                                      |
|----------------|----------------------------------------------------------------------|
| <i>command</i> | Pointer to the <a href="#">dspi_command_data_config_t</a> structure. |
|----------------|----------------------------------------------------------------------|

### 15.2.7.29 void DSPI\_MasterWriteDataBlocking ( SPI\_Type \* *base*, dspi\_command\_data\_config\_t \* *command*, uint16\_t *data* )

In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data, such as the optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example.

```
* dspi_command_config_t commandConfig;
* commandConfig.isPcsContinuous = true;
* commandConfig.whichCtar = kDSPICTar0;
* commandConfig.whichPcs = kDSPIPcs1;
* commandConfig.clearTransferCount = false;
* commandConfig.isEndOfQueue = false;
* DSPI_MasterWriteDataBlocking(base, &commandConfig, dataWord);
*
```

## Note

This function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running to transmit data (MCR[MDIS] & [HALT] = 0). Because the SPI is a synchronous protocol, the received data is available when the transmit completes.

## Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | DSPI peripheral address.          |
| <i>command</i> | Pointer to the command structure. |
| <i>data</i>    | The data word to be sent.         |

### 15.2.7.30 static uint32\_t DSPI\_MasterGetFormattedCommand ( dspi\_command\_data\_config\_t \* *command* ) [inline], [static]

This function allows the caller to pass in the data command structure and returns the command word formatted according to the DSPI PUSH register bit field placement. The user can then "OR" the returned command word with the desired data to send and use the function **DSPI\_HAL\_WriteCommandDataMastermode** or **DSPI\_HAL\_WriteCommandDataMastermodeBlocking** to write the entire 32-bit command data word to the PUSH register. This helps improve performance in cases where the command structure is constant. For example, the user calls this function before starting a transfer to generate the command word. When they are ready to transmit the data, they OR this formatted command word with the desired

data to transmit. This process increases transmit performance when compared to calling send functions, such as **DSPI\_HAL\_WriteDataMastermode**, which format the command word each time a data word is to be sent.

Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>command</i> | Pointer to the command structure. |
|----------------|-----------------------------------|

Returns

The command word formatted to the PUSHHR data register bit field.

15.2.7.31 void DSPI\_MasterWriteCommandDataBlocking ( SPI\_Type \* *base*, uint32\_t *data* )

In this function, the user must append the 16-bit data to the 16-bit command information and then provide the total 32-bit word as the data to send. The command portion provides characteristics of the data, such as the optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). The user is responsible for appending this command with the data to send. This is an example:

```
* dataWord = <16-bit command> | <16-bit data>;
* DSPI_MasterWriteCommandDataBlocking(base, dataWord);
*
```

Note

This function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running to transmit data (MCR[MDIS] & [HALT] = 0). Because the SPI is a synchronous protocol, the received data is available when the transmit completes.

For a blocking polling transfer, see methods below.

| Option 1                                                             |
|----------------------------------------------------------------------|
| uint32_t command_to_send = DSPI_MasterGetFormattedCommand(&command); |
| uint32_t data0 = command_to_send   data_need_to_send_0;              |
| uint32_t data1 = command_to_send   data_need_to_send_1;              |
| uint32_t data2 = command_to_send   data_need_to_send_2;              |
|                                                                      |
| DSPI_MasterWriteCommandDataBlocking(base,data0);                     |
| DSPI_MasterWriteCommandDataBlocking(base,data1);                     |
| DSPI_MasterWriteCommandDataBlocking(base,data2);                     |

**Option 2**

|                                                                  |
|------------------------------------------------------------------|
| DSPI_MasterWriteDataBlocking(base,&command,data_need_to_send_0); |
|------------------------------------------------------------------|

|                                                                  |
|------------------------------------------------------------------|
| DSPI_MasterWriteDataBlocking(base,&command,data_need_to_send_1); |
|------------------------------------------------------------------|

|                                                                  |
|------------------------------------------------------------------|
| DSPI_MasterWriteDataBlocking(base,&command,data_need_to_send_2); |
|------------------------------------------------------------------|

Parameters

|             |                                                       |
|-------------|-------------------------------------------------------|
| <i>base</i> | DSPI peripheral address.                              |
| <i>data</i> | The data word (command and data combined) to be sent. |

### 15.2.7.32 static void DSPI\_SlaveWriteData ( SPI\_Type \* *base*, uint32\_t *data* ) [inline], [static]

In slave mode, up to 16-bit words may be written.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
| <i>data</i> | The data to send.        |

### 15.2.7.33 void DSPI\_SlaveWriteDataBlocking ( SPI\_Type \* *base*, uint32\_t *data* )

In slave mode, up to 16-bit words may be written. The function first clears the transmit complete flag, writes data into data register, and finally waits until the data is transmitted.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
| <i>data</i> | The data to send.        |

### 15.2.7.34 static uint32\_t DSPI\_ReadData ( SPI\_Type \* *base* ) [inline], [static]

Parameters

---

|             |                          |
|-------------|--------------------------|
| <i>base</i> | DSPI peripheral address. |
|-------------|--------------------------|

Returns

The data from the read data buffer.

#### 15.2.7.35 void DSPI\_SetDummyData ( SPI\_Type \* *base*, uint8\_t *dummyData* )

Parameters

|                  |                                                |
|------------------|------------------------------------------------|
| <i>base</i>      | DSPI peripheral address.                       |
| <i>dummyData</i> | Data to be transferred when tx buffer is NULL. |

#### 15.2.7.36 void DSPI\_MasterTransferCreateHandle ( SPI\_Type \* *base*, dspi\_master\_handle\_t \* *handle*, dspi\_master\_transfer\_callback\_t *callback*, void \* *userData* )

This function initializes the DSPI handle, which can be used for other DSPI transactional APIs. Usually, for a specified DSPI instance, call this API once to get the initialized handle.

Parameters

|                 |                                                              |
|-----------------|--------------------------------------------------------------|
| <i>base</i>     | DSPI peripheral base address.                                |
| <i>handle</i>   | DSPI handle pointer to <a href="#">_dspi_master_handle</a> . |
| <i>callback</i> | DSPI callback.                                               |
| <i>userData</i> | Callback function parameter.                                 |

#### 15.2.7.37 status\_t DSPI\_MasterTransferBlocking ( SPI\_Type \* *base*, dspi\_transfer\_t \* *transfer* )

This function transfers data using polling. This is a blocking function, which does not return until all transfers have been completed.

Parameters



|                 |                                                           |
|-----------------|-----------------------------------------------------------|
| <i>base</i>     | DSPI peripheral base address.                             |
| <i>transfer</i> | Pointer to the <a href="#">dspi_transfer_t</a> structure. |

Returns

status of status\_t.

#### 15.2.7.38 status\_t DSPI\_MasterTransferNonBlocking ( SPI\_Type \* *base*, dspi\_master\_handle\_t \* *handle*, dspi\_transfer\_t \* *transfer* )

This function transfers data using interrupts. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Parameters

|                 |                                                                                               |
|-----------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>     | DSPI peripheral base address.                                                                 |
| <i>handle</i>   | Pointer to the <a href="#">_dspi_master_handle</a> structure which stores the transfer state. |
| <i>transfer</i> | Pointer to the <a href="#">dspi_transfer_t</a> structure.                                     |

Returns

status of status\_t.

#### 15.2.7.39 status\_t DSPI\_MasterHalfDuplexTransferBlocking ( SPI\_Type \* *base*, dspi\_half\_duplex\_transfer\_t \* *xfer* )

This function will do a half-duplex transfer for DSPI master, This is a blocking function, which does not return until all transfer have been completed. And data transfer will be half-duplex, users can set transmit first or receive first.

Parameters

|             |                                                                  |
|-------------|------------------------------------------------------------------|
| <i>base</i> | DSPI base pointer                                                |
| <i>xfer</i> | pointer to <a href="#">dspi_half_duplex_transfer_t</a> structure |

Returns

status of status\_t.

**15.2.7.40** `status_t DSPI_MasterHalfDuplexTransferNonBlocking ( SPI_Type * base,  
dspi_master_handle_t * handle, dspi_half_duplex_transfer_t * xfer )`

This function transfers data using interrupts, the transfer mechanism is half-duplex. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

## Parameters

|               |                                                                                          |
|---------------|------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                            |
| <i>handle</i> | pointer to <a href="#">_dspi_master_handle</a> structure which stores the transfer state |
| <i>xfer</i>   | pointer to <a href="#">dspi_half_duplex_transfer_t</a> structure                         |

## Returns

status of status\_t.

#### 15.2.7.41 status\_t DSPI\_MasterTransferGetCount ( SPI\_Type \* *base*, dspi\_master\_handle\_t \* *handle*, size\_t \* *count* )

This function gets the master transfer count.

## Parameters

|               |                                                                                               |
|---------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                                 |
| <i>handle</i> | Pointer to the <a href="#">_dspi_master_handle</a> structure which stores the transfer state. |
| <i>count</i>  | The number of bytes transferred by using the non-blocking transaction.                        |

## Returns

status of status\_t.

#### 15.2.7.42 void DSPI\_MasterTransferAbort ( SPI\_Type \* *base*, dspi\_master\_handle\_t \* *handle* )

This function aborts a transfer using an interrupt.

## Parameters

|               |                                                                                               |
|---------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                                 |
| <i>handle</i> | Pointer to the <a href="#">_dspi_master_handle</a> structure which stores the transfer state. |

#### 15.2.7.43 void DSPI\_MasterTransferHandleIRQ ( SPI\_Type \* *base*, dspi\_master\_handle\_t \* *handle* )

This function processes the DSPI transmit and receive IRQ.

## Parameters

|               |                                                                                               |
|---------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                                 |
| <i>handle</i> | Pointer to the <a href="#">_dspi_master_handle</a> structure which stores the transfer state. |

#### 15.2.7.44 void DSPI\_SlaveTransferCreateHandle ( SPI\_Type \* *base*, dspi\_slave\_handle\_t \* *handle*, dspi\_slave\_transfer\_callback\_t *callback*, void \* *userData* )

This function initializes the DSPI handle, which can be used for other DSPI transactional APIs. Usually, for a specified DSPI instance, call this API once to get the initialized handle.

## Parameters

|                 |                                                                 |
|-----------------|-----------------------------------------------------------------|
| <i>handle</i>   | DSPI handle pointer to the <a href="#">_dspi_slave_handle</a> . |
| <i>base</i>     | DSPI peripheral base address.                                   |
| <i>callback</i> | DSPI callback.                                                  |
| <i>userData</i> | Callback function parameter.                                    |

#### 15.2.7.45 status\_t DSPI\_SlaveTransferNonBlocking ( SPI\_Type \* *base*, dspi\_slave\_handle\_t \* *handle*, dspi\_transfer\_t \* *transfer* )

This function transfers data using an interrupt. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

## Parameters

|                 |                                                                                              |
|-----------------|----------------------------------------------------------------------------------------------|
| <i>base</i>     | DSPI peripheral base address.                                                                |
| <i>handle</i>   | Pointer to the <a href="#">_dspi_slave_handle</a> structure which stores the transfer state. |
| <i>transfer</i> | Pointer to the <a href="#">dspi_transfer_t</a> structure.                                    |

## Returns

status of status\_t.

#### 15.2.7.46 status\_t DSPI\_SlaveTransferGetCount ( SPI\_Type \* *base*, dspi\_slave\_handle\_t \* *handle*, size\_t \* *count* )

This function gets the slave transfer count.

## Parameters

|               |                                                                                               |
|---------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                                 |
| <i>handle</i> | Pointer to the <a href="#">_dspi_master_handle</a> structure which stores the transfer state. |
| <i>count</i>  | The number of bytes transferred by using the non-blocking transaction.                        |

## Returns

status of status\_t.

#### 15.2.7.47 void DSPI\_SlaveTransferAbort ( SPI\_Type \* *base*, dspi\_slave\_handle\_t \* *handle* )

This function aborts a transfer using an interrupt.

## Parameters

|               |                                                                                              |
|---------------|----------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                                |
| <i>handle</i> | Pointer to the <a href="#">_dspi_slave_handle</a> structure which stores the transfer state. |

#### 15.2.7.48 void DSPI\_SlaveTransferHandleIRQ ( SPI\_Type \* *base*, dspi\_slave\_handle\_t \* *handle* )

This function processes the DSPI transmit and receive IRQ.

## Parameters

|               |                                                                                              |
|---------------|----------------------------------------------------------------------------------------------|
| <i>base</i>   | DSPI peripheral base address.                                                                |
| <i>handle</i> | Pointer to the <a href="#">_dspi_slave_handle</a> structure which stores the transfer state. |

#### 15.2.7.49 uint8\_t DSPI\_GetDummyDataInstance ( SPI\_Type \* *base* )

The purpose of this API is to avoid MISRA rule8.5 : Multiple declarations of externally-linked object or function [g\\_dspiDummyData](#).

param base DSPI peripheral base address.

### 15.2.8 Variable Documentation

#### 15.2.8.1 volatile uint8\_t g\_dspiDummyData[]

## Chapter 16

# eDMA: Enhanced Direct Memory Access (eDMA) Controller Driver

## Overview

The MCUXpresso SDK provides a peripheral driver for the enhanced Direct Memory Access (eDMA) of MCUXpresso SDK devices.

## Typical use case

### 16.2.1 eDMA Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/edma`

## Data Structures

- struct [edma\\_config\\_t](#)  
*eDMA global configuration structure. [More...](#)*
- struct [edma\\_transfer\\_config\\_t](#)  
*eDMA transfer configuration [More...](#)*
- struct [edma\\_channel\\_Preemption\\_config\\_t](#)  
*eDMA channel priority configuration [More...](#)*
- struct [edma\\_minor\\_offset\\_config\\_t](#)  
*eDMA minor offset configuration [More...](#)*
- struct [edma\\_tcd\\_t](#)  
*eDMA TCD. [More...](#)*
- struct [edma\\_handle\\_t](#)  
*eDMA transfer handle structure [More...](#)*

## Macros

- #define [DMA\\_DCHPRI\\_INDEX](#)(channel) (((channel) & ~0x03U) | (3U - ((channel)&0x03U)))  
*Compute the offset unit from DCHPRI3.*

## Typedefs

- typedef void(\* [edma\\_callback](#) )(struct \_edma\_handle \*handle, void \*userData, bool transferDone, uint32\_t tcds)  
*Define callback function for eDMA.*

## Enumerations

- enum `edma_transfer_size_t` {  
`kEDMA_TransferSize1Bytes` = 0x0U,  
`kEDMA_TransferSize2Bytes` = 0x1U,  
`kEDMA_TransferSize4Bytes` = 0x2U,  
`kEDMA_TransferSize8Bytes` = 0x3U,  
`kEDMA_TransferSize16Bytes` = 0x4U,  
`kEDMA_TransferSize32Bytes` = 0x5U }

*eDMA transfer configuration*

- enum `edma_modulo_t` {  
`kEDMA_ModuloDisable` = 0x0U,  
`kEDMA_Modulo2bytes`,  
`kEDMA_Modulo4bytes`,  
`kEDMA_Modulo8bytes`,  
`kEDMA_Modulo16bytes`,  
`kEDMA_Modulo32bytes`,  
`kEDMA_Modulo64bytes`,  
`kEDMA_Modulo128bytes`,  
`kEDMA_Modulo256bytes`,  
`kEDMA_Modulo512bytes`,  
`kEDMA_Modulo1Kbytes`,  
`kEDMA_Modulo2Kbytes`,  
`kEDMA_Modulo4Kbytes`,  
`kEDMA_Modulo8Kbytes`,  
`kEDMA_Modulo16Kbytes`,  
`kEDMA_Modulo32Kbytes`,  
`kEDMA_Modulo64Kbytes`,  
`kEDMA_Modulo128Kbytes`,  
`kEDMA_Modulo256Kbytes`,  
`kEDMA_Modulo512Kbytes`,  
`kEDMA_Modulo1Mbytes`,  
`kEDMA_Modulo2Mbytes`,  
`kEDMA_Modulo4Mbytes`,  
`kEDMA_Modulo8Mbytes`,  
`kEDMA_Modulo16Mbytes`,  
`kEDMA_Modulo32Mbytes`,  
`kEDMA_Modulo64Mbytes`,  
`kEDMA_Modulo128Mbytes`,  
`kEDMA_Modulo256Mbytes`,  
`kEDMA_Modulo512Mbytes`,  
`kEDMA_Modulo1Gbytes`,  
`kEDMA_Modulo2Gbytes` }

*eDMA modulo configuration*

- enum `edma_bandwidth_t` {

```
kEDMA_BandwidthStallNone = 0x0U,
kEDMA_BandwidthStall4Cycle = 0x2U,
kEDMA_BandwidthStall8Cycle = 0x3U }
```

*Bandwidth control.*

- enum `edma_channel_link_type_t` {  
`kEDMA_LinkNone` = 0x0U,  
`kEDMA_MinorLink`,  
`kEDMA_MajorLink` }

*Channel link type.*

- enum {  
`kEDMA_DoneFlag` = 0x1U,  
`kEDMA_ErrorFlag` = 0x2U,  
`kEDMA_InterruptFlag` = 0x4U }

*\_edma\_channel\_status\_flags eDMA channel status flags.*

- enum {  
`kEDMA_DestinationBusErrorFlag` = DMA\_ES\_DBE\_MASK,  
`kEDMA_SourceBusErrorFlag` = DMA\_ES\_SBE\_MASK,  
`kEDMA_ScatterGatherErrorFlag` = DMA\_ES\_SGE\_MASK,  
`kEDMA_NbytesErrorFlag` = DMA\_ES\_NCE\_MASK,  
`kEDMA_DestinationOffsetErrorFlag` = DMA\_ES\_DOE\_MASK,  
`kEDMA_DestinationAddressErrorFlag` = DMA\_ES\_DAE\_MASK,  
`kEDMA_SourceOffsetErrorFlag` = DMA\_ES\_SOE\_MASK,  
`kEDMA_SourceAddressErrorFlag` = DMA\_ES\_SAE\_MASK,  
`kEDMA_ErrorChannelFlag` = DMA\_ES\_ERRCHN\_MASK,  
`kEDMA_ChannelPriorityErrorFlag` = DMA\_ES\_CPE\_MASK,  
`kEDMA_TransferCanceledFlag` = DMA\_ES\_ECX\_MASK,  
`kEDMA_GroupPriorityErrorFlag` = DMA\_ES\_GPE\_MASK,  
`kEDMA_ValidFlag` = (int)DMA\_ES\_VLD\_MASK }

*\_edma\_error\_status\_flags eDMA channel error status flags.*

- enum `edma_interrupt_enable_t` {  
`kEDMA_ErrorInterruptEnable` = 0x1U,  
`kEDMA_MajorInterruptEnable` = DMA\_CSR\_INTMAJOR\_MASK,  
`kEDMA_HalfInterruptEnable` = DMA\_CSR\_INTHALF\_MASK }

*eDMA interrupt source*

- enum `edma_transfer_type_t` {  
`kEDMA_MemoryToMemory` = 0x0U,  
`kEDMA_PeripheralToMemory`,  
`kEDMA_MemoryToPeripheral`,  
`kEDMA_PeripheralToPeripheral` }

*eDMA transfer type*

- enum {  
`kStatus_EDMA_QueueFull` = MAKE\_STATUS(kStatusGroup\_EDMA, 0),  
`kStatus_EDMA_Busy` = MAKE\_STATUS(kStatusGroup\_EDMA, 1) }

*\_edma\_transfer\_status eDMA transfer status*



## Driver version

- #define `FSL_EDMA_DRIVER_VERSION` (`MAKE_VERSION(2, 4, 1)`)  
*eDMA driver version*

## eDMA initialization and de-initialization

- void `EDMA_Init` (`DMA_Type *base`, const `edma_config_t *config`)  
*Initializes the eDMA peripheral.*
- void `EDMA_Deinit` (`DMA_Type *base`)  
*Deinitializes the eDMA peripheral.*
- void `EDMA_InstallTCD` (`DMA_Type *base`, `uint32_t channel`, `edma_tcd_t *tcd`)  
*Push content of TCD structure into hardware TCD register.*
- void `EDMA_GetDefaultConfig` (`edma_config_t *config`)  
*Gets the eDMA default configuration structure.*
- static void `EDMA_EnableContinuousChannelLinkMode` (`DMA_Type *base`, `bool enable`)  
*Enable/Disable continuous channel link mode.*
- static void `EDMA_EnableMinorLoopMapping` (`DMA_Type *base`, `bool enable`)  
*Enable/Disable minor loop mapping.*

## eDMA Channel Operation

- void `EDMA_ResetChannel` (`DMA_Type *base`, `uint32_t channel`)  
*Sets all TCD registers to default values.*
- void `EDMA_SetTransferConfig` (`DMA_Type *base`, `uint32_t channel`, const `edma_transfer_config_t *config`, `edma_tcd_t *nextTcd`)  
*Configures the eDMA transfer attribute.*
- void `EDMA_SetMinorOffsetConfig` (`DMA_Type *base`, `uint32_t channel`, const `edma_minor_offset_config_t *config`)  
*Configures the eDMA minor offset feature.*
- void `EDMA_SetChannelPreemptionConfig` (`DMA_Type *base`, `uint32_t channel`, const `edma_channel_preemption_config_t *config`)  
*Configures the eDMA channel preemption feature.*
- void `EDMA_SetChannelLink` (`DMA_Type *base`, `uint32_t channel`, `edma_channel_link_type_t type`, `uint32_t linkedChannel`)  
*Sets the channel link for the eDMA transfer.*
- void `EDMA_SetBandWidth` (`DMA_Type *base`, `uint32_t channel`, `edma_bandwidth_t bandWidth`)  
*Sets the bandwidth for the eDMA transfer.*
- void `EDMA_SetModulo` (`DMA_Type *base`, `uint32_t channel`, `edma_modulo_t srcModulo`, `edma_modulo_t destModulo`)  
*Sets the source modulo and the destination modulo for the eDMA transfer.*
- static void `EDMA_EnableAsyncRequest` (`DMA_Type *base`, `uint32_t channel`, `bool enable`)  
*Enables an async request for the eDMA transfer.*
- static void `EDMA_EnableAutoStopRequest` (`DMA_Type *base`, `uint32_t channel`, `bool enable`)  
*Enables an auto stop request for the eDMA transfer.*
- void `EDMA_EnableChannelInterrupts` (`DMA_Type *base`, `uint32_t channel`, `uint32_t mask`)  
*Enables the interrupt source for the eDMA transfer.*
- void `EDMA_DisableChannelInterrupts` (`DMA_Type *base`, `uint32_t channel`, `uint32_t mask`)  
*Disables the interrupt source for the eDMA transfer.*
- void `EDMA_SetMajorOffsetConfig` (`DMA_Type *base`, `uint32_t channel`, `int32_t sourceOffset`, `int32_t destOffset`)

*Configures the eDMA channel TCD major offset feature.*

## eDMA TCD Operation

- void [EDMA\\_TcdReset](#) ([edma\\_tcd\\_t](#) \*tcd)  
*Sets all fields to default values for the TCD structure.*
- void [EDMA\\_TcdSetTransferConfig](#) ([edma\\_tcd\\_t](#) \*tcd, const [edma\\_transfer\\_config\\_t](#) \*config, [edma\\_tcd\\_t](#) \*nextTcd)  
*Configures the eDMA TCD transfer attribute.*
- void [EDMA\\_TcdSetMinorOffsetConfig](#) ([edma\\_tcd\\_t](#) \*tcd, const [edma\\_minor\\_offset\\_config\\_t](#) \*config)  
*Configures the eDMA TCD minor offset feature.*
- void [EDMA\\_TcdSetChannelLink](#) ([edma\\_tcd\\_t](#) \*tcd, [edma\\_channel\\_link\\_type\\_t](#) type, uint32\_t linkedChannel)  
*Sets the channel link for the eDMA TCD.*
- static void [EDMA\\_TcdSetBandWidth](#) ([edma\\_tcd\\_t](#) \*tcd, [edma\\_bandwidth\\_t](#) bandWidth)  
*Sets the bandwidth for the eDMA TCD.*
- void [EDMA\\_TcdSetModulo](#) ([edma\\_tcd\\_t](#) \*tcd, [edma\\_modulo\\_t](#) srcModulo, [edma\\_modulo\\_t](#) destModulo)  
*Sets the source modulo and the destination modulo for the eDMA TCD.*
- static void [EDMA\\_TcdEnableAutoStopRequest](#) ([edma\\_tcd\\_t](#) \*tcd, bool enable)  
*Sets the auto stop request for the eDMA TCD.*
- void [EDMA\\_TcdEnableInterrupts](#) ([edma\\_tcd\\_t](#) \*tcd, uint32\_t mask)  
*Enables the interrupt source for the eDMA TCD.*
- void [EDMA\\_TcdDisableInterrupts](#) ([edma\\_tcd\\_t](#) \*tcd, uint32\_t mask)  
*Disables the interrupt source for the eDMA TCD.*
- void [EDMA\\_TcdSetMajorOffsetConfig](#) ([edma\\_tcd\\_t](#) \*tcd, int32\_t sourceOffset, int32\_t destOffset)  
*Configures the eDMA TCD major offset feature.*

## eDMA Channel Transfer Operation

- static void [EDMA\\_EnableChannelRequest](#) ([DMA\\_Type](#) \*base, uint32\_t channel)  
*Enables the eDMA hardware channel request.*
- static void [EDMA\\_DisableChannelRequest](#) ([DMA\\_Type](#) \*base, uint32\_t channel)  
*Disables the eDMA hardware channel request.*
- static void [EDMA\\_TriggerChannelStart](#) ([DMA\\_Type](#) \*base, uint32\_t channel)  
*Starts the eDMA transfer by using the software trigger.*

## eDMA Channel Status Operation

- uint32\_t [EDMA\\_GetRemainingMajorLoopCount](#) ([DMA\\_Type](#) \*base, uint32\_t channel)  
*Gets the remaining major loop count from the eDMA current channel TCD.*
- static uint32\_t [EDMA\\_GetErrorStatusFlags](#) ([DMA\\_Type](#) \*base)  
*Gets the eDMA channel error status flags.*
- uint32\_t [EDMA\\_GetChannelStatusFlags](#) ([DMA\\_Type](#) \*base, uint32\_t channel)  
*Gets the eDMA channel status flags.*
- void [EDMA\\_ClearChannelStatusFlags](#) ([DMA\\_Type](#) \*base, uint32\_t channel, uint32\_t mask)  
*Clears the eDMA channel status flags.*

## eDMA Transactional Operation

- void [EDMA\\_CreateHandle](#) (edma\_handle\_t \*handle, DMA\_Type \*base, uint32\_t channel)  
*Creates the eDMA handle.*
- void [EDMA\\_InstallTCDMemory](#) (edma\_handle\_t \*handle, edma\_tcd\_t \*tcdPool, uint32\_t tcdSize)  
*Installs the TCDs memory pool into the eDMA handle.*
- void [EDMA\\_SetCallback](#) (edma\_handle\_t \*handle, edma\_callback callback, void \*userData)  
*Installs a callback function for the eDMA transfer.*
- void [EDMA\\_PrepareTransferConfig](#) (edma\_transfer\_config\_t \*config, void \*srcAddr, uint32\_t srcWidth, int16\_t srcOffset, void \*destAddr, uint32\_t destWidth, int16\_t destOffset, uint32\_t bytesEachRequest, uint32\_t transferBytes)  
*Prepares the eDMA transfer structure configurations.*
- void [EDMA\\_PrepareTransfer](#) (edma\_transfer\_config\_t \*config, void \*srcAddr, uint32\_t srcWidth, void \*destAddr, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferBytes, edma\_transfer\_type\_t type)  
*Prepares the eDMA transfer structure.*
- status\_t [EDMA\\_SubmitTransfer](#) (edma\_handle\_t \*handle, const edma\_transfer\_config\_t \*config)  
*Submits the eDMA transfer request.*
- void [EDMA\\_StartTransfer](#) (edma\_handle\_t \*handle)  
*eDMA starts transfer.*
- void [EDMA\\_StopTransfer](#) (edma\_handle\_t \*handle)  
*eDMA stops transfer.*
- void [EDMA\\_AbortTransfer](#) (edma\_handle\_t \*handle)  
*eDMA aborts transfer.*
- static uint32\_t [EDMA\\_GetUnusedTCDDNumber](#) (edma\_handle\_t \*handle)  
*Get unused TCD slot number.*
- static uint32\_t [EDMA\\_GetNextTCDAddress](#) (edma\_handle\_t \*handle)  
*Get the next tcd address.*
- void [EDMA\\_HandleIRQ](#) (edma\_handle\_t \*handle)  
*eDMA IRQ handler for the current major loop transfer completion.*

## Data Structure Documentation

### 16.3.1 struct edma\_config\_t

#### Data Fields

- bool [enableContinuousLinkMode](#)  
*Enable (true) continuous link mode.*
- bool [enableHaltOnError](#)  
*Enable (true) transfer halt on error.*
- bool [enableRoundRobinArbitration](#)  
*Enable (true) round robin channel arbitration method or fixed priority arbitration is used for channel selection.*
- bool [enableDebugMode](#)  
*Enable(true) eDMA debug mode.*

### 16.3.1.0.0.26 Field Documentation

#### 16.3.1.0.0.26.1 bool edma\_config\_t::enableContinuousLinkMode

Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself.

#### 16.3.1.0.0.26.2 bool edma\_config\_t::enableHaltOnError

Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.

#### 16.3.1.0.0.26.3 bool edma\_config\_t::enableDebugMode

When in debug mode, the eDMA stalls the start of a new channel. Executing channels are allowed to complete.

## 16.3.2 struct edma\_transfer\_config\_t

This structure configures the source/destination transfer attribute.

### Data Fields

- uint32\_t [srcAddr](#)  
*Source data address.*
- uint32\_t [destAddr](#)  
*Destination data address.*
- [edma\\_transfer\\_size\\_t](#) [srcTransferSize](#)  
*Source data transfer size.*
- [edma\\_transfer\\_size\\_t](#) [destTransferSize](#)  
*Destination data transfer size.*
- int16\_t [srcOffset](#)  
*Sign-extended offset applied to the current source address to form the next-state value as each source read is completed.*
- int16\_t [destOffset](#)  
*Sign-extended offset applied to the current destination address to form the next-state value as each destination write is completed.*
- uint32\_t [minorLoopBytes](#)  
*Bytes to transfer in a minor loop.*
- uint32\_t [majorLoopCounts](#)  
*Major loop iteration count.*

**16.3.2.0.0.27 Field Documentation****16.3.2.0.0.27.1** `uint32_t edma_transfer_config_t::srcAddr`**16.3.2.0.0.27.2** `uint32_t edma_transfer_config_t::destAddr`**16.3.2.0.0.27.3** `edma_transfer_size_t edma_transfer_config_t::srcTransferSize`**16.3.2.0.0.27.4** `edma_transfer_size_t edma_transfer_config_t::destTransferSize`**16.3.2.0.0.27.5** `int16_t edma_transfer_config_t::srcOffset`**16.3.2.0.0.27.6** `int16_t edma_transfer_config_t::destOffset`**16.3.2.0.0.27.7** `uint32_t edma_transfer_config_t::majorLoopCounts`**16.3.3 struct edma\_channel\_Preemption\_config\_t****Data Fields**

- bool [enableChannelPreemption](#)  
*If true: a channel can be suspended by other channel with higher priority.*
- bool [enablePreemptAbility](#)  
*If true: a channel can suspend other channel with low priority.*
- `uint8_t` [channelPriority](#)  
*Channel priority.*

**16.3.4 struct edma\_minor\_offset\_config\_t****Data Fields**

- bool [enableSrcMinorOffset](#)  
*Enable(true) or Disable(false) source minor loop offset.*
- bool [enableDestMinorOffset](#)  
*Enable(true) or Disable(false) destination minor loop offset.*
- `uint32_t` [minorOffset](#)  
*Offset for a minor loop mapping.*

### 16.3.4.0.0.28 Field Documentation

16.3.4.0.0.28.1 `bool edma_minor_offset_config_t::enableSrcMinorOffset`

16.3.4.0.0.28.2 `bool edma_minor_offset_config_t::enableDestMinorOffset`

16.3.4.0.0.28.3 `uint32_t edma_minor_offset_config_t::minorOffset`

### 16.3.5 `struct edma_tcd_t`

This structure is same as TCD register which is described in reference manual, and is used to configure the scatter/gather feature as a next hardware TCD.

#### Data Fields

- `__IO uint32_t SADDR`  
*SADDR register, used to save source address.*
- `__IO uint16_t SOFF`  
*SOFF register, save offset bytes every transfer.*
- `__IO uint16_t ATTR`  
*ATTR register, source/destination transfer size and modulo.*
- `__IO uint32_t NBYTES`  
*Nbytes register, minor loop length in bytes.*
- `__IO uint32_t SLAST`  
*SLAST register.*
- `__IO uint32_t DADDR`  
*DADDR register, used for destination address.*
- `__IO uint16_t DOFF`  
*DOFF register, used for destination offset.*
- `__IO uint16_t CITER`  
*CITER register, current minor loop numbers, for unfinished minor loop.*
- `__IO uint32_t DLAST_SGA`  
*DLASTSGA register, next tcd address used in scatter-gather mode.*
- `__IO uint16_t CSR`  
*CSR register, for TCD control status.*
- `__IO uint16_t BITER`  
*BITER register, begin minor loop count.*

**16.3.5.0.0.29 Field Documentation****16.3.5.0.0.29.1** `__IO uint16_t edma_tcd_t::CITER`**16.3.5.0.0.29.2** `__IO uint16_t edma_tcd_t::BITER`**16.3.6 struct edma\_handle\_t****Data Fields**

- `edma_callback` `callback`  
*Callback function for major count exhausted.*
- `void * userData`  
*Callback function parameter.*
- `DMA_Type * base`  
*eDMA peripheral base address.*
- `edma_tcd_t * tcdPool`  
*Pointer to memory stored TCDs.*
- `uint8_t channel`  
*eDMA channel number.*
- `volatile int8_t header`  
*The first TCD index.*
- `volatile int8_t tail`  
*The last TCD index.*
- `volatile int8_t tcdUsed`  
*The number of used TCD slots.*
- `volatile int8_t tcdSize`  
*The total number of TCD slots in the queue.*
- `uint8_t flags`  
*The status of the current channel.*

**16.3.6.0.0.30 Field Documentation****16.3.6.0.0.30.1** `edma_callback edma_handle_t::callback`**16.3.6.0.0.30.2** `void* edma_handle_t::userData`**16.3.6.0.0.30.3** `DMA_Type* edma_handle_t::base`**16.3.6.0.0.30.4** `edma_tcd_t* edma_handle_t::tcdPool`**16.3.6.0.0.30.5** `uint8_t edma_handle_t::channel`**16.3.6.0.0.30.6** `volatile int8_t edma_handle_t::header`

Should point to the next TCD to be loaded into the eDMA engine.

**16.3.6.0.0.30.7** `volatile int8_t edma_handle_t::tail`

Should point to the next TCD to be stored into the memory pool.

#### 16.3.6.0.0.30.8 volatile int8\_t edma\_handle\_t::tcdUsed

Should reflect the number of TCDs can be used/loaded in the memory.

#### 16.3.6.0.0.30.9 volatile int8\_t edma\_handle\_t::tcdSize

#### 16.3.6.0.0.30.10 uint8\_t edma\_handle\_t::flags

### Macro Definition Documentation

#### 16.4.1 #define FSL\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 1))

Version 2.4.1.

### Typedef Documentation

#### 16.5.1 typedef void(\* edma\_callback)(struct \_edma\_handle \*handle, void \*userData, bool transferDone, uint32\_t tcds)

This callback function is called in the EDMA interrupt handle. In normal mode, run into callback function means the transfer users need is done. In scatter gather mode, run into callback function means a transfer control block (tcd) is finished. Not all transfer finished, users can get the finished tcd numbers using interface EDMA\_GetUnusedTCDNumber.

Parameters

|                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>       | EDMA handle pointer, users shall not touch the values inside.                                                                                                                                                                                                                                                                                                                                                                                   |
| <i>userData</i>     | The callback user parameter pointer. Users can use this parameter to involve things users need to change in EDMA callback function.                                                                                                                                                                                                                                                                                                             |
| <i>transferDone</i> | If the current loaded transfer done. In normal mode it means if all transfer done. In scatter gather mode, this parameter shows is the current transfer block in EDMA register is done. As the load of core is different, it will be different if the new tcd loaded into EDMA registers while this callback called. If true, it always means new tcd still not loaded into registers, while false means new tcd already loaded into registers. |



|             |                                                                                                                                                                              |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>tcds</i> | How many tcds are done from the last callback. This parameter only used in scatter gather mode. It tells user how many tcds are finished between the last callback and this. |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

## Enumeration Type Documentation

### 16.6.1 enum edma\_transfer\_size\_t

Enumerator

- kEDMA\_TransferSize1Bytes* Source/Destination data transfer size is 1 byte every time.
- kEDMA\_TransferSize2Bytes* Source/Destination data transfer size is 2 bytes every time.
- kEDMA\_TransferSize4Bytes* Source/Destination data transfer size is 4 bytes every time.
- kEDMA\_TransferSize8Bytes* Source/Destination data transfer size is 8 bytes every time.
- kEDMA\_TransferSize16Bytes* Source/Destination data transfer size is 16 bytes every time.
- kEDMA\_TransferSize32Bytes* Source/Destination data transfer size is 32 bytes every time.

### 16.6.2 enum edma\_modulo\_t

Enumerator

- kEDMA\_ModuloDisable* Disable modulo.
- kEDMA\_Modulo2bytes* Circular buffer size is 2 bytes.
- kEDMA\_Modulo4bytes* Circular buffer size is 4 bytes.
- kEDMA\_Modulo8bytes* Circular buffer size is 8 bytes.
- kEDMA\_Modulo16bytes* Circular buffer size is 16 bytes.
- kEDMA\_Modulo32bytes* Circular buffer size is 32 bytes.
- kEDMA\_Modulo64bytes* Circular buffer size is 64 bytes.
- kEDMA\_Modulo128bytes* Circular buffer size is 128 bytes.
- kEDMA\_Modulo256bytes* Circular buffer size is 256 bytes.
- kEDMA\_Modulo512bytes* Circular buffer size is 512 bytes.
- kEDMA\_Modulo1Kbytes* Circular buffer size is 1 K bytes.
- kEDMA\_Modulo2Kbytes* Circular buffer size is 2 K bytes.
- kEDMA\_Modulo4Kbytes* Circular buffer size is 4 K bytes.
- kEDMA\_Modulo8Kbytes* Circular buffer size is 8 K bytes.
- kEDMA\_Modulo16Kbytes* Circular buffer size is 16 K bytes.
- kEDMA\_Modulo32Kbytes* Circular buffer size is 32 K bytes.
- kEDMA\_Modulo64Kbytes* Circular buffer size is 64 K bytes.
- kEDMA\_Modulo128Kbytes* Circular buffer size is 128 K bytes.
- kEDMA\_Modulo256Kbytes* Circular buffer size is 256 K bytes.
- kEDMA\_Modulo512Kbytes* Circular buffer size is 512 K bytes.
- kEDMA\_Modulo1Mbytes* Circular buffer size is 1 M bytes.
- kEDMA\_Modulo2Mbytes* Circular buffer size is 2 M bytes.
- kEDMA\_Modulo4Mbytes* Circular buffer size is 4 M bytes.

*kEDMA\_Modulo8Mbytes* Circular buffer size is 8 M bytes.  
*kEDMA\_Modulo16Mbytes* Circular buffer size is 16 M bytes.  
*kEDMA\_Modulo32Mbytes* Circular buffer size is 32 M bytes.  
*kEDMA\_Modulo64Mbytes* Circular buffer size is 64 M bytes.  
*kEDMA\_Modulo128Mbytes* Circular buffer size is 128 M bytes.  
*kEDMA\_Modulo256Mbytes* Circular buffer size is 256 M bytes.  
*kEDMA\_Modulo512Mbytes* Circular buffer size is 512 M bytes.  
*kEDMA\_Modulo1Gbytes* Circular buffer size is 1 G bytes.  
*kEDMA\_Modulo2Gbytes* Circular buffer size is 2 G bytes.

### 16.6.3 enum edma\_bandwidth\_t

Enumerator

*kEDMA\_BandwidthStallNone* No eDMA engine stalls.  
*kEDMA\_BandwidthStall4Cycle* eDMA engine stalls for 4 cycles after each read/write.  
*kEDMA\_BandwidthStall8Cycle* eDMA engine stalls for 8 cycles after each read/write.

### 16.6.4 enum edma\_channel\_link\_type\_t

Enumerator

*kEDMA\_LinkNone* No channel link.  
*kEDMA\_MinorLink* Channel link after each minor loop.  
*kEDMA\_MajorLink* Channel link while major loop count exhausted.

### 16.6.5 anonymous enum

Enumerator

*kEDMA\_DoneFlag* DONE flag, set while transfer finished, CITER value exhausted.  
*kEDMA\_ErrorFlag* eDMA error flag, an error occurred in a transfer  
*kEDMA\_InterruptFlag* eDMA interrupt flag, set while an interrupt occurred of this channel

### 16.6.6 anonymous enum

Enumerator

*kEDMA\_DestinationBusErrorFlag* Bus error on destination address.  
*kEDMA\_SourceBusErrorFlag* Bus error on the source address.  
*kEDMA\_ScatterGatherErrorFlag* Error on the Scatter/Gather address, not 32byte aligned.  
*kEDMA\_NbytesErrorFlag* NBYTES/CITER configuration error.

***kEDMA\_DestinationOffsetErrorFlag*** Destination offset not aligned with destination size.  
***kEDMA\_DestinationAddressErrorFlag*** Destination address not aligned with destination size.  
***kEDMA\_SourceOffsetErrorFlag*** Source offset not aligned with source size.  
***kEDMA\_SourceAddressErrorFlag*** Source address not aligned with source size.  
***kEDMA\_ErrorChannelFlag*** Error channel number of the cancelled channel number.  
***kEDMA\_ChannelPriorityErrorFlag*** Channel priority is not unique.  
***kEDMA\_TransferCanceledFlag*** Transfer cancelled.  
***kEDMA\_GroupPriorityErrorFlag*** Group priority is not unique.  
***kEDMA\_ValidFlag*** No error occurred, this bit is 0. Otherwise, it is 1.

### 16.6.7 enum edma\_interrupt\_enable\_t

Enumerator

***kEDMA\_ErrorInterruptEnable*** Enable interrupt while channel error occurs.  
***kEDMA\_MajorInterruptEnable*** Enable interrupt while major count exhausted.  
***kEDMA\_HalfInterruptEnable*** Enable interrupt while major count to half value.

### 16.6.8 enum edma\_transfer\_type\_t

Enumerator

***kEDMA\_MemoryToMemory*** Transfer from memory to memory.  
***kEDMA\_PeripheralToMemory*** Transfer from peripheral to memory.  
***kEDMA\_MemoryToPeripheral*** Transfer from memory to peripheral.  
***kEDMA\_PeripheralToPeripheral*** Transfer from Peripheral to peripheral.

### 16.6.9 anonymous enum

Enumerator

***kStatus\_EDMA\_QueueFull*** TCD queue is full.  
***kStatus\_EDMA\_Busy*** Channel is busy and can't handle the transfer request.

## Function Documentation

### 16.7.1 void EDMA\_Init ( DMA\_Type \* *base*, const edma\_config\_t \* *config* )

This function ungates the eDMA clock and configures the eDMA peripheral according to the configuration structure.

## Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>base</i>   | eDMA peripheral base address.                                  |
| <i>config</i> | A pointer to the configuration structure, see "edma_config_t". |

## Note

This function enables the minor loop map feature.

### 16.7.2 void EDMA\_Deinit ( DMA\_Type \* *base* )

This function gates the eDMA clock.

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | eDMA peripheral base address. |
|-------------|-------------------------------|

### 16.7.3 void EDMA\_InstallTCD ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_tcd\_t \* *tcd* )

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | EDMA peripheral base address. |
| <i>channel</i> | EDMA channel number.          |
| <i>tcd</i>     | Point to TCD structure.       |

### 16.7.4 void EDMA\_GetDefaultConfig ( edma\_config\_t \* *config* )

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
* config.enableContinuousLinkMode = false;
* config.enableHaltOnError = true;
* config.enableRoundRobinArbitration = false;
* config.enableDebugMode = false;
*
```

## Parameters

|               |                                                |
|---------------|------------------------------------------------|
| <i>config</i> | A pointer to the eDMA configuration structure. |
|---------------|------------------------------------------------|

### 16.7.5 static void EDMA\_EnableContinuousChannelLinkMode ( DMA\_Type \* *base*, bool *enable* ) [inline], [static]

## Note

Do not use continuous link mode with a channel linking to itself if there is only one minor loop iteration per service request, for example, if the channel's NBYTES value is the same as either the source or destination size. The same data transfer profile can be achieved by simply increasing the NBYTES value, which provides more efficient, faster processing.

## Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | EDMA peripheral base address.     |
| <i>enable</i> | true is enable, false is disable. |

### 16.7.6 static void EDMA\_EnableMinorLoopMapping ( DMA\_Type \* *base*, bool *enable* ) [inline], [static]

The TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field.

## Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | EDMA peripheral base address.     |
| <i>enable</i> | true is enable, false is disable. |

### 16.7.7 void EDMA\_ResetChannel ( DMA\_Type \* *base*, uint32\_t *channel* )

This function sets TCD registers for this channel to default values.

## Parameters

---

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

## Note

This function must not be called while the channel transfer is ongoing or it causes unpredictable results.

This function enables the auto stop request feature.

### 16.7.8 void EDMA\_SetTransferConfig ( DMA\_Type \* *base*, uint32\_t *channel*, const edma\_transfer\_config\_t \* *config*, edma\_tcd\_t \* *nextTcd* )

This function configures the transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the TCD address.  
Example:

```
* edma_transfer_t config;
* edma_tcd_t tcd;
* config.srcAddr = ..;
* config.destAddr = ..;
* ...
* EDMA_SetTransferConfig(DMA0, channel, &config, &stcd);
*
```

## Parameters

|                |                                                                                               |
|----------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                 |
| <i>channel</i> | eDMA channel number.                                                                          |
| <i>config</i>  | Pointer to eDMA transfer configuration structure.                                             |
| <i>nextTcd</i> | Point to TCD structure. It can be NULL if users do not want to enable scatter/gather feature. |

## Note

If nextTcd is not NULL, it means scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the EDMA\_ResetChannel.

### 16.7.9 void EDMA\_SetMinorOffsetConfig ( DMA\_Type \* *base*, uint32\_t *channel*, const edma\_minor\_offset\_config\_t \* *config* )

The minor offset means that the signed-extended value is added to the source address or destination address after each minor loop.

## Parameters

|                |                                                        |
|----------------|--------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                          |
| <i>channel</i> | eDMA channel number.                                   |
| <i>config</i>  | A pointer to the minor offset configuration structure. |

### 16.7.10 void EDMA\_SetChannelPreemptionConfig ( DMA\_Type \* *base*, uint32\_t *channel*, const edma\_channel\_Preemption\_config\_t \* *config* )

This function configures the channel preemption attribute and the priority of the channel.

## Parameters

|                |                                                              |
|----------------|--------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                |
| <i>channel</i> | eDMA channel number                                          |
| <i>config</i>  | A pointer to the channel preemption configuration structure. |

### 16.7.11 void EDMA\_SetChannelLink ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_channel\_link\_type\_t *type*, uint32\_t *linkedChannel* )

This function configures either the minor link or the major link mode. The minor link means that the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

## Parameters

|                |                                                                                                                                                                                  |
|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                                                                                                    |
| <i>channel</i> | eDMA channel number.                                                                                                                                                             |
| <i>type</i>    | A channel link type, which can be one of the following: <ul style="list-style-type: none"> <li>• kEDMA_LinkNone</li> <li>• kEDMA_MinorLink</li> <li>• kEDMA_MajorLink</li> </ul> |

|                      |                            |
|----------------------|----------------------------|
| <i>linkedChannel</i> | The linked channel number. |
|----------------------|----------------------------|

## Note

Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

### 16.7.12 void EDMA\_SetBandWidth ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_bandwidth\_t *bandWidth* )

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

## Parameters

|                  |                                                                                                                                                                                                               |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | eDMA peripheral base address.                                                                                                                                                                                 |
| <i>channel</i>   | eDMA channel number.                                                                                                                                                                                          |
| <i>bandWidth</i> | A bandwidth setting, which can be one of the following: <ul style="list-style-type: none"> <li>• kEDMABandwidthStallNone</li> <li>• kEDMABandwidthStall4Cycle</li> <li>• kEDMABandwidthStall8Cycle</li> </ul> |

### 16.7.13 void EDMA\_SetModulo ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_modulo\_t *srcModulo*, edma\_modulo\_t *destModulo* )

This function defines a specific address range specified to be the value after (SADDR + SOFF)/(DADDR + DOFF) calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |



|                   |                             |
|-------------------|-----------------------------|
| <i>srcModulo</i>  | A source modulo value.      |
| <i>destModulo</i> | A destination modulo value. |

#### 16.7.14 static void EDMA\_EnableAsyncRequest ( DMA\_Type \* *base*, uint32\_t *channel*, bool *enable* ) [inline], [static]

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                    |
| <i>channel</i> | eDMA channel number.                             |
| <i>enable</i>  | The command to enable (true) or disable (false). |

#### 16.7.15 static void EDMA\_EnableAutoStopRequest ( DMA\_Type \* *base*, uint32\_t *channel*, bool *enable* ) [inline], [static]

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                    |
| <i>channel</i> | eDMA channel number.                             |
| <i>enable</i>  | The command to enable (true) or disable (false). |

#### 16.7.16 void EDMA\_EnableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *mask* )

Parameters

|                |                                                                                                     |
|----------------|-----------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                       |
| <i>channel</i> | eDMA channel number.                                                                                |
| <i>mask</i>    | The mask of interrupt source to be set. Users need to use the defined edma_interrupt_enable_t type. |

**16.7.17** void EDMA\_DisableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *mask* )

## Parameters

|                |                                                                                                        |
|----------------|--------------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                          |
| <i>channel</i> | eDMA channel number.                                                                                   |
| <i>mask</i>    | The mask of the interrupt source to be set. Use the defined <code>edma_interrupt_enable_t</code> type. |

### 16.7.18 void EDMA\_SetMajorOffsetConfig ( DMA\_Type \* *base*, uint32\_t *channel*, int32\_t *sourceOffset*, int32\_t *destOffset* )

Adjustment value added to the source address at the completion of the major iteration count

## Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>base</i>         | eDMA peripheral base address.                                                       |
| <i>channel</i>      | edma channel number.                                                                |
| <i>sourceOffset</i> | source address offset will be applied to source address after major loop done.      |
| <i>destOffset</i>   | destination address offset will be applied to source address after major loop done. |

### 16.7.19 void EDMA\_TcdReset ( edma\_tcd\_t \* *tcd* )

This function sets all fields for this TCD structure to default value.

## Parameters

|            |                               |
|------------|-------------------------------|
| <i>tcd</i> | Pointer to the TCD structure. |
|------------|-------------------------------|

## Note

This function enables the auto stop request feature.

### 16.7.20 void EDMA\_TcdSetTransferConfig ( edma\_tcd\_t \* *tcd*, const edma\_transfer\_config\_t \* *config*, edma\_tcd\_t \* *nextTcd* )

The TCD is a transfer control descriptor. The content of the TCD is the same as the hardware TC-D registers. The STCD is used in the scatter-gather mode. This function configures the TCD transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the next TCD address. Example:

```

*  edma_transfer_t config = {
*  ...
*  }
*  edma_tcd_t tcd __aligned(32);
*  edma_tcd_t nextTcd __aligned(32);
*  EDMA_TcdSetTransferConfig(&tcd, &config, &nextTcd);
*

```

## Parameters

|                |                                                                                                          |
|----------------|----------------------------------------------------------------------------------------------------------|
| <i>tcd</i>     | Pointer to the TCD structure.                                                                            |
| <i>config</i>  | Pointer to eDMA transfer configuration structure.                                                        |
| <i>nextTcd</i> | Pointer to the next TCD structure. It can be NULL if users do not want to enable scatter/gather feature. |

## Note

TCD address should be 32 bytes aligned or it causes an eDMA error.

If the nextTcd is not NULL, the scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the EDMA\_TcdReset.

### 16.7.21 void EDMA\_TcdSetMinorOffsetConfig ( edma\_tcd\_t \* *tcd*, const edma\_minor\_offset\_config\_t \* *config* )

A minor offset is a signed-extended value added to the source address or a destination address after each minor loop.

## Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>tcd</i>    | A point to the TCD structure.                          |
| <i>config</i> | A pointer to the minor offset configuration structure. |

### 16.7.22 void EDMA\_TcdSetChannelLink ( edma\_tcd\_t \* *tcd*, edma\_channel\_link\_type\_t *type*, uint32\_t *linkedChannel* )

This function configures either a minor link or a major link. The minor link means the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

## Note

Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

## Parameters

|                      |                                                                                                                                                               |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>tcd</i>           | Point to the TCD structure.                                                                                                                                   |
| <i>type</i>          | Channel link type, it can be one of: <ul style="list-style-type: none"> <li>• kEDMA_LinkNone</li> <li>• kEDMA_MinorLink</li> <li>• kEDMA_MajorLink</li> </ul> |
| <i>linkedChannel</i> | The linked channel number.                                                                                                                                    |

### 16.7.23 static void EDMA\_TcdSetBandWidth ( edma\_tcd\_t \* *tcd*, edma\_bandwidth\_t *bandWidth* ) [inline], [static]

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

## Parameters

|                  |                                                                                                                                                                                                               |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>tcd</i>       | A pointer to the TCD structure.                                                                                                                                                                               |
| <i>bandWidth</i> | A bandwidth setting, which can be one of the following: <ul style="list-style-type: none"> <li>• kEDMABandwidthStallNone</li> <li>• kEDMABandwidthStall4Cycle</li> <li>• kEDMABandwidthStall8Cycle</li> </ul> |

### 16.7.24 void EDMA\_TcdSetModulo ( edma\_tcd\_t \* *tcd*, edma\_modulo\_t *srcModulo*, edma\_modulo\_t *destModulo* )

This function defines a specific address range specified to be the value after (SADDR + SOFF)/(DADDR + DOFF) calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

## Parameters

|            |                                 |
|------------|---------------------------------|
| <i>tcd</i> | A pointer to the TCD structure. |
|------------|---------------------------------|

|                   |                             |
|-------------------|-----------------------------|
| <i>srcModulo</i>  | A source modulo value.      |
| <i>destModulo</i> | A destination modulo value. |

#### 16.7.25 static void EDMA\_TcdEnableAutoStopRequest ( edma\_tcd\_t \* *tcd*, bool *enable* ) [inline], [static]

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>tcd</i>    | A pointer to the TCD structure.                  |
| <i>enable</i> | The command to enable (true) or disable (false). |

#### 16.7.26 void EDMA\_TcdEnableInterrupts ( edma\_tcd\_t \* *tcd*, uint32\_t *mask* )

Parameters

|             |                                                                                                     |
|-------------|-----------------------------------------------------------------------------------------------------|
| <i>tcd</i>  | Point to the TCD structure.                                                                         |
| <i>mask</i> | The mask of interrupt source to be set. Users need to use the defined edma_interrupt_enable_t type. |

#### 16.7.27 void EDMA\_TcdDisableInterrupts ( edma\_tcd\_t \* *tcd*, uint32\_t *mask* )

Parameters

|             |                                                                                                     |
|-------------|-----------------------------------------------------------------------------------------------------|
| <i>tcd</i>  | Point to the TCD structure.                                                                         |
| <i>mask</i> | The mask of interrupt source to be set. Users need to use the defined edma_interrupt_enable_t type. |

#### 16.7.28 void EDMA\_TcdSetMajorOffsetConfig ( edma\_tcd\_t \* *tcd*, int32\_t *sourceOffset*, int32\_t *destOffset* )

Adjustment value added to the source address at the completion of the major iteration count

## Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>tcd</i>          | A point to the TCD structure.                                                       |
| <i>sourceOffset</i> | source address offset will be applied to source address after major loop done.      |
| <i>destOffset</i>   | destination address offset will be applied to source address after major loop done. |

### 16.7.29 static void EDMA\_EnableChannelRequest ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function enables the hardware channel request.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

### 16.7.30 static void EDMA\_DisableChannelRequest ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function disables the hardware channel request.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

### 16.7.31 static void EDMA\_TriggerChannelStart ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function starts a minor loop transfer.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

### 16.7.32 `uint32_t EDMA_GetRemainingMajorLoopCount ( DMA_Type * base, uint32_t channel )`

This function checks the TCD (Task Control Descriptor) status for a specified eDMA channel and returns the number of major loop count that has not finished.



## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

## Returns

Major loop count which has not been transferred yet for the current TCD.

## Note

1. This function can only be used to get unfinished major loop count of transfer without the next TCD, or it might be inaccuracy.
1. The unfinished/remaining transfer bytes cannot be obtained directly from registers while the channel is running. Because to calculate the remaining bytes, the initial NBYTES configured in DMA\_TCDn\_NBYTES\_MLNO register is needed while the eDMA IP does not support getting it while a channel is active. In another word, the NBYTES value reading is always the actual (decrementing) NBYTES value the dma\_engine is working with while a channel is running. Consequently, to get the remaining transfer bytes, a software-saved initial value of NBYTES (for example copied before enabling the channel) is needed. The formula to calculate it is shown below: RemainingBytes = RemainingMajorLoopCount \* NBYTES(initially configured)

### 16.7.33 static uint32\_t EDMA\_GetErrorStatusFlags ( DMA\_Type \* *base* ) [inline], [static]

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | eDMA peripheral base address. |
|-------------|-------------------------------|

## Returns

The mask of error status flags. Users need to use the \_edma\_error\_status\_flags type to decode the return variables.

### 16.7.34 uint32\_t EDMA\_GetChannelStatusFlags ( DMA\_Type \* *base*, uint32\_t *channel* )

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

## Returns

The mask of channel status flags. Users need to use the `_edma_channel_status_flags` type to decode the return variables.

### 16.7.35 void EDMA\_ClearChannelStatusFlags ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *mask* )

## Parameters

|                |                                                                                                                       |
|----------------|-----------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                                         |
| <i>channel</i> | eDMA channel number.                                                                                                  |
| <i>mask</i>    | The mask of channel status to be cleared. Users need to use the defined <code>_edma_channel_status_flags</code> type. |

### 16.7.36 void EDMA\_CreateHandle ( edma\_handle\_t \* *handle*, DMA\_Type \* *base*, uint32\_t *channel* )

This function is called if using the transactional API for eDMA. This function initializes the internal state of the eDMA handle.

## Parameters

|                |                                                                               |
|----------------|-------------------------------------------------------------------------------|
| <i>handle</i>  | eDMA handle pointer. The eDMA handle stores callback function and parameters. |
| <i>base</i>    | eDMA peripheral base address.                                                 |
| <i>channel</i> | eDMA channel number.                                                          |

### 16.7.37 void EDMA\_InstallTCDMemory ( edma\_handle\_t \* *handle*, edma\_tcd\_t \* *tcdPool*, uint32\_t *tcdSize* )

This function is called after the `EDMA_CreateHandle` to use scatter/gather feature. This function shall only be used while users need to use scatter gather mode. Scatter gather mode enables EDMA to load a new transfer control block (tcd) in hardware, and automatically reconfigure that DMA channel for a

new transfer. Users need to prepare tcd memory and also configure tcds using interface EDMA\_Submit-Transfer.

## Parameters

|                |                                                           |
|----------------|-----------------------------------------------------------|
| <i>handle</i>  | eDMA handle pointer.                                      |
| <i>tcdPool</i> | A memory pool to store TCDs. It must be 32 bytes aligned. |
| <i>tcdSize</i> | The number of TCD slots.                                  |

### 16.7.38 void EDMA\_SetCallback ( edma\_handle\_t \* *handle*, edma\_callback *callback*, void \* *userData* )

This callback is called in the eDMA IRQ handler. Use the callback to do something after the current major loop transfer completes. This function will be called every time one tcd finished transfer.

## Parameters

|                 |                                        |
|-----------------|----------------------------------------|
| <i>handle</i>   | eDMA handle pointer.                   |
| <i>callback</i> | eDMA callback function pointer.        |
| <i>userData</i> | A parameter for the callback function. |

### 16.7.39 void EDMA\_PrepareTransferConfig ( edma\_transfer\_config\_t \* *config*, void \* *srcAddr*, uint32\_t *srcWidth*, int16\_t *srcOffset*, void \* *destAddr*, uint32\_t *destWidth*, int16\_t *destOffset*, uint32\_t *bytesEachRequest*, uint32\_t *transferBytes* )

This function prepares the transfer configuration structure according to the user input.

## Parameters

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>config</i>           | The user configuration structure of type edma_transfer_t. |
| <i>srcAddr</i>          | eDMA transfer source address.                             |
| <i>srcWidth</i>         | eDMA transfer source address width(bytes).                |
| <i>srcOffset</i>        | source address offset.                                    |
| <i>destAddr</i>         | eDMA transfer destination address.                        |
| <i>destWidth</i>        | eDMA transfer destination address width(bytes).           |
| <i>destOffset</i>       | destination address offset.                               |
| <i>bytesEachRequest</i> | eDMA transfer bytes per channel request.                  |
| <i>transferBytes</i>    | eDMA transfer bytes to be transferred.                    |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE).

**16.7.40 void EDMA\_PrepareTransfer ( edma\_transfer\_config\_t \* *config*, void \* *srcAddr*, uint32\_t *srcWidth*, void \* *destAddr*, uint32\_t *destWidth*, uint32\_t *bytesEachRequest*, uint32\_t *transferBytes*, edma\_transfer\_type\_t *type* )**

This function prepares the transfer configuration structure according to the user input.

## Parameters

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>config</i>           | The user configuration structure of type edma_transfer_t. |
| <i>srcAddr</i>          | eDMA transfer source address.                             |
| <i>srcWidth</i>         | eDMA transfer source address width(bytes).                |
| <i>destAddr</i>         | eDMA transfer destination address.                        |
| <i>destWidth</i>        | eDMA transfer destination address width(bytes).           |
| <i>bytesEachRequest</i> | eDMA transfer bytes per channel request.                  |
| <i>transferBytes</i>    | eDMA transfer bytes to be transferred.                    |
| <i>type</i>             | eDMA transfer type.                                       |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE).

**16.7.41 status\_t EDMA\_SubmitTransfer ( edma\_handle\_t \* *handle*, const edma\_transfer\_config\_t \* *config* )**

This function submits the eDMA transfer request according to the transfer configuration structure. In scatter gather mode, call this function will add a configured tcd to the circular list of tcd pool. The tcd pools is setup by call function EDMA\_InstallTCDMemory before.

## Parameters

|               |                                                   |
|---------------|---------------------------------------------------|
| <i>handle</i> | eDMA handle pointer.                              |
| <i>config</i> | Pointer to eDMA transfer configuration structure. |

## Return values

|                                |                                                                     |
|--------------------------------|---------------------------------------------------------------------|
| <i>kStatus_EDMA_Success</i>    | It means submit transfer request succeed.                           |
| <i>kStatus_EDMA_Queue-Full</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_EDMA_Busy</i>       | It means the given channel is busy, need to submit request later.   |

**16.7.42 void EDMA\_StartTransfer ( edma\_handle\_t \* *handle* )**

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

## Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | eDMA handle pointer. |
|---------------|----------------------|

**16.7.43 void EDMA\_StopTransfer ( edma\_handle\_t \* *handle* )**

This function disables the channel request to pause the transfer. Users can call [EDMA\\_StartTransfer\(\)](#) again to resume the transfer.

## Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | eDMA handle pointer. |
|---------------|----------------------|

**16.7.44 void EDMA\_AbortTransfer ( edma\_handle\_t \* *handle* )**

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

## Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

**16.7.45** `static uint32_t EDMA_GetUnusedTCDNumber ( edma_handle_t * handle )`  
**[inline], [static]**

This function gets current tcd index which is run. If the TCD pool pointer is NULL, it will return 0.

## Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

## Returns

The unused tcd slot number.

**16.7.46** `static uint32_t EDMA_GetNextTCDAddress ( edma_handle_t * handle )`  
**[inline], [static]**

This function gets the next tcd address. If this is last TCD, return 0.

## Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

## Returns

The next TCD address.

**16.7.47** `void EDMA_HandleIRQ ( edma_handle_t * handle )`

This function clears the channel major interrupt flag and calls the callback function if it is not NULL.

Note: For the case using TCD queue, when the major iteration count is exhausted, additional operations are performed. These include the final address adjustments and reloading of the BITER field into the CITER. Assertion of an optional interrupt request also occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor (if scatter/gather is enabled).

For instance, when the time interrupt of TCD[0] happens, the TCD[1] has already been loaded into the eDMA engine. As `sga` and `sga_index` are calculated based on the `DLAST_SGA` bitfield lies in the `TCD_CSR` register, the `sga_index` in this case should be 2 (`DLAST_SGA` of TCD[1] stores the address of TCD[2]). Thus, the "tcdUsed" updated should be (`tcdUsed - 2U`) which indicates the number of TCDs can be loaded in the memory pool (because TCD[0] and TCD[1] have been loaded into the eDMA engine at this point already.).

For the last two continuous ISRs in a scatter/gather process, they both load the last TCD (The last ISR does not load a new TCD) from the memory pool to the eDMA engine when major loop completes. Therefore, ensure that the header and `tcdUsed` updated are identical for them. `tcdUsed` are both 0 in this case as no TCD to be loaded.

See the "eDMA basic data flow" in the eDMA Functional description section of the Reference Manual for further details.

#### Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | eDMA handle pointer. |
|---------------|----------------------|



## Chapter 17

### ENET: Ethernet MAC Driver

#### Overview

The MCUXpresso SDK provides a peripheral driver for the 10/100 Mbps Ethernet MAC (ENET) module of MCUXpresso SDK devices.

#### ENET: Ethernet MAC Driver {EthernetMACDriver}

#### Operations of Ethernet MAC Driver

##### 17.2.1 MII interface Operation

The MII interface is the interface connected with MAC and PHY. the Serial management interface - MII management interface should be set before any access to the external PHY chip register. Call [ENET\\_SetSMI\(\)](#) to initialize the MII management interface. Use [ENET\\_StartSMIRead\(\)](#), [ENET\\_StartSMIWrite\(\)](#), and [ENET\\_ReadSMIData\(\)](#) to read/write to PHY registers. This function group sets up the MII and serial management SMI interface, gets data from the SMI interface, and starts the SMI read and write command. Use [ENET\\_SetMII\(\)](#) to configure the MII before successfully getting data from the external PHY.

##### 17.2.2 MAC address filter

This group sets/gets the ENET mac address and the multicast group address filter. [ENET\\_AddMulticastGroup\(\)](#) should be called to add the ENET MAC to the multicast group. The IEEE 1588 feature requires receiving the PTP message.

##### 17.2.3 Other Basic control Operations

This group has the receive active API [ENET\\_ActiveRead\(\)](#) for single and multiple rings. The [ENET\\_AVBConfigure\(\)](#) is provided to configure the AVB features to support the AVB frames transmission. Note that due to the AVB frames transmission scheme being a credit-based TX scheme, it is only supported with the Enhanced buffer descriptors. Because of this, the AVB configuration should only be done with the Enhanced buffer descriptor. When the AVB feature is required, make sure the "ENET\_ENHANCEDBUFFERDESCRIPTOR\_MODE" is defined before using this feature.

##### 17.2.4 Transactional Operation

For ENET receive, the [ENET\\_GetRxFrameSize\(\)](#) function needs to be called to get the received data size. Then, call the [ENET\\_ReadFrame\(\)](#) function to get the received data. If the received error occurs, call the

[ENET\\_GetRxErrBeforeReadFrame\(\)](#) function after [ENET\\_GetRxFrameSize\(\)](#) and before [ENET\\_ReadFrame\(\)](#) functions to get the detailed error information.

For ENET transmit, call the [ENET\\_SendFrame\(\)](#) function to send the data out. The transmit data error information is only accessible for the IEEE 1588 enhanced buffer descriptor mode. When the `ENET_ENHANCEDBUFFERDESCRIPTOR_MODE` is defined, the [ENET\\_GetTxErrAfterSendFrame\(\)](#) can be used to get the detail transmit error information. The transmit error information can only be updated by uDMA after the data is transmitted. The [ENET\\_GetTxErrAfterSendFrame\(\)](#) function is recommended to be called on the transmit interrupt handler.

If send/read frame with zero-copy mechanism is needed, there're special APIs like [ENET\\_GetRxBuffer\(\)](#), [ENET\\_ReleaseRxBuffer\(\)](#), [ENET\\_SendFrameZeroCopy\(\)](#) and [ENET\\_SetTxBuffer\(\)](#). The send frame zero-copy APIs can't be used mixed with [ENET\\_SendFrame\(\)](#) for the same ENET peripheral, same as read frame zero-copy APIs.

## 17.2.5 PTP IEEE 1588 Feature Operation

This function group configures the PTP IEEE 1588 feature, starts/stops/gets/sets/adjusts the PTP IEEE 1588 timer, gets the receive/transmit frame timestamp, and PTP IEEE 1588 timer channel feature setting.

The [ENET\\_Ptp1588Configure\(\)](#) function needs to be called when the `ENET_ENHANCEDBUFFERDESCRIPTOR_MODE` is defined and the IEEE 1588 feature is required.

## Typical use case

### 17.3.1 ENET Initialization, receive, and transmit operations

For the `ENET_ENHANCEDBUFFERDESCRIPTOR_MODE` undefined use case, use the legacy type buffer descriptor transmit/receive the frame as follows. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/enet` For the `ENET_ENHANCEDBUFFERDESCRIPTOR_MODE` defined use case, add the PTP IEEE 1588 configuration to enable the PTP IEEE 1588 feature. The initialization occurs as follows. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/enet`

## Data Structures

- struct [enet\\_rx\\_bd\\_struct\\_t](#)  
*Defines the receive buffer descriptor structure for the little endian system. [More...](#)*
- struct [enet\\_tx\\_bd\\_struct\\_t](#)  
*Defines the enhanced transmit buffer descriptor structure for the little endian system. [More...](#)*
- struct [enet\\_data\\_error\\_stats\\_t](#)  
*Defines the ENET data error statistics structure. [More...](#)*
- struct [enet\\_frame\\_info\\_t](#)  
*Defines the frame info structure. [More...](#)*
- struct [enet\\_tx\\_dirty\\_ring\\_t](#)  
*Defines the ENET transmit dirty addresses ring/queue structure. [More...](#)*
- struct [enet\\_buffer\\_config\\_t](#)

- Defines the receive buffer descriptor configuration structure. [More...](#)
- struct [enet\\_config\\_t](#)  
Defines the basic configuration structure for the ENET device. [More...](#)
- struct [enet\\_tx\\_bd\\_ring\\_t](#)  
Defines the ENET transmit buffer descriptor ring/queue structure. [More...](#)
- struct [enet\\_rx\\_bd\\_ring\\_t](#)  
Defines the ENET receive buffer descriptor ring/queue structure. [More...](#)
- struct [enet\\_handle\\_t](#)  
Defines the ENET handler structure. [More...](#)

## Macros

- #define [ENET\\_BUFFDESCRIPTOR\\_RX\\_ERR\\_MASK](#)  
Defines the receive error status flag mask.

## Typedefs

- typedef void(\* [enet\\_callback\\_t](#))(ENET\_Type \*base, enet\_handle\_t \*handle, [enet\\_event\\_t](#) event, [enet\\_frame\\_info\\_t](#) \*frameInfo, void \*userData)  
*ENET callback function.*
- typedef void(\* [enet\\_isr\\_t](#))(ENET\_Type \*base, enet\_handle\_t \*handle)  
*Define interrupt IRQ handler.*

## Enumerations

- enum {  
  [kStatus\\_ENET\\_RxFrameError](#) = MAKE\_STATUS(kStatusGroup\_ENET, 0U),  
  [kStatus\\_ENET\\_RxFrameFail](#) = MAKE\_STATUS(kStatusGroup\_ENET, 1U),  
  [kStatus\\_ENET\\_RxFrameEmpty](#) = MAKE\_STATUS(kStatusGroup\_ENET, 2U),  
  [kStatus\\_ENET\\_TxFrameOverLen](#) = MAKE\_STATUS(kStatusGroup\_ENET, 3U),  
  [kStatus\\_ENET\\_TxFrameBusy](#) = MAKE\_STATUS(kStatusGroup\_ENET, 4U),  
  [kStatus\\_ENET\\_TxFrameFail](#) = MAKE\_STATUS(kStatusGroup\_ENET, 5U) }  
*Defines the status return codes for transaction.*
- enum [enet\\_mii\\_mode\\_t](#) {  
  [kENET\\_MiiMode](#) = 0U,  
  [kENET\\_RmiiMode](#) = 1U }  
*Defines the MII/RMII/RGMII mode for data interface between the MAC and the PHY.*
- enum [enet\\_mii\\_speed\\_t](#) {  
  [kENET\\_MiiSpeed10M](#) = 0U,  
  [kENET\\_MiiSpeed100M](#) = 1U }  
*Defines the 10/100/1000 Mbps speed for the MII data interface.*
- enum [enet\\_mii\\_duplex\\_t](#) {  
  [kENET\\_MiiHalfDuplex](#) = 0U,  
  [kENET\\_MiiFullDuplex](#) }  
*Defines the half or full duplex for the MII data interface.*
- enum [enet\\_mii\\_write\\_t](#) {  
  [kENET\\_MiiWriteNoCompliant](#) = 0U,  
  [kENET\\_MiiWriteValidFrame](#) }  
*Define the MII opcode for normal MDIO\_CLAUSES\_22 Frame.*

- enum `enet_mii_read_t` {  
`kENET_MiiReadValidFrame` = 2U,  
`kENET_MiiReadNoCompliant` = 3U }  
*Defines the read operation for the MII management frame.*
- enum `enet_mii_extend_opcode` {  
`kENET_MiiAddrWrite_C45` = 0U,  
`kENET_MiiWriteFrame_C45` = 1U,  
`kENET_MiiReadFrame_C45` = 3U }  
*Define the MII opcode for extended MDIO\_CLAUSES\_45 Frame.*
- enum `enet_special_control_flag_t` {  
`kENET_ControlFlowControlEnable` = 0x0001U,  
`kENET_ControlRxPayloadCheckEnable` = 0x0002U,  
`kENET_ControlRxPadRemoveEnable` = 0x0004U,  
`kENET_ControlRxBroadCastRejectEnable` = 0x0008U,  
`kENET_ControlMacAddrInsert` = 0x0010U,  
`kENET_ControlStoreAndFwdDisable` = 0x0020U,  
`kENET_ControlSMIPreambleDisable` = 0x0040U,  
`kENET_ControlPromiscuousEnable` = 0x0080U,  
`kENET_ControlMIILoopEnable` = 0x0100U,  
`kENET_ControlVLANTagEnable` = 0x0200U }  
*Defines a special configuration for ENET MAC controller.*
- enum `enet_interrupt_enable_t` {  
`kENET_BabrInterrupt` = ENET\_EIR\_BABR\_MASK,  
`kENET_BabtInterrupt` = ENET\_EIR\_BABT\_MASK,  
`kENET_GraceStopInterrupt` = ENET\_EIR\_GRA\_MASK,  
`kENET_TxFrameInterrupt` = ENET\_EIR\_TXF\_MASK,  
`kENET_TxBufferInterrupt` = ENET\_EIR\_TXB\_MASK,  
`kENET_RxFrameInterrupt` = ENET\_EIR\_RXF\_MASK,  
`kENET_RxBufferInterrupt` = ENET\_EIR\_RXB\_MASK,  
`kENET_MiiInterrupt` = ENET\_EIR\_MII\_MASK,  
`kENET_EBusERInterrupt` = ENET\_EIR\_EBERR\_MASK,  
`kENET_LateCollisionInterrupt` = ENET\_EIR\_LC\_MASK,  
`kENET_RetryLimitInterrupt` = ENET\_EIR\_RL\_MASK,  
`kENET_UnderrunInterrupt` = ENET\_EIR\_UN\_MASK,  
`kENET_PayloadRxInterrupt` = ENET\_EIR\_PLR\_MASK,  
`kENET_WakeupInterrupt` = ENET\_EIR\_WAKEUP\_MASK,  
`kENET_TsAvailInterrupt` = ENET\_EIR\_TS\_AVAIL\_MASK,  
`kENET_TsTimerInterrupt` = ENET\_EIR\_TS\_TIMER\_MASK }  
*List of interrupts supported by the peripheral.*
- enum `enet_event_t` {  
`kENET_RxEvent`,  
`kENET_TxEvent`,  
`kENET_ErrEvent`,  
`kENET_WakeUpEvent`,  
`kENET_TimeStampEvent`,  
`kENET_TimeStampAvailEvent` }

- *Defines the common interrupt event for callback use.*
- enum `enet_tx_accelerator_t` {  
`kENET_TxAccelIsShift16Enabled` = `ENET_TACC_SHIFT16_MASK`,  
`kENET_TxAccelIpCheckEnabled` = `ENET_TACC_IPCHK_MASK`,  
`kENET_TxAccelProtoCheckEnabled` = `ENET_TACC_PROCHK_MASK` }  
*Defines the transmit accelerator configuration.*
- enum `enet_rx_accelerator_t` {  
`kENET_RxAccelPadRemoveEnabled` = `ENET_RACC_PADREM_MASK`,  
`kENET_RxAccelIpCheckEnabled` = `ENET_RACC_IPDIS_MASK`,  
`kENET_RxAccelProtoCheckEnabled` = `ENET_RACC_PRODIS_MASK`,  
`kENET_RxAccelMacCheckEnabled` = `ENET_RACC_LINEDIS_MASK`,  
`kENET_RxAccelIsShift16Enabled` = `ENET_RACC_SHIFT16_MASK` }  
*Defines the receive accelerator configuration.*

## Functions

- `uint32_t ENET_GetInstance` (`ENET_Type *base`)  
*Get the ENET instance from peripheral base address.*

## Variables

- const `clock_ip_name_t s_enetClock` []  
*Pointers to enet clocks for each instance.*

## Driver version

- `#define FSL_ENET_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 4)`)  
*Defines the driver version.*

## Control and status region bit masks of the receive buffer descriptor.

Defines the queue number.

- `#define ENET_BUFFDESCRIPTOR_RX_EMPTY_MASK` `0x8000U`  
*Empty bit mask.*
- `#define ENET_BUFFDESCRIPTOR_RX_SOFTOWNER1_MASK` `0x4000U`  
*Software owner one mask.*
- `#define ENET_BUFFDESCRIPTOR_RX_WRAP_MASK` `0x2000U`  
*Next buffer descriptor is the start address.*
- `#define ENET_BUFFDESCRIPTOR_RX_SOFTOWNER2_Mask` `0x1000U`  
*Software owner two mask.*
- `#define ENET_BUFFDESCRIPTOR_RX_LAST_MASK` `0x0800U`  
*Last BD of the frame mask.*
- `#define ENET_BUFFDESCRIPTOR_RX_MISS_MASK` `0x0100U`  
*Received because of the promiscuous mode.*
- `#define ENET_BUFFDESCRIPTOR_RX_BROADCAST_MASK` `0x0080U`  
*Broadcast packet mask.*
- `#define ENET_BUFFDESCRIPTOR_RX_MULTICAST_MASK` `0x0040U`  
*Multicast packet mask.*
- `#define ENET_BUFFDESCRIPTOR_RX_LENVIOLATE_MASK` `0x0020U`

- *Length violation mask.*  
• #define `ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK` 0x0010U
- *Non-octet aligned frame mask.*  
• #define `ENET_BUFFDESCRIPTOR_RX_CRC_MASK` 0x0004U
- *CRC error mask.*  
• #define `ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK` 0x0002U
- *FIFO overrun mask.*  
• #define `ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK` 0x0001U
- *Frame is truncated mask.*

### Control and status bit masks of the transmit buffer descriptor.

- #define `ENET_BUFFDESCRIPTOR_TX_READY_MASK` 0x8000U  
*Ready bit mask.*
- #define `ENET_BUFFDESCRIPTOR_TX_SOFTOWNER1_MASK` 0x4000U  
*Software owner one mask.*
- #define `ENET_BUFFDESCRIPTOR_TX_WRAP_MASK` 0x2000U  
*Wrap buffer descriptor mask.*
- #define `ENET_BUFFDESCRIPTOR_TX_SOFTOWNER2_MASK` 0x1000U  
*Software owner two mask.*
- #define `ENET_BUFFDESCRIPTOR_TX_LAST_MASK` 0x0800U  
*Last BD of the frame mask.*
- #define `ENET_BUFFDESCRIPTOR_TX_TRANSMITCRC_MASK` 0x0400U  
*Transmit CRC mask.*

### Defines some Ethernet parameters.

- #define `ENET_FRAME_MAX_FRAMELEN` 1518U  
*Default maximum Ethernet frame size.*
- #define `ENET_FIFO_MIN_RX_FULL` 5U  
*ENET minimum receive FIFO full.*
- #define `ENET_RX_MIN_BUFFERSIZE` 256U  
*ENET minimum buffer size.*
- #define `ENET_PHY_MAXADDRESS` (ENET\_MMFR\_PA\_MASK >> ENET\_MMFR\_PA\_SHIFT)  
*Maximum PHY address.*
- #define `ENET_TX_INTERRUPT` ((uint32\_t)kENET\_TxFrameInterrupt | (uint32\_t)kENET\_Tx-BufferInterrupt)  
*Enet Tx interrupt flag.*
- #define `ENET_RX_INTERRUPT` ((uint32\_t)kENET\_RxFrameInterrupt | (uint32\_t)kENET\_Rx-BufferInterrupt)  
*Enet Rx interrupt flag.*
- #define `ENET_TS_INTERRUPT` ((uint32\_t)kENET\_TsTimerInterrupt | (uint32\_t)kENET\_Ts-AvailInterrupt)  
*Enet timestamp interrupt flag.*
- #define `ENET_ERR_INTERRUPT`  
*Enet error interrupt flag.*

### Defines Tx operation flags.

- #define `ENET_TX_LAST_BD_FLAG` 0x01U

- *Tx set last buffer descriptor flag.*  
 • #define `ENET_TX_TIMESTAMP_FLAG` 0x02U  
*Tx timestamp flag.*

## Initialization and De-initialization

- void `ENET_GetDefaultConfig` (`enet_config_t` \*config)  
*Gets the ENET default configuration structure.*
- void `ENET_Up` (`ENET_Type` \*base, `enet_handle_t` \*handle, const `enet_config_t` \*config, const `enet_buffer_config_t` \*bufferConfig, `uint8_t` \*macAddr, `uint32_t` srcClock\_Hz)  
*Initializes the ENET module.*
- void `ENET_Init` (`ENET_Type` \*base, `enet_handle_t` \*handle, const `enet_config_t` \*config, const `enet_buffer_config_t` \*bufferConfig, `uint8_t` \*macAddr, `uint32_t` srcClock\_Hz)  
*Initializes the ENET module.*
- void `ENET_Down` (`ENET_Type` \*base)  
*Stops the ENET module.*
- void `ENET_Deinit` (`ENET_Type` \*base)  
*Deinitializes the ENET module.*
- static void `ENET_Reset` (`ENET_Type` \*base)  
*Resets the ENET module.*

## MII interface operation

- void `ENET_SetMII` (`ENET_Type` \*base, `enet_mii_speed_t` speed, `enet_mii_duplex_t` duplex)  
*Sets the ENET MII speed and duplex.*
- void `ENET_SetSMI` (`ENET_Type` \*base, `uint32_t` srcClock\_Hz, bool isPreambleDisabled)  
*Sets the ENET SMI(serial management interface)- MII management interface.*
- static bool `ENET_GetSMI` (`ENET_Type` \*base)  
*Gets the ENET SMI- MII management interface configuration.*
- static `uint32_t` `ENET_ReadSMIData` (`ENET_Type` \*base)  
*Reads data from the PHY register through an SMI interface.*
- void `ENET_StartSMIRead` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg, `enet_mii_read_t` operation)  
*Starts an SMI (Serial Management Interface) read command.*
- void `ENET_StartSMIWrite` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg, `enet_mii_write_t` operation, `uint32_t` data)  
*Starts an SMI write command.*
- void `ENET_StartExtC45SMIRead` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg)  
*Starts the extended IEEE802.3 Clause 45 MDIO format SMI read command.*
- void `ENET_StartExtC45SMIWrite` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg, `uint32_t` data)  
*Starts the extended IEEE802.3 Clause 45 MDIO format SMI write command.*
- void `ENET_StartExtC45SMIWriteReg` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg)  
*Starts the extended IEEE802.3 Clause 45 MDIO format SMI write register command.*
- void `ENET_StartExtC45SMIWriteData` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg, `uint32_t` data)  
*Starts the extended IEEE802.3 Clause 45 MDIO format SMI write data command.*
- void `ENET_StartExtC45SMIReadData` (`ENET_Type` \*base, `uint32_t` phyAddr, `uint32_t` phyReg)  
*Starts the extended IEEE802.3 Clause 45 MDIO format SMI read data command.*



## MAC Address Filter

- void [ENET\\_SetMacAddr](#) (ENET\_Type \*base, uint8\_t \*macAddr)  
*Sets the ENET module Mac address.*
- void [ENET\\_GetMacAddr](#) (ENET\_Type \*base, uint8\_t \*macAddr)  
*Gets the ENET module Mac address.*
- void [ENET\\_AddMulticastGroup](#) (ENET\_Type \*base, uint8\_t \*address)  
*Adds the ENET device to a multicast group.*
- void [ENET\\_LeaveMulticastGroup](#) (ENET\_Type \*base, uint8\_t \*address)  
*Moves the ENET device from a multicast group.*

## Other basic operation

- static void [ENET\\_ActiveRead](#) (ENET\_Type \*base)  
*Activates ENET read or receive.*
- static void [ENET\\_EnableSleepMode](#) (ENET\_Type \*base, bool enable)  
*Enables/disables the MAC to enter sleep mode.*
- static void [ENET\\_GetAccelFunction](#) (ENET\_Type \*base, uint32\_t \*txAccelOption, uint32\_t \*rxAccelOption)  
*Gets ENET transmit and receive accelerator functions from MAC controller.*

## Interrupts.

- static void [ENET\\_EnableInterrupts](#) (ENET\_Type \*base, uint32\_t mask)  
*Enables the ENET interrupt.*
- static void [ENET\\_DisableInterrupts](#) (ENET\_Type \*base, uint32\_t mask)  
*Disables the ENET interrupt.*
- static uint32\_t [ENET\\_GetInterruptStatus](#) (ENET\_Type \*base)  
*Gets the ENET interrupt status flag.*
- static void [ENET\\_ClearInterruptStatus](#) (ENET\_Type \*base, uint32\_t mask)  
*Clears the ENET interrupt events status flag.*
- void [ENET\\_SetRxISRHandler](#) (ENET\_Type \*base, [enet\\_isr\\_t](#) ISRHandler)  
*Set the second level Rx IRQ handler.*
- void [ENET\\_SetTxISRHandler](#) (ENET\_Type \*base, [enet\\_isr\\_t](#) ISRHandler)  
*Set the second level Tx IRQ handler.*
- void [ENET\\_SetErrISRHandler](#) (ENET\_Type \*base, [enet\\_isr\\_t](#) ISRHandler)  
*Set the second level Err IRQ handler.*

## Transactional operation

- void [ENET\\_SetCallback](#) (enet\_handle\_t \*handle, [enet\\_callback\\_t](#) callback, void \*userData)  
*Sets the callback function.*
- void [ENET\\_GetRxErrBeforeReadFrame](#) (enet\_handle\_t \*handle, [enet\\_data\\_error\\_stats\\_t](#) \*eError-Static, uint8\_t ringId)  
*Gets the error statistics of a received frame for ENET specified ring.*
- [status\\_t](#) [ENET\\_GetRxFrameSize](#) (enet\_handle\_t \*handle, uint32\_t \*length, uint8\_t ringId)  
*Gets the size of the read frame for specified ring.*
- [status\\_t](#) [ENET\\_ReadFrame](#) (ENET\_Type \*base, enet\_handle\_t \*handle, uint8\_t \*data, uint32\_t length, uint8\_t ringId, uint32\_t \*ts)  
*Reads a frame from the ENET device.*



- [status\\_t ENET\\_SendFrame](#) (ENET\_Type \*base, enet\_handle\_t \*handle, const uint8\_t \*data, uint32\_t length, uint8\_t ringId, bool tsFlag, void \*context)  
*Transmits an ENET frame for specified ring.*
- [status\\_t ENET\\_SetTxReclaim](#) (enet\_handle\_t \*handle, bool isEnabled, uint8\_t ringId)  
*Enable or disable tx descriptors reclaim mechanism.*
- [status\\_t ENET\\_GetRxBuffer](#) (ENET\_Type \*base, enet\_handle\_t \*handle, void \*\*buffer, uint32\_t \*length, uint8\_t ringId, bool \*isLastBuff, uint32\_t \*ts)  
*Get a receive buffer pointer of the ENET device for specified ring.*
- void [ENET\\_ReleaseRxBuffer](#) (ENET\_Type \*base, enet\_handle\_t \*handle, void \*buffer, uint8\_t ringId)  
*Release receive buffer descriptor to DMA.*
- [status\\_t ENET\\_SendFrameZeroCopy](#) (ENET\_Type \*base, enet\_handle\_t \*handle, const uint8\_t \*data, uint32\_t length, uint8\_t ringId, bool tsFlag, void \*context)  
*Transmits an ENET frame for specified ring with zero-copy.*
- [status\\_t ENET\\_SetTxBuffer](#) (ENET\_Type \*base, enet\_handle\_t \*handle, const uint8\_t \*data, uint32\_t length, uint8\_t ringId, uint8\_t txFlag, void \*context)  
*Set up ENET Tx buffer descriptor, preparing for one frame stores in scattered buffer.*
- void [ENET\\_TransmitIRQHandler](#) (ENET\_Type \*base, enet\_handle\_t \*handle)  
*The transmit IRQ handler.*
- void [ENET\\_ReceiveIRQHandler](#) (ENET\_Type \*base, enet\_handle\_t \*handle)  
*The receive IRQ handler.*
- void [ENET\\_ErrorIRQHandler](#) (ENET\_Type \*base, enet\_handle\_t \*handle)  
*Some special IRQ handler including the error, mii, wakeup irq handler.*
- void [ENET\\_CommonFrame0IRQHandler](#) (ENET\_Type \*base)  
*the common IRQ handler for the tx/rx/error etc irq handler.*

## Data Structure Documentation

### 17.4.1 struct enet\_rx\_bd\_struct\_t

#### Data Fields

- uint16\_t [length](#)  
*Buffer descriptor data length.*
- uint16\_t [control](#)  
*Buffer descriptor control and status.*
- uint8\_t \* [buffer](#)  
*Data buffer pointer.*

**17.4.1.0.0.31 Field Documentation****17.4.1.0.0.31.1** uint16\_t enet\_rx\_bd\_struct\_t::length**17.4.1.0.0.31.2** uint16\_t enet\_rx\_bd\_struct\_t::control**17.4.1.0.0.31.3** uint8\_t\* enet\_rx\_bd\_struct\_t::buffer**17.4.2 struct enet\_tx\_bd\_struct\_t****Data Fields**

- uint16\_t [length](#)  
*Buffer descriptor data length.*
- uint16\_t [control](#)  
*Buffer descriptor control and status.*
- uint8\_t \* [buffer](#)  
*Data buffer pointer.*

**17.4.2.0.0.32 Field Documentation****17.4.2.0.0.32.1** uint16\_t enet\_tx\_bd\_struct\_t::length**17.4.2.0.0.32.2** uint16\_t enet\_tx\_bd\_struct\_t::control**17.4.2.0.0.32.3** uint8\_t\* enet\_tx\_bd\_struct\_t::buffer**17.4.3 struct enet\_data\_error\_stats\_t****Data Fields**

- uint32\_t [statsRxLenGreaterErr](#)  
*Receive length greater than RCR[MAX\_FL].*
- uint32\_t [statsRxAlignErr](#)  
*Receive non-octet alignment/.*
- uint32\_t [statsRxFcsErr](#)  
*Receive CRC error.*
- uint32\_t [statsRxOverRunErr](#)  
*Receive over run.*
- uint32\_t [statsRxTruncateErr](#)  
*Receive truncate.*

**17.4.3.0.0.33 Field Documentation****17.4.3.0.0.33.1** `uint32_t enet_data_error_stats_t::statsRxLenGreaterErr`**17.4.3.0.0.33.2** `uint32_t enet_data_error_stats_t::statsRxFcsErr`**17.4.3.0.0.33.3** `uint32_t enet_data_error_stats_t::statsRxOverRunErr`**17.4.3.0.0.33.4** `uint32_t enet_data_error_stats_t::statsRxTruncateErr`**17.4.4 struct enet\_frame\_info\_t****Data Fields**

- `void * context`  
*User specified data.*

**17.4.5 struct enet\_tx\_dirty\_ring\_t****Data Fields**

- `enet_frame_info_t * txDirtyBase`  
*Dirty buffer descriptor base address pointer.*
- `uint16_t txGenIdx`  
*tx generate index.*
- `uint16_t txConsumeIdx`  
*tx consume index.*
- `uint16_t txRingLen`  
*tx ring length.*
- `bool isFull`  
*tx ring is full flag.*

**17.4.5.0.0.34 Field Documentation****17.4.5.0.0.34.1** `enet_frame_info_t* enet_tx_dirty_ring_t::txDirtyBase`**17.4.5.0.0.34.2** `uint16_t enet_tx_dirty_ring_t::txGenIdx`**17.4.5.0.0.34.3** `uint16_t enet_tx_dirty_ring_t::txConsumeIdx`**17.4.5.0.0.34.4** `uint16_t enet_tx_dirty_ring_t::txRingLen`**17.4.5.0.0.34.5** `bool enet_tx_dirty_ring_t::isFull`**17.4.6 struct enet\_buffer\_config\_t**

Note that for the internal DMA requirements, the buffers have a corresponding alignment requirements.

1. The aligned receive and transmit buffer size must be evenly divisible by ENET\_BUFF\_ALIGNMENT. when the data buffers are in cacheable region when cache is enabled, all those size should be aligned to the maximum value of "ENET\_BUFF\_ALIGNMENT" and the cache line size.
2. The aligned transmit and receive buffer descriptor start address must be at least 64 bit aligned. However, it's recommended to be evenly divisible by ENET\_BUFF\_ALIGNMENT. buffer descriptors should be put in non-cacheable region when cache is enabled.
3. The aligned transmit and receive data buffer start address must be evenly divisible by ENET\_BUFF\_ALIGNMENT. Receive buffers should be continuous with the total size equal to "rxBdNumber \* rxBuffSizeAlign". Transmit buffers should be continuous with the total size equal to "txBdNumber \* txBuffSizeAlign". when the data buffers are in cacheable region when cache is enabled, all those size should be aligned to the maximum value of "ENET\_BUFF\_ALIGNMENT" and the cache line size.

## Data Fields

- uint16\_t [rxBdNumber](#)  
*Receive buffer descriptor number.*
- uint16\_t [txBdNumber](#)  
*Transmit buffer descriptor number.*
- uint16\_t [rxBuffSizeAlign](#)  
*Aligned receive data buffer size.*
- uint16\_t [txBuffSizeAlign](#)  
*Aligned transmit data buffer size.*
- volatile [enet\\_rx\\_bd\\_struct\\_t](#) \* [rxBdStartAddrAlign](#)  
*Aligned receive buffer descriptor start address: should be non-cacheable.*
- volatile [enet\\_tx\\_bd\\_struct\\_t](#) \* [txBdStartAddrAlign](#)  
*Aligned transmit buffer descriptor start address: should be non-cacheable.*
- uint8\_t \* [rxBufferAlign](#)  
*Receive data buffer start address.*
- uint8\_t \* [txBufferAlign](#)  
*Transmit data buffer start address.*
- bool [rxMaintainEnable](#)  
*Receive buffer cache maintain.*
- bool [txMaintainEnable](#)  
*Transmit buffer cache maintain.*
- [enet\\_frame\\_info\\_t](#) \* [txFrameInfo](#)  
*Transmit frame information start address.*

**17.4.6.0.0.35 Field Documentation****17.4.6.0.0.35.1 uint16\_t enet\_buffer\_config\_t::rxBdNumber****17.4.6.0.0.35.2 uint16\_t enet\_buffer\_config\_t::txBdNumber****17.4.6.0.0.35.3 uint16\_t enet\_buffer\_config\_t::rxBuffSizeAlign****17.4.6.0.0.35.4 uint16\_t enet\_buffer\_config\_t::txBuffSizeAlign****17.4.6.0.0.35.5 volatile enet\_rx\_bd\_struct\_t\* enet\_buffer\_config\_t::rxBdStartAddrAlign****17.4.6.0.0.35.6 volatile enet\_tx\_bd\_struct\_t\* enet\_buffer\_config\_t::txBdStartAddrAlign****17.4.6.0.0.35.7 uint8\_t\* enet\_buffer\_config\_t::rxBufferAlign****17.4.6.0.0.35.8 uint8\_t\* enet\_buffer\_config\_t::txBufferAlign****17.4.6.0.0.35.9 bool enet\_buffer\_config\_t::rxMaintainEnable****17.4.6.0.0.35.10 bool enet\_buffer\_config\_t::txMaintainEnable****17.4.6.0.0.35.11 enet\_frame\_info\_t\* enet\_buffer\_config\_t::txFrameInfo****17.4.7 struct enet\_config\_t**

Note:

1. macSpecialConfig is used for a special control configuration, A logical OR of "enet\_special\_control\_flag\_t". For a special configuration for MAC, set this parameter to 0.
2. txWatermark is used for a cut-through operation. It is in steps of 64 bytes: 0/1 - 64 bytes written to TX FIFO before transmission of a frame begins. 2 - 128 bytes written to TX FIFO .... 3 - 192 bytes written to TX FIFO .... The maximum of txWatermark is 0x2F - 4032 bytes written to TX FIFO .... txWatermark allows minimizing the transmit latency to set the txWatermark to 0 or 1 or for larger bus access latency 3 or larger due to contention for the system bus.
3. rxFifoFullThreshold is similar to the txWatermark for cut-through operation in RX. It is in 64-bit words. The minimum is ENET\_FIFO\_MIN\_RX\_FULL and the maximum is 0xFF. If the end of the frame is stored in FIFO and the frame size is smaller than the txWatermark, the frame is still transmitted. The rule is the same for rxFifoFullThreshold in the receive direction.
4. When "kENET\_ControlFlowControlEnable" is set in the macSpecialConfig, ensure that the pause-Duration, rxFifoEmptyThreshold, and rxFifoStatEmptyThreshold are set for flow control enabled case.
5. When "kENET\_ControlStoreAndFwdDisabled" is set in the macSpecialConfig, ensure that the rx-FifoFullThreshold and txFifoWatermark are set for store and forward disable.
6. The rxAccelerConfig and txAccelerConfig default setting with 0 - accelerator are disabled. The "enet\_tx\_accelerator\_t" and "enet\_rx\_accelerator\_t" are recommended to be used to enable the transmit and receive accelerator. After the accelerators are enabled, the store and forward feature should be enabled. As a result, kENET\_ControlStoreAndFwdDisabled should not be set.

7. The `intCoalesceCfg` can be used in the rx or tx enabled cases to decrease the CPU loading.

## Data Fields

- `uint32_t macSpecialConfig`  
*Mac special configuration.*
- `uint32_t interrupt`  
*Mac interrupt source.*
- `uint16_t rxMaxFrameLen`  
*Receive maximum frame length.*
- `enet_mii_mode_t miiMode`  
*MII mode.*
- `enet_mii_speed_t miiSpeed`  
*MII Speed.*
- `enet_mii_duplex_t miiDuplex`  
*MII duplex.*
- `uint8_t rxAccelerConfig`  
*Receive accelerator; A logical OR of "enet\_rx\_accelerator\_t".*
- `uint8_t txAccelerConfig`  
*Transmit accelerator; A logical OR of "enet\_rx\_accelerator\_t".*
- `uint16_t pauseDuration`  
*For flow control enabled case: Pause duration.*
- `uint8_t rxFifoEmptyThreshold`  
*For flow control enabled case: when RX FIFO level reaches this value, it makes MAC generate XOFF pause frame.*
- `uint8_t rxFifoStatEmptyThreshold`  
*For flow control enabled case: number of frames in the receive FIFO, independent of size, that can be accept.*
- `uint8_t rxFifoFullThreshold`  
*For store and forward disable case, the data required in RX FIFO to notify the MAC receive ready status.*
- `uint8_t txFifoWatermark`  
*For store and forward disable case, the data required in TX FIFO before a frame transmit start.*
- `uint8_t ringNum`  
*Number of used rings.*

### 17.4.7.0.0.36 Field Documentation

#### 17.4.7.0.0.36.1 `uint32_t enet_config_t::macSpecialConfig`

A logical OR of "enet\_special\_control\_flag\_t".

#### 17.4.7.0.0.36.2 `uint32_t enet_config_t::interrupt`

A logical OR of "enet\_interrupt\_enable\_t".

- 17.4.7.0.0.36.3 `uint16_t enet_config_t::rxMaxFrameLen`
- 17.4.7.0.0.36.4 `enet_mii_mode_t enet_config_t::miiMode`
- 17.4.7.0.0.36.5 `enet_mii_speed_t enet_config_t::miiSpeed`
- 17.4.7.0.0.36.6 `enet_mii_duplex_t enet_config_t::miiDuplex`
- 17.4.7.0.0.36.7 `uint8_t enet_config_t::rxAccelerConfig`
- 17.4.7.0.0.36.8 `uint8_t enet_config_t::txAccelerConfig`
- 17.4.7.0.0.36.9 `uint16_t enet_config_t::pauseDuration`
- 17.4.7.0.0.36.10 `uint8_t enet_config_t::rxFifoEmptyThreshold`
- 17.4.7.0.0.36.11 `uint8_t enet_config_t::rxFifoStatEmptyThreshold`

If the limit is reached, reception continues and a pause frame is triggered.

- 17.4.7.0.0.36.12 `uint8_t enet_config_t::rxFifoFullThreshold`
- 17.4.7.0.0.36.13 `uint8_t enet_config_t::txFifoWatermark`
- 17.4.7.0.0.36.14 `uint8_t enet_config_t::ringNum`

default with 1 – single ring.

## 17.4.8 `struct enet_tx_bd_ring_t`

### Data Fields

- volatile `enet_tx_bd_struct_t * txBdBase`  
*Buffer descriptor base address pointer.*
- `uint16_t txGenIdx`  
*The current available transmit buffer descriptor pointer.*
- `uint16_t txConsumeIdx`  
*Transmit consume index.*
- volatile `uint16_t txDescUsed`  
*Transmit descriptor used number.*
- `uint16_t txRingLen`  
*Transmit ring length.*

**17.4.8.0.0.37 Field Documentation****17.4.8.0.0.37.1** volatile enet\_tx\_bd\_struct\_t\* enet\_tx\_bd\_ring\_t::txBdBase**17.4.8.0.0.37.2** uint16\_t enet\_tx\_bd\_ring\_t::txGenIdx**17.4.8.0.0.37.3** uint16\_t enet\_tx\_bd\_ring\_t::txConsumIdx**17.4.8.0.0.37.4** volatile uint16\_t enet\_tx\_bd\_ring\_t::txDescUsed**17.4.8.0.0.37.5** uint16\_t enet\_tx\_bd\_ring\_t::txRingLen**17.4.9 struct enet\_rx\_bd\_ring\_t****Data Fields**

- volatile [enet\\_rx\\_bd\\_struct\\_t](#) \* rxBdBase  
*Buffer descriptor base address pointer.*
- uint16\_t [rxGenIdx](#)  
*The current available receive buffer descriptor pointer.*
- uint16\_t [rxRingLen](#)  
*Receive ring length.*

**17.4.9.0.0.38 Field Documentation****17.4.9.0.0.38.1** volatile enet\_rx\_bd\_struct\_t\* enet\_rx\_bd\_ring\_t::rxBdBase**17.4.9.0.0.38.2** uint16\_t enet\_rx\_bd\_ring\_t::rxGenIdx**17.4.9.0.0.38.3** uint16\_t enet\_rx\_bd\_ring\_t::rxRingLen**17.4.10 struct \_enet\_handle****Data Fields**

- [enet\\_rx\\_bd\\_ring\\_t](#) rxBdRing [FSL\_FEATURE\_ENET\_QUEUE]  
*Receive buffer descriptor.*
- [enet\\_tx\\_bd\\_ring\\_t](#) txBdRing [FSL\_FEATURE\_ENET\_QUEUE]  
*Transmit buffer descriptor.*
- uint16\_t [rxBuffSizeAlign](#) [FSL\_FEATURE\_ENET\_QUEUE]  
*Receive buffer size alignment.*
- uint16\_t [txBuffSizeAlign](#) [FSL\_FEATURE\_ENET\_QUEUE]  
*Transmit buffer size alignment.*
- bool [rxMaintainEnable](#) [FSL\_FEATURE\_ENET\_QUEUE]  
*Receive buffer cache maintain.*
- bool [txMaintainEnable](#) [FSL\_FEATURE\_ENET\_QUEUE]  
*Transmit buffer cache maintain.*
- uint8\_t [ringNum](#)  
*Number of used rings.*



- [enet\\_callback\\_t callback](#)  
*Callback function.*
- void \* [userData](#)  
*Callback function parameter.*
- [enet\\_tx\\_dirty\\_ring\\_t txDirtyRing](#) [FSL\_FEATURE\_ENET\_QUEUE]  
*Ring to store tx frame information.*
- bool [TxReclaimEnable](#) [FSL\_FEATURE\_ENET\_QUEUE]  
*Tx reclaim enable flag.*

#### 17.4.10.0.0.39 Field Documentation

17.4.10.0.0.39.1 [enet\\_rx\\_bd\\_ring\\_t enet\\_handle\\_t::rxBdRing](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.2 [enet\\_tx\\_bd\\_ring\\_t enet\\_handle\\_t::txBdRing](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.3 [uint16\\_t enet\\_handle\\_t::rxBuffSizeAlign](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.4 [uint16\\_t enet\\_handle\\_t::txBuffSizeAlign](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.5 [bool enet\\_handle\\_t::rxMaintainEnable](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.6 [bool enet\\_handle\\_t::txMaintainEnable](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.7 [uint8\\_t enet\\_handle\\_t::ringNum](#)

17.4.10.0.0.39.8 [enet\\_callback\\_t enet\\_handle\\_t::callback](#)

17.4.10.0.0.39.9 [void\\* enet\\_handle\\_t::userData](#)

17.4.10.0.0.39.10 [enet\\_tx\\_dirty\\_ring\\_t enet\\_handle\\_t::txDirtyRing](#)[FSL\_FEATURE\_ENET\_QUEUE]

17.4.10.0.0.39.11 [bool enet\\_handle\\_t::TxReclaimEnable](#)[FSL\_FEATURE\_ENET\_QUEUE]

## Macro Definition Documentation

17.5.1 **#define FSL\_ENET\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 4))**

17.5.2 **#define ENET\_BUFFDESCRIPTOR\_RX\_EMPTY\_MASK 0x8000U**

17.5.3 **#define ENET\_BUFFDESCRIPTOR\_RX\_SOFTOWNER1\_MASK 0x4000U**

17.5.4 **#define ENET\_BUFFDESCRIPTOR\_RX\_WRAP\_MASK 0x2000U**

17.5.5 **#define ENET\_BUFFDESCRIPTOR\_RX\_SOFTOWNER2\_Mask 0x1000U**

17.5.6 **#define ENET\_BUFFDESCRIPTOR\_RX\_LAST\_MASK 0x0800U**

17.5.7 **#define ENET\_BUFFDESCRIPTOR\_RX\_MISS\_MASK 0x0100U**

17.5.8 **#define ENET\_BUFFDESCRIPTOR\_RX\_BROADCAST\_MASK 0x0080U**

17.5.9 **#define ENET\_BUFFDESCRIPTOR\_RX\_MULTICAST\_MASK 0x0040U**

17.5.10 **#define ENET\_BUFFDESCRIPTOR\_RX\_LENVIOLATE\_MASK 0x0020U**

17.5.11 **#define ENET\_BUFFDESCRIPTOR\_RX\_NOOCTET\_MASK 0x0010U**

17.5.12 **#define ENET\_BUFFDESCRIPTOR\_RX\_CRC\_MASK 0x0004U**

17.5.13 **#define ENET\_BUFFDESCRIPTOR\_RX\_OVERRUN\_MASK 0x0002U**

17.5.14 **#define ENET\_BUFFDESCRIPTOR\_RX\_TRUNC\_MASK 0x0001U**

17.5.15 **#define ENET\_BUFFDESCRIPTOR\_TX\_READY\_MASK 0x8000U**

17.5.16 **#define ENET\_BUFFDESCRIPTOR\_TX\_SOFTOWENER1\_MASK 0x4000U**

17.5.17 **#define ENET\_BUFFDESCRIPTOR\_TX\_WRAP\_MASK 0x2000U**

17.5.18 **#define ENET\_BUFFDESCRIPTOR\_TX\_SOFTOWENER2\_MASK 0x1000U**

17.5.19 **#define ENET\_BUFFDESCRIPTOR\_TX\_LAST\_MASK 0x0800U**

17.5.20 **#define ENET\_BUFFDESCRIPTOR\_TX\_TRANSMITCRC\_MASK 0x0400U**

17.5.21 **#define ENET\_BUFFDESCRIPTOR\_RX\_ERR\_MASK**

```
(ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK |
  ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK | \
  ENET_BUFFDESCRIPTOR_RX_LENVIOLATE_MASK |
  ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK |
  ENET_BUFFDESCRIPTOR_RX_CRC_MASK)
```

**17.5.22 #define ENET\_FRAME\_MAX\_FRAMELEN 1518U**

**17.5.23 #define ENET\_FIFO\_MIN\_RX\_FULL 5U**

**17.5.24 #define ENET\_RX\_MIN\_BUFFERSIZE 256U**

**17.5.25 #define ENET\_PHY\_MAXADDRESS (ENET\_MMFR\_PA\_MASK >>  
ENET\_MMFR\_PA\_SHIFT)**

**17.5.26 #define ENET\_TX\_INTERRUPT ((uint32\_t)kENET\_TxFrameInterrupt |  
(uint32\_t)kENET\_TxBufferInterrupt)**

**17.5.27 #define ENET\_RX\_INTERRUPT ((uint32\_t)kENET\_RxFrameInterrupt |  
(uint32\_t)kENET\_RxBufferInterrupt)**

**17.5.28 #define ENET\_TS\_INTERRUPT ((uint32\_t)kENET\_TsTimerInterrupt |  
(uint32\_t)kENET\_TsAvailInterrupt)**

**17.5.29 #define ENET\_ERR\_INTERRUPT**

**Value:**

```
((uint32_t)kENET_BabrInterrupt | (uint32_t)
  kENET_BabtInterrupt | (uint32_t)kENET_EBusERInterrupt | \
  (uint32_t)kENET_LateCollisionInterrupt | (uint32_t)
  kENET_RetryLimitInterrupt | \
  (uint32_t)kENET_UnderrunInterrupt | (uint32_t)
  kENET_PayloadRxInterrupt)
```

**17.5.30 #define ENET\_TX\_LAST\_BD\_FLAG 0x01U**

**17.5.31 #define ENET\_TX\_TIMESTAMP\_FLAG 0x02U**

## Typedef Documentation

**17.6.1** `typedef void(* enet_callback_t)(ENET_Type *base, enet_handle_t *handle, enet_event_t event, enet_frame_info_t *frameInfo, void *userData)`

**17.6.2** `typedef void(* enet_isr_t)(ENET_Type *base, enet_handle_t *handle)`

## Enumeration Type Documentation

### 17.7.1 anonymous enum

#### Enumerator

*kStatus\_ENET\_RxFrameError* A frame received but data error happen.  
*kStatus\_ENET\_RxFrameFail* Failed to receive a frame.  
*kStatus\_ENET\_RxFrameEmpty* No frame arrive.  
*kStatus\_ENET\_TxFrameOverLen* Tx frame over length.  
*kStatus\_ENET\_TxFrameBusy* Tx buffer descriptors are under process.  
*kStatus\_ENET\_TxFrameFail* Transmit frame fail.

### 17.7.2 enum enet\_mii\_mode\_t

#### Enumerator

*kENET\_MiiMode* MII mode for data interface.  
*kENET\_RmiiMode* RMII mode for data interface.

### 17.7.3 enum enet\_mii\_speed\_t

Notice: "kENET\_MiiSpeed1000M" only supported when mii mode is "kENET\_RgmiiMode".

#### Enumerator

*kENET\_MiiSpeed10M* Speed 10 Mbps.  
*kENET\_MiiSpeed100M* Speed 100 Mbps.

### 17.7.4 enum enet\_mii\_duplex\_t

#### Enumerator

*kENET\_MiiHalfDuplex* Half duplex mode.  
*kENET\_MiiFullDuplex* Full duplex mode.

### 17.7.5 enum enet\_mii\_write\_t

Enumerator

***kENET\_MiiWriteNoCompliant*** Write frame operation, but not MII-compliant.

***kENET\_MiiWriteValidFrame*** Write frame operation for a valid MII management frame.

### 17.7.6 enum enet\_mii\_read\_t

Enumerator

***kENET\_MiiReadValidFrame*** Read frame operation for a valid MII management frame.

***kENET\_MiiReadNoCompliant*** Read frame operation, but not MII-compliant.

### 17.7.7 enum enet\_mii\_extend\_opcode

Enumerator

***kENET\_MiiAddrWrite\_C45*** Address Write operation.

***kENET\_MiiWriteFrame\_C45*** Write frame operation for a valid MII management frame.

***kENET\_MiiReadFrame\_C45*** Read frame operation for a valid MII management frame.

### 17.7.8 enum enet\_special\_control\_flag\_t

These control flags are provided for special user requirements. Normally, these control flags are unused for ENET initialization. For special requirements, set the flags to macSpecialConfig in the [enet\\_config\\_t](#). The `kENET_ControlStoreAndFwdDisable` is used to disable the FIFO store and forward. FIFO store and forward means that the FIFO read/send is started when a complete frame is stored in TX/RX FIFO. If this flag is set, configure `rxFifoFullThreshold` and `txFifoWatermark` in the [enet\\_config\\_t](#).

Enumerator

***kENET\_ControlFlowControlEnable*** Enable ENET flow control: pause frame.

***kENET\_ControlRxPayloadCheckEnable*** Enable ENET receive payload length check.

***kENET\_ControlRxPadRemoveEnable*** Padding is removed from received frames.

***kENET\_ControlRxBroadcastRejectEnable*** Enable broadcast frame reject.

***kENET\_ControlMacAddrInsert*** Enable MAC address insert.

***kENET\_ControlStoreAndFwdDisable*** Enable FIFO store and forward.

***kENET\_ControlSMIPreambleDisable*** Enable SMI preamble.

***kENET\_ControlPromiscuousEnable*** Enable promiscuous mode.

***kENET\_ControlMIILoopEnable*** Enable ENET MII loop back.

***kENET\_ControlVLANTagEnable*** Enable normal VLAN (single vlan tag).

### 17.7.9 enum enet\_interrupt\_enable\_t

This enumeration uses one-hot encoding to allow a logical OR of multiple members. Members usually map to interrupt enable bits in one or more peripheral registers.

Enumerator

***kENET\_BabrInterrupt*** Babbling receive error interrupt source.  
***kENET\_BabtInterrupt*** Babbling transmit error interrupt source.  
***kENET\_GraceStopInterrupt*** Graceful stop complete interrupt source.  
***kENET\_TxFrameInterrupt*** TX FRAME interrupt source.  
***kENET\_TxBufferInterrupt*** TX BUFFER interrupt source.  
***kENET\_RxFrameInterrupt*** RX FRAME interrupt source.  
***kENET\_RxBufferInterrupt*** RX BUFFER interrupt source.  
***kENET\_MiiInterrupt*** MII interrupt source.  
***kENET\_EBusERInterrupt*** Ethernet bus error interrupt source.  
***kENET\_LateCollisionInterrupt*** Late collision interrupt source.  
***kENET\_RetryLimitInterrupt*** Collision Retry Limit interrupt source.  
***kENET\_UnderrunInterrupt*** Transmit FIFO underrun interrupt source.  
***kENET\_PayloadRxInterrupt*** Payload Receive error interrupt source.  
***kENET\_WakeupInterrupt*** WAKEUP interrupt source.  
***kENET\_TsAvailInterrupt*** TS AVAIL interrupt source for PTP.  
***kENET\_TsTimerInterrupt*** TS WRAP interrupt source for PTP.

### 17.7.10 enum enet\_event\_t

Enumerator

***kENET\_RxEvent*** Receive event.  
***kENET\_TxEvent*** Transmit event.  
***kENET\_ErrEvent*** Error event: BABR/BABT/EBERR/LC/RL/UN/PLR .  
***kENET\_WakeUpEvent*** Wake up from sleep mode event.  
***kENET\_TimeStampEvent*** Time stamp event.  
***kENET\_TimeStampAvailEvent*** Time stamp available event.

### 17.7.11 enum enet\_tx\_accelerator\_t

Enumerator

***kENET\_TxAccelIsShift16Enabled*** Transmit FIFO shift-16.  
***kENET\_TxAccelIpCheckEnabled*** Insert IP header checksum.  
***kENET\_TxAccelProtoCheckEnabled*** Insert protocol checksum.

## 17.7.12 enum enet\_rx\_accelerator\_t

Enumerator

***kENET\_RxAccelPadRemoveEnabled*** Padding removal for short IP frames.  
***kENET\_RxAccelIpCheckEnabled*** Discard with wrong IP header checksum.  
***kENET\_RxAccelProtoCheckEnabled*** Discard with wrong protocol checksum.  
***kENET\_RxAccelMacCheckEnabled*** Discard with Mac layer errors.  
***kENET\_RxAccelIsShift16Enabled*** Receive FIFO shift-16.

## Function Documentation

### 17.8.1 uint32\_t ENET\_GetInstance ( ENET\_Type \* *base* )

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

Returns

ENET instance.

### 17.8.2 void ENET\_GetDefaultConfig ( enet\_config\_t \* *config* )

The purpose of this API is to get the default ENET MAC controller configure structure for [ENET\\_Init\(\)](#). User may use the initialized structure unchanged in [ENET\\_Init\(\)](#), or modify some fields of the structure before calling [ENET\\_Init\(\)](#). Example:

```
enet_config_t config;
ENET_GetDefaultConfig(&config);
```

Parameters

|               |                                                          |
|---------------|----------------------------------------------------------|
| <i>config</i> | The ENET mac controller configuration structure pointer. |
|---------------|----------------------------------------------------------|

### 17.8.3 void ENET\_Up ( ENET\_Type \* *base*, enet\_handle\_t \* *handle*, const enet\_config\_t \* *config*, const enet\_buffer\_config\_t \* *bufferConfig*, uint8\_t \* *macAddr*, uint32\_t *srcClock\_Hz* )

This function initializes the module with the ENET configuration.

## Note

ENET has two buffer descriptors legacy buffer descriptors and enhanced IEEE 1588 buffer descriptors. The legacy descriptor is used by default. To use the IEEE 1588 feature, use the enhanced IEEE 1588 buffer descriptor by defining "ENET\_ENHANCEDBUFFERDESCRIPTOR\_MODE" and calling ENET\_Ptp1588Configure() to configure the 1588 feature and related buffers after calling [ENET\\_Up\(\)](#).

## Parameters

|                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | ENET peripheral base address.                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| <i>handle</i>       | ENET handler pointer.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <i>config</i>       | ENET mac configuration structure pointer. The "enet_config_t" type mac configuration return from ENET_GetDefaultConfig can be used directly. It is also possible to verify the Mac configuration using other methods.                                                                                                                                                                                                                                                                                      |
| <i>bufferConfig</i> | ENET buffer configuration structure pointer. The buffer configuration should be prepared for ENET Initialization. It is the start address of "ringNum" enet_buffer_config structures. To support added multi-ring features in some soc and compatible with the previous enet driver version. For single ring supported, this bufferConfig is a buffer configure structure pointer, for multi-ring supported and used case, this bufferConfig pointer should be a buffer configure structure array pointer. |
| <i>macAddr</i>      | ENET mac address of Ethernet device. This MAC address should be provided.                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| <i>srcClock_Hz</i>  | The internal module clock source for MII clock.                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

**17.8.4 void ENET\_Init ( ENET\_Type \* *base*, enet\_handle\_t \* *handle*, const enet\_config\_t \* *config*, const enet\_buffer\_config\_t \* *bufferConfig*, uint8\_t \* *macAddr*, uint32\_t *srcClock\_Hz* )**

This function ungates the module clock and initializes it with the ENET configuration.

## Note

ENET has two buffer descriptors legacy buffer descriptors and enhanced IEEE 1588 buffer descriptors. The legacy descriptor is used by default. To use the IEEE 1588 feature, use the enhanced IEEE 1588 buffer descriptor by defining "ENET\_ENHANCEDBUFFERDESCRIPTOR\_MODE" and calling ENET\_Ptp1588Configure() to configure the 1588 feature and related buffers after calling [ENET\\_Init\(\)](#).



## Parameters

|                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | ENET peripheral base address.                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| <i>handle</i>       | ENET handler pointer.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <i>config</i>       | ENET mac configuration structure pointer. The "enet_config_t" type mac configuration return from ENET_GetDefaultConfig can be used directly. It is also possible to verify the Mac configuration using other methods.                                                                                                                                                                                                                                                                                      |
| <i>bufferConfig</i> | ENET buffer configuration structure pointer. The buffer configuration should be prepared for ENET Initialization. It is the start address of "ringNum" enet_buffer_config structures. To support added multi-ring features in some soc and compatible with the previous enet driver version. For single ring supported, this bufferConfig is a buffer configure structure pointer, for multi-ring supported and used case, this bufferConfig pointer should be a buffer configure structure array pointer. |
| <i>macAddr</i>      | ENET mac address of Ethernet device. This MAC address should be provided.                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| <i>srcClock_Hz</i>  | The internal module clock source for MII clock.                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

**17.8.5 void ENET\_Down ( ENET\_Type \* *base* )**

This function disables the ENET module.

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

**17.8.6 void ENET\_Deinit ( ENET\_Type \* *base* )**

This function gates the module clock, clears ENET interrupts, and disables the ENET module.

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

**17.8.7 static void ENET\_Reset ( ENET\_Type \* *base* ) [inline], [static]**

This function restores the ENET module to reset state. Note that this function sets all registers to reset state. As a result, the ENET module can't work after calling this function.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

### 17.8.8 void ENET\_SetMII ( ENET\_Type \* *base*, enet\_mii\_speed\_t *speed*, enet\_mii\_duplex\_t *duplex* )

This API is provided to dynamically change the speed and duplex for MAC.

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ENET peripheral base address. |
| <i>speed</i>  | The speed of the RMII mode.   |
| <i>duplex</i> | The duplex of the RMII mode.  |

### 17.8.9 void ENET\_SetSMI ( ENET\_Type \* *base*, uint32\_t *srcClock\_Hz*, bool *isPreambleDisabled* )

Parameters

|                            |                                                                                                                                                   |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>                | ENET peripheral base address.                                                                                                                     |
| <i>srcClock_Hz</i>         | This is the ENET module clock frequency. Normally it's the system clock. See clock distribution.                                                  |
| <i>isPreamble-Disabled</i> | The preamble disable flag. <ul style="list-style-type: none"> <li>• true Enables the preamble.</li> <li>• false Disables the preamble.</li> </ul> |

### 17.8.10 static bool ENET\_GetSMI ( ENET\_Type \* *base* ) [inline], [static]

This API is used to get the SMI configuration to check whether the MII management interface has been set.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

Returns

The SMI setup status true or false.

**17.8.11 static uint32\_t ENET\_ReadSMIData ( ENET\_Type \* *base* ) [inline],  
[static]**

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

Returns

The data read from PHY

**17.8.12 void ENET\_StartSMIRead ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg*, enet\_mii\_read\_t *operation* )**

Used for standard IEEE802.3 MDIO Clause 22 format.

Parameters

|                  |                                      |
|------------------|--------------------------------------|
| <i>base</i>      | ENET peripheral base address.        |
| <i>phyAddr</i>   | The PHY address.                     |
| <i>phyReg</i>    | The PHY register. Range from 0 ~ 31. |
| <i>operation</i> | The read operation.                  |

**17.8.13 void ENET\_StartSMIWrite ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg*, enet\_mii\_write\_t *operation*, uint32\_t *data* )**

Used for standard IEEE802.3 MDIO Clause 22 format.

## Parameters

|                  |                                      |
|------------------|--------------------------------------|
| <i>base</i>      | ENET peripheral base address.        |
| <i>phyAddr</i>   | The PHY address.                     |
| <i>phyReg</i>    | The PHY register. Range from 0 ~ 31. |
| <i>operation</i> | The write operation.                 |
| <i>data</i>      | The data written to PHY.             |

#### 17.8.14 void ENET\_StartExtC45SMIRead ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg* )

**Deprecated** Do not use this function. It has been superceded by [ENET\\_StartExtC45SMIWriteReg](#) and [ENET\\_StartExtC45SMIReadData](#).

## Parameters

|                |                                                                                                                                                                                                           |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                                                                                                                                             |
| <i>phyAddr</i> | The PHY address.                                                                                                                                                                                          |
| <i>phyReg</i>  | The PHY register. For MDIO IEEE802.3 Clause 45, the phyReg is a 21-bits combination of the devaddr (5 bits device address) and the regAddr (16 bits phy register):<br>phyReg = (devaddr << 16)   regAddr. |

#### 17.8.15 void ENET\_StartExtC45SMIWrite ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg*, uint32\_t *data* )

**Deprecated** Do not use this function. It has been superceded by [ENET\\_StartExtC45SMIWriteReg](#) and [ENET\\_StartExtC45SMIWriteData](#).

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | ENET peripheral base address. |
| <i>phyAddr</i> | The PHY address.              |

|               |                                                                                                                                                                                                           |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>phyReg</i> | The PHY register. For MDIO IEEE802.3 Clause 45, the phyReg is a 21-bits combination of the devaddr (5 bits device address) and the regAddr (16 bits phy register):<br>phyReg = (devaddr << 16)   regAddr. |
| <i>data</i>   | The data written to PHY.                                                                                                                                                                                  |

### 17.8.16 void ENET\_StartExtC45SMIWriteReg ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg* )

Parameters

|                |                                                                                                                                                                                                           |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                                                                                                                                             |
| <i>phyAddr</i> | The PHY address.                                                                                                                                                                                          |
| <i>phyReg</i>  | The PHY register. For MDIO IEEE802.3 Clause 45, the phyReg is a 21-bits combination of the devaddr (5 bits device address) and the regAddr (16 bits phy register):<br>phyReg = (devaddr << 16)   regAddr. |

### 17.8.17 void ENET\_StartExtC45SMIWriteData ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg*, uint32\_t *data* )

After writing MMFR register, we need to check whether the transmission is over. This is an example for whole procedure of clause 45 MDIO write.

```
* ENET_ClearInterruptStatus(base, ENET_EIR_MII_MASK);
* ENET_StartExtC45SMIWriteReg(base, phyAddr, phyReg);
* while ((ENET_GetInterruptStatus(base) & ENET_EIR_MII_MASK) == 0U)
* {
* }
* ENET_ClearInterruptStatus(base, ENET_EIR_MII_MASK);
* ENET_StartExtC45SMIWriteData(base, phyAddr, phyReg, data);
* while ((ENET_GetInterruptStatus(base) & ENET_EIR_MII_MASK) == 0U)
* {
* }
* ENET_ClearInterruptStatus(base, ENET_EIR_MII_MASK);
*
```

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

|                |                                                                                                                                                                                                           |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>phyAddr</i> | The PHY address.                                                                                                                                                                                          |
| <i>phyReg</i>  | The PHY register. For MDIO IEEE802.3 Clause 45, the phyReg is a 21-bits combination of the devaddr (5 bits device address) and the regAddr (16 bits phy register):<br>phyReg = (devaddr << 16)   regAddr. |
| <i>data</i>    | The data written to PHY.                                                                                                                                                                                  |

### 17.8.18 void ENET\_StartExtC45SMIReadData ( ENET\_Type \* *base*, uint32\_t *phyAddr*, uint32\_t *phyReg* )

After writing MMFR register, we need to check whether the transmission is over. This is an example for whole procedure of clause 45 MDIO read.

```

*      uint32_t data;
*      ENET_ClearInterruptStatus(base, ENET_EIR_MII_MASK);
*      ENET_StartExtC45SMIWriteReg(base, phyAddr, phyReg);
*      while ((ENET_GetInterruptStatus(base) & ENET_EIR_MII_MASK) == 0U)
*      {
*      }
*      ENET_ClearInterruptStatus(base, ENET_EIR_MII_MASK);
*      ENET_StartExtC45SMIReadData(base, phyAddr, phyReg);
*      while ((ENET_GetInterruptStatus(base) & ENET_EIR_MII_MASK) == 0U)
*      {
*      }
*      ENET_ClearInterruptStatus(base, ENET_EIR_MII_MASK);
*      data = ENET_ReadSMIData(base);
*

```

#### Parameters

|                |                                                                                                                                                                                                           |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                                                                                                                                             |
| <i>phyAddr</i> | The PHY address.                                                                                                                                                                                          |
| <i>phyReg</i>  | The PHY register. For MDIO IEEE802.3 Clause 45, the phyReg is a 21-bits combination of the devaddr (5 bits device address) and the regAddr (16 bits phy register):<br>phyReg = (devaddr << 16)   regAddr. |

### 17.8.19 void ENET\_SetMacAddr ( ENET\_Type \* *base*, uint8\_t \* *macAddr* )

#### Parameters

|                |                                                                                                   |
|----------------|---------------------------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                                     |
| <i>macAddr</i> | The six-byte Mac address pointer. The pointer is allocated by application and input into the API. |

### 17.8.20 void ENET\_GetMacAddr ( ENET\_Type \* *base*, uint8\_t \* *macAddr* )

Parameters

|                |                                                                                                   |
|----------------|---------------------------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                                     |
| <i>macAddr</i> | The six-byte Mac address pointer. The pointer is allocated by application and input into the API. |

### 17.8.21 void ENET\_AddMulticastGroup ( ENET\_Type \* *base*, uint8\_t \* *address* )

Parameters

|                |                                                                        |
|----------------|------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                          |
| <i>address</i> | The six-byte multicast group address which is provided by application. |

### 17.8.22 void ENET\_LeaveMulticastGroup ( ENET\_Type \* *base*, uint8\_t \* *address* )

Parameters

|                |                                                                        |
|----------------|------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                          |
| <i>address</i> | The six-byte multicast group address which is provided by application. |

### 17.8.23 static void ENET\_ActiveRead ( ENET\_Type \* *base* ) [inline], [static]

This function is to active the enet read process.

Note

This must be called after the MAC configuration and state are ready. It must be called after the [ENET\\_Init\(\)](#) and [ENET\\_Ptp1588Configure\(\)](#). This should be called when the ENET receive required.

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

### 17.8.24 static void ENET\_EnableSleepMode ( ENET\_Type \* *base*, bool *enable* ) [inline], [static]

This function is used to set the MAC enter sleep mode. When entering sleep mode, the magic frame wakeup interrupt should be enabled to wake up MAC from the sleep mode and reset it to normal mode.

## Parameters

|               |                                                   |
|---------------|---------------------------------------------------|
| <i>base</i>   | ENET peripheral base address.                     |
| <i>enable</i> | True enable sleep mode, false disable sleep mode. |

### 17.8.25 static void ENET\_GetAccelFunction ( ENET\_Type \* *base*, uint32\_t \* *txAccelOption*, uint32\_t \* *rxAccelOption* ) [inline], [static]

## Parameters

|                      |                                                                                                                                                |
|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | ENET peripheral base address.                                                                                                                  |
| <i>txAccelOption</i> | The transmit accelerator option. The "enet_tx_accelerator_t" is recommended to be used to as the mask to get the exact the accelerator option. |
| <i>rxAccelOption</i> | The receive accelerator option. The "enet_rx_accelerator_t" is recommended to be used to as the mask to get the exact the accelerator option.  |

### 17.8.26 static void ENET\_EnableInterrupts ( ENET\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the ENET interrupt according to the provided mask. The mask is a logical OR of enumeration members. See [enet\\_interrupt\\_enable\\_t](#). For example, to enable the TX frame interrupt and RX frame interrupt, do the following.

```
* ENET_EnableInterrupts(ENET, kENET_TxFrameInterrupt |
* kENET_RxFrameInterrupt);
*
```



## Parameters

|             |                                                                                                              |
|-------------|--------------------------------------------------------------------------------------------------------------|
| <i>base</i> | ENET peripheral base address.                                                                                |
| <i>mask</i> | ENET interrupts to enable. This is a logical OR of the enumeration <a href="#">enet_interrupt_enable_t</a> . |

### 17.8.27 static void ENET\_DisableInterrupts ( ENET\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the ENET interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [enet\\_interrupt\\_enable\\_t](#). For example, to disable the TX frame interrupt and RX frame interrupt, do the following.

```
*  ENET_DisableInterrupts(ENET, kENET_TxFrameInterrupt |
*  kENET_RxFrameInterrupt);
*
```

## Parameters

|             |                                                                                                               |
|-------------|---------------------------------------------------------------------------------------------------------------|
| <i>base</i> | ENET peripheral base address.                                                                                 |
| <i>mask</i> | ENET interrupts to disable. This is a logical OR of the enumeration <a href="#">enet_interrupt_enable_t</a> . |

### 17.8.28 static uint32\_t ENET\_GetInterruptStatus ( ENET\_Type \* *base* ) [inline], [static]

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

## Returns

The event status of the interrupt source. This is the logical OR of members of the enumeration [enet\\_interrupt\\_enable\\_t](#).

### 17.8.29 static void ENET\_ClearInterruptStatus ( ENET\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function clears enabled ENET interrupts according to the provided mask. The mask is a logical OR of enumeration members. See the [enet\\_interrupt\\_enable\\_t](#). For example, to clear the TX frame interrupt and RX frame interrupt, do the following.

```

*   ENET_ClearInterruptStatus (ENET,
*                               kENET_TxFrameInterrupt | kENET_RxFrameInterrupt);
*

```

## Parameters

|             |                                                                                                                                     |
|-------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | ENET peripheral base address.                                                                                                       |
| <i>mask</i> | ENET interrupt source to be cleared. This is the logical OR of members of the enumeration <a href="#">enet_interrupt_enable_t</a> . |

### 17.8.30 void ENET\_SetRxISRHandler ( ENET\_Type \* *base*, enet\_isr\_t *ISRHandler* )

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>base</i>       | ENET peripheral base address. |
| <i>ISRHandler</i> | The handler to install.       |

### 17.8.31 void ENET\_SetTxISRHandler ( ENET\_Type \* *base*, enet\_isr\_t *ISRHandler* )

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>base</i>       | ENET peripheral base address. |
| <i>ISRHandler</i> | The handler to install.       |

### 17.8.32 void ENET\_SetErrISRHandler ( ENET\_Type \* *base*, enet\_isr\_t *ISRHandler* )

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>base</i>       | ENET peripheral base address. |
| <i>ISRHandler</i> | The handler to install.       |

### 17.8.33 void ENET\_SetCallback ( enet\_handle\_t \* *handle*, enet\_callback\_t *callback*, void \* *userData* )

This API is provided for the application callback required case when ENET interrupt is enabled. This API should be called after calling ENET\_Init.

## Parameters

|                 |                                                          |
|-----------------|----------------------------------------------------------|
| <i>handle</i>   | ENET handler pointer. Should be provided by application. |
| <i>callback</i> | The ENET callback function.                              |
| <i>userData</i> | The callback function parameter.                         |

### 17.8.34 void ENET\_GetRxErrBeforeReadFrame ( enet\_handle\_t \* *handle*, enet\_data\_error\_stats\_t \* *eErrorStatic*, uint8\_t *ringId* )

This API must be called after the ENET\_GetRxFrameSize and before the [ENET\\_ReadFrame\(\)](#). If the ENET\_GetRxFrameSize returns kStatus\_ENET\_RxFrameError, the ENET\_GetRxErrBeforeReadFrame can be used to get the exact error statistics. This is an example.

```
*      status = ENET_GetRxFrameSize(&g_handle, &length, 0);
*      if (status == kStatus_ENET_RxFrameError)
*      {
*          Comments: Get the error information of the received frame.
*          ENET_GetRxErrBeforeReadFrame(&g_handle, &eErrStatic, 0);
*          Comments: update the receive buffer.
*          ENET_ReadFrame(EXAMPLE_ENET, &g_handle, NULL, 0);
*      }
*
```

## Parameters

|                     |                                                                                             |
|---------------------|---------------------------------------------------------------------------------------------|
| <i>handle</i>       | The ENET handler structure pointer. This is the same handler pointer used in the ENET_Init. |
| <i>eErrorStatic</i> | The error statistics structure pointer.                                                     |
| <i>ringId</i>       | The ring index, range from 0 ~ FSL_FEATURE_ENET_QUEUE - 1.                                  |

### 17.8.35 status\_t ENET\_GetRxFrameSize ( enet\_handle\_t \* *handle*, uint32\_t \* *length*, uint8\_t *ringId* )

This function gets a received frame size from the ENET buffer descriptors.

## Note

The FCS of the frame is automatically removed by MAC and the size is the length without the FCS. After calling ENET\_GetRxFrameSize, [ENET\\_ReadFrame\(\)](#) should be called to update the receive buffers if the result is not "kStatus\_ENET\_RxFrameEmpty".

## Parameters

|               |                                                                                     |
|---------------|-------------------------------------------------------------------------------------|
| <i>handle</i> | The ENET handler structure. This is the same handler pointer used in the ENET_Init. |
| <i>length</i> | The length of the valid frame received.                                             |
| <i>ringId</i> | The ring index or ring number.                                                      |

## Return values

|                                   |                                                                                                                                      |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_ENET_RxFrame-Empty</i> | No frame received. Should not call ENET_ReadFrame to read frame.                                                                     |
| <i>kStatus_ENET_RxFrame-Error</i> | Data error happens. ENET_ReadFrame should be called with NULL data and NULL length to update the receive buffers.                    |
| <i>kStatus_Success</i>            | Receive a frame Successfully then the ENET_ReadFrame should be called with the right data buffer and the captured data length input. |

### 17.8.36 status\_t ENET\_ReadFrame ( ENET\_Type \* base, enet\_handle\_t \* handle, uint8\_t \* data, uint32\_t length, uint8\_t ringId, uint32\_t \* ts )

This function reads a frame (both the data and the length) from the ENET buffer descriptors. User can get timestamp through ts pointer if the ts is not NULL. Note that it doesn't store the timestamp in the receive timestamp queue. The ENET\_GetRxFrameSize should be used to get the size of the prepared data buffer. This is an example:

```

*      uint32_t length;
*      enet_handle_t g_handle;
*      Comments: Get the received frame size firstly.
*      status = ENET_GetRxFrameSize(&g_handle, &length, 0);
*      if (length != 0)
*      {
*          Comments: Allocate memory here with the size of "length"
*          uint8_t *data = memory allocate interface;
*          if (!data)
*          {
*              ENET_ReadFrame(ENET, &g_handle, NULL, 0, 0, NULL);
*              Comments: Add the console warning log.
*          }
*          else
*          {
*              status = ENET_ReadFrame(ENET, &g_handle, data, length, 0, NULL);
*              Comments: Call stack input API to deliver the data to stack
*          }
*      }
*      else if (status == kStatus_ENET_RxFrameError)
*      {
*          Comments: Update the received buffer when a error frame is received.
*          ENET_ReadFrame(ENET, &g_handle, NULL, 0, 0, NULL);
*      }
*

```

## Parameters

|               |                                                                                                    |
|---------------|----------------------------------------------------------------------------------------------------|
| <i>base</i>   | ENET peripheral base address.                                                                      |
| <i>handle</i> | The ENET handler structure. This is the same handler pointer used in the ENET_Init.                |
| <i>data</i>   | The data buffer provided by user to store the frame which memory size should be at least "length". |
| <i>length</i> | The size of the data buffer which is still the length of the received frame.                       |
| <i>ringId</i> | The ring index or ring number.                                                                     |
| <i>ts</i>     | The timestamp address to store received timestamp.                                                 |

## Returns

The execute status, successful or failure.

**17.8.37** `status_t ENET_SendFrame ( ENET_Type * base, enet_handle_t * handle, const uint8_t * data, uint32_t length, uint8_t ringId, bool tsFlag, void * context )`

## Note

The CRC is automatically appended to the data. Input the data to send without the CRC.

## Parameters

|                |                                                                                   |
|----------------|-----------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                     |
| <i>handle</i>  | The ENET handler pointer. This is the same handler pointer used in the ENET_Init. |
| <i>data</i>    | The data buffer provided by user to send.                                         |
| <i>length</i>  | The length of the data to send.                                                   |
| <i>ringId</i>  | The ring index or ring number.                                                    |
| <i>tsFlag</i>  | Timestamp enable flag.                                                            |
| <i>context</i> | Used by user to handle some events after transmit over.                           |

## Return values

|                                  |                                                                                                                                                                                                                                                   |
|----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>           | Send frame succeed.                                                                                                                                                                                                                               |
| <i>kStatus_ENET_TxFrame-Busy</i> | Transmit buffer descriptor is busy under transmission. The transmit busy happens when the data send rate is over the MAC capacity. The waiting mechanism is recommended to be added after each call return with <i>kStatus-ENET_TxFrameBusy</i> . |

### 17.8.38 **status\_t ENET\_SetTxReclaim ( enet\_handle\_t \* *handle*, bool *isEnabled*, uint8\_t *ringId* )**

#### Note

This function must be called when no pending send frame action. Set enable if you want to reclaim context or timestamp in interrupt.

#### Parameters

|                  |                                                                                   |
|------------------|-----------------------------------------------------------------------------------|
| <i>handle</i>    | The ENET handler pointer. This is the same handler pointer used in the ENET_Init. |
| <i>isEnabled</i> | Enable or disable flag.                                                           |
| <i>ringId</i>    | The ring index or ring number.                                                    |

#### Return values

|                        |                                       |
|------------------------|---------------------------------------|
| <i>kStatus_Success</i> | Succeed to enable/disable Tx reclaim. |
| <i>kStatus_Fail</i>    | Fail to enable/disable Tx reclaim.    |

### 17.8.39 **status\_t ENET\_GetRxBuffer ( ENET\_Type \* *base*, enet\_handle\_t \* *handle*, void \*\* *buffer*, uint32\_t \* *length*, uint8\_t *ringId*, bool \* *isLastBuff*, uint32\_t \* *ts* )**

This function can get the data address which stores frame. Then can analyze these data directly without doing any memory copy. When the frame locates in multiple BD buffer, need to repeat calling this function until *isLastBuff*=true (need to store the temp buf pointer everytime call this function). After finishing the analysis of this frame, call ENET\_ReleaseRxBuffer to release rxbuff memory to DMA. This is an example:

```
*      uint32_t length;
*      uint8_t *buf = NULL;
*      uint32_t data_len = 0;
*      bool isLastBuff = false;
*      enet_handle_t g_handle;
*      status_t status;
*      status = ENET_GetRxFrameSize(&g_handle, &length, 0);
*      if (length != 0)
*      {
```

```

*      ENET_GetRxBuffer (EXAMPLE_ENET, &g_handle, &buf, &data_len, 0, &isLastBuff, NULL
*    );
*      ENET_ReleaseRxBuffer (EXAMPLE_ENET, &g_handle, buf, 0);
*    }
*

```

## Parameters

|                   |                                                                                                                                                           |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>       | ENET peripheral base address.                                                                                                                             |
| <i>handle</i>     | The ENET handler structure. This is the same handler pointer used in the ENET_Init.                                                                       |
| <i>buffer</i>     | The data buffer pointer to store the frame.                                                                                                               |
| <i>length</i>     | The size of the data buffer. If isLastBuff=false, it represents data length of this buffer. If isLastBuff=true, it represents data length of total frame. |
| <i>ringId</i>     | The ring index, range from 0 ~ FSL_FEATURE_ENET_QUEUE - 1.                                                                                                |
| <i>isLastBuff</i> | The flag represents whether this buffer is the last buffer to store frame.                                                                                |
| <i>ts</i>         | The 1588 timestamp value, valid in last buffer.                                                                                                           |

## Return values

|                                  |                                                                                              |
|----------------------------------|----------------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>           | Get receive buffer succeed.                                                                  |
| <i>kStatus_ENET_RxFrame-Fail</i> | Get receive buffer fails, it's owned by application, should wait app to release this buffer. |

#### 17.8.40 void ENET\_ReleaseRxBuffer ( ENET\_Type \* *base*, enet\_handle\_t \* *handle*, void \* *buffer*, uint8\_t *ringId* )

This function can release specified BD owned by application, meanwhile it may rearrange the BD to let the no-owned BDs always in back of the index of DMA transfer. So for the situation that releasing order is not same as the getting order, the rearrangement makes all ready BDs can be used by DMA.

## Note

This function can't be interrupted by ENET\_GetRxBuffer, so in application must make sure ENET\_GetRxBuffer is called before or after this function. And this function itself isn't thread safe due to BD content exchanging.

## Parameters

|               |                                                                                       |
|---------------|---------------------------------------------------------------------------------------|
| <i>base</i>   | ENET peripheral base address.                                                         |
| <i>handle</i> | The ENET handler structure. This is the same handler pointer used in the ENET_Init.   |
| <i>buffer</i> | The buffer address to store frame, using it to find the correspond BD and release it. |
| <i>ringId</i> | The ring index, range from 0 ~ FSL_FEATURE_ENET_QUEUE - 1.                            |

**17.8.41** `status_t ENET_SendFrameZeroCopy ( ENET_Type * base, enet_handle_t * handle, const uint8_t * data, uint32_t length, uint8_t ringId, bool tsFlag, void * context )`

#### Note

The CRC is automatically appended to the data. Input the data to send without the CRC. The frame must store in continuous memory and need to check the buffer start address alignment based on your device, otherwise it has issue or can't get highest DMA transmit speed.

#### Parameters

|                |                                                                                   |
|----------------|-----------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                     |
| <i>handle</i>  | The ENET handler pointer. This is the same handler pointer used in the ENET_Init. |
| <i>data</i>    | The data buffer provided by user to send.                                         |
| <i>length</i>  | The length of the data to send.                                                   |
| <i>ringId</i>  | The ring index or ring number.                                                    |
| <i>tsFlag</i>  | Timestamp enable flag.                                                            |
| <i>context</i> | Used by user to handle some events after transmit over.                           |

#### Return values

|                                  |                                                                                                                                                                                                                                                   |
|----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>           | Send frame succeed.                                                                                                                                                                                                                               |
| <i>kStatus_ENET_TxFrame-Busy</i> | Transmit buffer descriptor is busy under transmission. The transmit busy happens when the data send rate is over the MAC capacity. The waiting mechanism is recommended to be added after each call return with <i>kStatus-ENET_TxFrameBusy</i> . |



**17.8.42** `status_t ENET_SetTxBuffer ( ENET_Type * base, enet_handle_t * handle, const uint8_t * data, uint32_t length, uint8_t ringId, uint8_t txFlag, void * context )`

This function only set one Tx BD everytime calls, all ready data will be sent out with last flag sets or gets error. Send frame succeeds with last flag sets, then you can get context from frameInfo in callback.

#### Note

The CRC is automatically appended to the data. Input the data to send without the CRC. And if doesn't succeed to call this function, user can't get context in frameInfo of callback.

#### Parameters

|                |                                                                                   |
|----------------|-----------------------------------------------------------------------------------|
| <i>base</i>    | ENET peripheral base address.                                                     |
| <i>handle</i>  | The ENET handler pointer. This is the same handler pointer used in the ENET_Init. |
| <i>data</i>    | The data buffer provided by user to send.                                         |
| <i>length</i>  | The length of the data to send.                                                   |
| <i>ringId</i>  | The ring index, range from 0 ~ FSL_FEATURE_ENET_QUEUE - 1.                        |
| <i>txFlag</i>  | This function uses timestamp enable flag, last BD flag.                           |
| <i>context</i> | Used by user to handle some events after transmit over.                           |

#### Return values

|                                     |                                                                                                                                    |
|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>              | Send frame succeed.                                                                                                                |
| <i>kStatus_ENET_TxFrame-OverLen</i> | Buffer length isn't enough to store data.                                                                                          |
| <i>kStatus_ENET_TxFrame-Busy</i>    | Transmit buffer descriptor is busy under transmission. The transmit busy happens when the data send rate is over the MAC capacity. |

**17.8.43** `void ENET_TransmitIRQHandler ( ENET_Type * base, enet_handle_t * handle )`

#### Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ENET peripheral base address. |
| <i>handle</i> | The ENET handler pointer.     |

**17.8.44 void ENET\_ReceiveIRQHandler ( ENET\_Type \* *base*, enet\_handle\_t \* *handle* )**

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ENET peripheral base address. |
| <i>handle</i> | The ENET handler pointer.     |

**17.8.45 void ENET\_ErrorIRQHandler ( ENET\_Type \* *base*, enet\_handle\_t \* *handle* )**

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ENET peripheral base address. |
| <i>handle</i> | The ENET handler pointer.     |

**17.8.46 void ENET\_CommonFrame0IRQHandler ( ENET\_Type \* *base* )**

This is used for the combined tx/rx/error interrupt for single/multi-ring (frame 0).

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ENET peripheral base address. |
|-------------|-------------------------------|

## Variable Documentation

**17.9.1 const clock\_ip\_name\_t s\_enetClock[]**

## Chapter 18

# EWM: External Watchdog Monitor Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the External Watchdog (EWM) Driver module of MCUXpresso SDK devices.

### Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ewm

### Data Structures

- struct [ewm\\_config\\_t](#)  
*Describes EWM clock source. [More...](#)*

### Enumerations

- enum [\\_ewm\\_interrupt\\_enable\\_t](#) { [kEWM\\_InterruptEnable](#) = EWM\_CTRL\_INTEN\_MASK }  
*EWM interrupt configuration structure with default settings all disabled.*
- enum [\\_ewm\\_status\\_flags\\_t](#) { [kEWM\\_RunningFlag](#) = EWM\_CTRL\_EWMEN\_MASK }  
*EWM status flags.*

### Driver version

- #define [FSL\\_EWM\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 2))  
*EWM driver version 2.0.2.*

### EWM initialization and de-initialization

- void [EWM\\_Init](#) (EWM\_Type \*base, const [ewm\\_config\\_t](#) \*config)  
*Initializes the EWM peripheral.*
- void [EWM\\_Deinit](#) (EWM\_Type \*base)  
*Deinitializes the EWM peripheral.*
- void [EWM\\_GetDefaultConfig](#) ([ewm\\_config\\_t](#) \*config)  
*Initializes the EWM configuration structure.*

### EWM functional Operation

- static void [EWM\\_EnableInterrupts](#) (EWM\_Type \*base, uint32\_t mask)  
*Enables the EWM interrupt.*
- static void [EWM\\_DisableInterrupts](#) (EWM\_Type \*base, uint32\_t mask)  
*Disables the EWM interrupt.*
- static uint32\_t [EWM\\_GetStatusFlags](#) (EWM\_Type \*base)  
*Gets all status flags.*
- void [EWM\\_Refresh](#) (EWM\_Type \*base)  
*Serves the EWM.*

## Data Structure Documentation

### 18.3.1 struct ewm\_config\_t

Data structure for EWM configuration.

This structure is used to configure the EWM.

#### Data Fields

- bool [enableEwm](#)  
*Enable EWM module.*
- bool [enableEwmInput](#)  
*Enable EWM\_in input.*
- bool [setInputAssertLogic](#)  
*EWM\_in signal assertion state.*
- bool [enableInterrupt](#)  
*Enable EWM interrupt.*
- uint8\_t [compareLowValue](#)  
*Compare low-register value.*
- uint8\_t [compareHighValue](#)  
*Compare high-register value.*

## Macro Definition Documentation

### 18.4.1 #define FSL\_EWM\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

## Enumeration Type Documentation

### 18.5.1 enum \_ewm\_interrupt\_enable\_t

This structure contains the settings for all of EWM interrupt configurations.

Enumerator

***kEWM\_InterruptEnable*** Enable the EWM to generate an interrupt.

### 18.5.2 enum \_ewm\_status\_flags\_t

This structure contains the constants for the EWM status flags for use in the EWM functions.

Enumerator

***kEWM\_RunningFlag*** Running flag, set when EWM is enabled.

## Function Documentation

### 18.6.1 void EWM\_Init ( EWM\_Type \* *base*, const ewm\_config\_t \* *config* )

This function is used to initialize the EWM. After calling, the EWM runs immediately according to the configuration. Note that, except for the interrupt enable control bit, other control bits and registers are write once after a CPU reset. Modifying them more than once generates a bus transfer error.

This is an example.

```
*  ewm_config_t config;
*  EWM_GetDefaultConfig(&config);
*  config.compareHighValue = 0xAAU;
*  EWM_Init(ewm_base,&config);
*
```

#### Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | EWM peripheral base address  |
| <i>config</i> | The configuration of the EWM |

### 18.6.2 void EWM\_Deinit ( EWM\_Type \* *base* )

This function is used to shut down the EWM.

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | EWM peripheral base address |
|-------------|-----------------------------|

### 18.6.3 void EWM\_GetDefaultConfig ( ewm\_config\_t \* *config* )

This function initializes the EWM configuration structure to default values. The default values are as follows.

```
*  ewmConfig->enableEwm = true;
*  ewmConfig->enableEwmInput = false;
*  ewmConfig->setInputAssertLogic = false;
*  ewmConfig->enableInterrupt = false;
*  ewmConfig->ewm_lpo_clock_source_t = kEWM_LpoClockSource0;
*  ewmConfig->prescaler = 0;
*  ewmConfig->compareLowValue = 0;
*  ewmConfig->compareHighValue = 0xFEU;
*
```

## Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>config</i> | Pointer to the EWM configuration structure. |
|---------------|---------------------------------------------|

## See Also

[ewm\\_config\\_t](#)

#### 18.6.4 static void EWM\_EnableInterrupts ( EWM\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the EWM interrupt.

## Parameters

|             |                                                                                                                                                                       |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | EWM peripheral base address                                                                                                                                           |
| <i>mask</i> | The interrupts to enable The parameter can be combination of the following source if defined <ul style="list-style-type: none"> <li>• kEWM_InterruptEnable</li> </ul> |

#### 18.6.5 static void EWM\_DisableInterrupts ( EWM\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the EWM interrupt.

## Parameters

|             |                                                                                                                                                                        |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | EWM peripheral base address                                                                                                                                            |
| <i>mask</i> | The interrupts to disable The parameter can be combination of the following source if defined <ul style="list-style-type: none"> <li>• kEWM_InterruptEnable</li> </ul> |

#### 18.6.6 static uint32\_t EWM\_GetStatusFlags ( EWM\_Type \* *base* ) [inline], [static]

This function gets all status flags.

This is an example for getting the running flag.

```

*  uint32_t status;
*  status = EWM_GetStatusFlags(ewm_base) & kEWM_RunningFlag;
*

```

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | EWM peripheral base address |
|-------------|-----------------------------|

#### Returns

State of the status flag: asserted (true) or not-asserted (false).

#### See Also

[\\_ewm\\_status\\_flags\\_t](#)

- True: a related status flag has been set.
- False: a related status flag is not set.

### 18.6.7 void EWM\_Refresh ( EWM\_Type \* *base* )

This function resets the EWM counter to zero.

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | EWM peripheral base address |
|-------------|-----------------------------|

## Chapter 19

# C90TFS Flash Driver

### Overview

The flash provides the C90TFS Flash driver of Kinetis devices with the C90TFS Flash module inside. The flash driver provides general APIs to handle specific operations on C90TFS/FTFx Flash module. The user can use those APIs directly in the application. In addition, it provides internal functions called by the driver. Although these functions are not meant to be called from the user's application directly, the APIs can still be used.

### Modules

- [Ftftx CACHE Driver](#)
- [Ftftx FLASH Driver](#)
- [Ftftx FLEXNVM Driver](#)
- [ftfx controller](#)
- [ftfx feature](#)



## Ftftx FLASH Driver

### 19.2.1 Overview

#### Data Structures

- union [pflash\\_prot\\_status\\_t](#)  
*PFlash protection status. [More...](#)*
- struct [flash\\_config\\_t](#)  
*Flash driver state information. [More...](#)*

#### Enumerations

- enum [flash\\_prot\\_state\\_t](#) {  
  [kFLASH\\_ProtectionStateUnprotected](#),  
  [kFLASH\\_ProtectionStateProtected](#),  
  [kFLASH\\_ProtectionStateMixed](#) }  
*Enumeration for the three possible flash protection levels.*
- enum [flash\\_xacc\\_state\\_t](#) {  
  [kFLASH\\_AccessStateUnLimited](#),  
  [kFLASH\\_AccessStateExecuteOnly](#),  
  [kFLASH\\_AccessStateMixed](#) }  
*Enumeration for the three possible flash execute access levels.*
- enum [flash\\_property\\_tag\\_t](#) {  
  [kFLASH\\_PropertyPflash0SectorSize](#) = 0x00U,  
  [kFLASH\\_PropertyPflash0TotalSize](#) = 0x01U,  
  [kFLASH\\_PropertyPflash0BlockSize](#) = 0x02U,  
  [kFLASH\\_PropertyPflash0BlockCount](#) = 0x03U,  
  [kFLASH\\_PropertyPflash0BlockBaseAddr](#) = 0x04U,  
  [kFLASH\\_PropertyPflash0FacSupport](#) = 0x05U,  
  [kFLASH\\_PropertyPflash0AccessSegmentSize](#) = 0x06U,  
  [kFLASH\\_PropertyPflash0AccessSegmentCount](#) = 0x07U,  
  [kFLASH\\_PropertyPflash1SectorSize](#) = 0x10U,  
  [kFLASH\\_PropertyPflash1TotalSize](#) = 0x11U,  
  [kFLASH\\_PropertyPflash1BlockSize](#) = 0x12U,  
  [kFLASH\\_PropertyPflash1BlockCount](#) = 0x13U,  
  [kFLASH\\_PropertyPflash1BlockBaseAddr](#) = 0x14U,  
  [kFLASH\\_PropertyPflash1FacSupport](#) = 0x15U,  
  [kFLASH\\_PropertyPflash1AccessSegmentSize](#) = 0x16U,  
  [kFLASH\\_PropertyPflash1AccessSegmentCount](#) = 0x17U,  
  [kFLASH\\_PropertyFlexRamBlockBaseAddr](#) = 0x20U,  
  [kFLASH\\_PropertyFlexRamTotalSize](#) = 0x21U }  
*Enumeration for various flash properties.*

## Flash version

- `#define FSL_FLASH_DRIVER_VERSION (MAKE_VERSION(3U, 1U, 2U))`  
*Flash driver version for SDK.*
- `#define FSL_FLASH_DRIVER_VERSION_ROM (MAKE_VERSION(3U, 0U, 0U))`  
*Flash driver version for ROM.*

## Initialization

- `status_t FLASH_Init (flash_config_t *config)`  
*Initializes the global flash properties structure members.*

## Erasing

- `status_t FLASH_Erase (flash_config_t *config, uint32_t start, uint32_t lengthInBytes, uint32_t key)`  
*Erases the Dflash sectors encompassed by parameters passed into function.*
- `status_t FLASH_EraseSectorNonBlocking (flash_config_t *config, uint32_t start, uint32_t key)`  
*Erases the Dflash sectors encompassed by parameters passed into function.*
- `status_t FLASH_EraseAll (flash_config_t *config, uint32_t key)`  
*Erases entire flexnvm.*

## Programming

- `status_t FLASH_Program (flash_config_t *config, uint32_t start, uint8_t *src, uint32_t lengthInBytes)`  
*Programs flash with data at locations passed in through parameters.*
- `status_t FLASH_ProgramOnce (flash_config_t *config, uint32_t index, uint8_t *src, uint32_t lengthInBytes)`  
*Program the Program-Once-Field through parameters.*
- `status_t FLASH_ProgramSection (flash_config_t *config, uint32_t start, uint8_t *src, uint32_t lengthInBytes)`  
*Programs flash with data at locations passed in through parameters via the Program Section command.*

## Reading

- `status_t FLASH_ReadResource (flash_config_t *config, uint32_t start, uint8_t *dst, uint32_t lengthInBytes, ftfx_read_resource_opt_t option)`  
*Reads the resource with data at locations passed in through parameters.*
- `status_t FLASH_ReadOnce (flash_config_t *config, uint32_t index, uint8_t *dst, uint32_t lengthInBytes)`  
*Reads the Program Once Field through parameters.*

## Verification

- [status\\_t FLASH\\_VerifyErase](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, [ftfx\\_margin\\_value\\_t](#) margin)  
*Verifies an erasure of the desired flash area at a specified margin level.*
- [status\\_t FLASH\\_VerifyEraseAll](#) ([flash\\_config\\_t](#) \*config, [ftfx\\_margin\\_value\\_t](#) margin)  
*Verifies erasure of the entire flash at a specified margin level.*
- [status\\_t FLASH\\_VerifyProgram](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \*expectedData, [ftfx\\_margin\\_value\\_t](#) margin, uint32\_t \*failedAddress, uint32\_t \*failedData)  
*Verifies programming of the desired flash area at a specified margin level.*

## Security

- [status\\_t FLASH\\_GetSecurityState](#) ([flash\\_config\\_t](#) \*config, [ftfx\\_security\\_state\\_t](#) \*state)  
*Returns the security state via the pointer passed into the function.*
- [status\\_t FLASH\\_SecurityBypass](#) ([flash\\_config\\_t](#) \*config, const uint8\_t \*backdoorKey)  
*Allows users to bypass security with a backdoor key.*

## FlexRAM

- [status\\_t FLASH\\_SetFlexramFunction](#) ([flash\\_config\\_t](#) \*config, [ftfx\\_flexram\\_func\\_opt\\_t](#) option)  
*Sets the FlexRAM function command.*

## Swap

- [status\\_t FLASH\\_Swap](#) ([flash\\_config\\_t](#) \*config, uint32\_t address, bool isSetEnable)  
*Swaps the lower half flash with the higher half flash.*

## Protection

- [status\\_t FLASH\\_IsProtected](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, [flash\\_prot\\_state\\_t](#) \*protection\_state)  
*Returns the protection state of the desired flash area via the pointer passed into the function.*
- [status\\_t FLASH\\_IsExecuteOnly](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, [flash\\_xacc\\_state\\_t](#) \*access\_state)  
*Returns the access state of the desired flash area via the pointer passed into the function.*
- [status\\_t FLASH\\_PflashSetProtection](#) ([flash\\_config\\_t](#) \*config, [pflash\\_prot\\_status\\_t](#) \*protectStatus)  
*Sets the PFlash Protection to the intended protection status.*
- [status\\_t FLASH\\_PflashGetProtection](#) ([flash\\_config\\_t](#) \*config, [pflash\\_prot\\_status\\_t](#) \*protectStatus)  
*Gets the PFlash protection status.*

## Properties

- [status\\_t FLASH\\_GetProperty](#) ([flash\\_config\\_t](#) \*config, [flash\\_property\\_tag\\_t](#) whichProperty, [uint32\\_t](#) \*value)  
*Returns the desired flash property.*

## commandStatus

- [status\\_t FLASH\\_GetCommandState](#) (void)  
*Get previous command status.*

## 19.2.2 Data Structure Documentation

### 19.2.2.1 union pflash\_prot\_status\_t

#### Data Fields

- [uint32\\_t protl](#)  
*PROT[31:0] .*
- [uint32\\_t proth](#)  
*PROT[63:32].*
- [uint8\\_t protsl](#)  
*PROTS[7:0] .*
- [uint8\\_t protsh](#)  
*PROTS[15:8] .*

#### 19.2.2.1.0.40 Field Documentation

19.2.2.1.0.40.1 [uint32\\_t pflash\\_prot\\_status\\_t::protl](#)

19.2.2.1.0.40.2 [uint32\\_t pflash\\_prot\\_status\\_t::proth](#)

19.2.2.1.0.40.3 [uint8\\_t pflash\\_prot\\_status\\_t::protsl](#)

19.2.2.1.0.40.4 [uint8\\_t pflash\\_prot\\_status\\_t::protsh](#)

### 19.2.2.2 struct flash\_config\_t

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

### 19.2.3 Macro Definition Documentation

#### 19.2.3.1 #define FSL\_FLASH\_DRIVER\_VERSION (MAKE\_VERSION(3U, 1U, 2U))

Version 3.1.2.

#### 19.2.3.2 #define FSL\_FLASH\_DRIVER\_VERSION\_ROM (MAKE\_VERSION(3U, 0U, 0U))

Version 3.0.0.

### 19.2.4 Enumeration Type Documentation

#### 19.2.4.1 enum flash\_prot\_state\_t

Enumerator

*kFLASH\_ProtectionStateUnprotected* Flash region is not protected.

*kFLASH\_ProtectionStateProtected* Flash region is protected.

*kFLASH\_ProtectionStateMixed* Flash is mixed with protected and unprotected region.

#### 19.2.4.2 enum flash\_xacc\_state\_t

Enumerator

*kFLASH\_AccessStateUnLimited* Flash region is unlimited.

*kFLASH\_AccessStateExecuteOnly* Flash region is execute only.

*kFLASH\_AccessStateMixed* Flash is mixed with unlimited and execute only region.

#### 19.2.4.3 enum flash\_property\_tag\_t

Enumerator

*kFLASH\_PropertyPflash0SectorSize* Pflash sector size property.

*kFLASH\_PropertyPflash0TotalSize* Pflash total size property.

*kFLASH\_PropertyPflash0BlockSize* Pflash block size property.

*kFLASH\_PropertyPflash0BlockCount* Pflash block count property.

*kFLASH\_PropertyPflash0BlockBaseAddr* Pflash block base address property.

*kFLASH\_PropertyPflash0FacSupport* Pflash fac support property.

*kFLASH\_PropertyPflash0AccessSegmentSize* Pflash access segment size property.

*kFLASH\_PropertyPflash0AccessSegmentCount* Pflash access segment count property.

*kFLASH\_PropertyPflash1SectorSize* Pflash sector size property.

*kFLASH\_PropertyPflash1TotalSize* Pflash total size property.

*kFLASH\_PropertyPflash1BlockSize* Pflash block size property.  
*kFLASH\_PropertyPflash1BlockCount* Pflash block count property.  
*kFLASH\_PropertyPflash1BlockBaseAddr* Pflash block base address property.  
*kFLASH\_PropertyPflash1FacSupport* Pflash fac support property.  
*kFLASH\_PropertyPflash1AccessSegmentSize* Pflash access segment size property.  
*kFLASH\_PropertyPflash1AccessSegmentCount* Pflash access segment count property.  
*kFLASH\_PropertyFlexRamBlockBaseAddr* FlexRam block base address property.  
*kFLASH\_PropertyFlexRamTotalSize* FlexRam total size property.

## 19.2.5 Function Documentation

### 19.2.5.1 status\_t FLASH\_Init ( flash\_config\_t \* config )

This function checks and initializes the Flash module for the other Flash APIs.

Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
|---------------|------------------------------------------------------|

Return values

|                                                  |                                           |
|--------------------------------------------------|-------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.            |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.          |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available. |
| <i>kStatus_FTFx_PartitionStatusUpdateFailure</i> | Failed to update the partition status.    |

### 19.2.5.2 status\_t FLASH\_Erase ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key )

This function erases the appropriate number of flash sectors based on the desired start address and length.

Parameters

|               |                                                          |
|---------------|----------------------------------------------------------|
| <i>config</i> | The pointer to the storage for the driver runtime state. |
|---------------|----------------------------------------------------------|

|                      |                                                                                                                                            |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>start</i>         | The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.                                                   |
| <i>key</i>           | The value used to validate all flash erase APIs.                                                                                           |

## Return values

|                                                  |                                                                                                                                                |
|--------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the appropriate number of flash sectors based on the desired start address and length were erased successfully. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                                                                               |
| <i>kStatus_FTFx_AlignmentError</i>               | The parameter is not aligned with the specified baseline.                                                                                      |
| <i>kStatus_FTFx_AddressError</i>                 | The address is out of range.                                                                                                                   |
| <i>kStatus_FTFx_EraseKeyError</i>                | The API erase key is invalid.                                                                                                                  |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                                      |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                                                                                         |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.                                                                        |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                                                                                                   |

### 19.2.5.3 status\_t FLASH\_EraseSectorNonBlocking ( flash\_config\_t \* config, uint32\_t start, uint32\_t key )

This function erases one flash sector size based on the start address, and it is executed asynchronously.

NOTE: This function can only erase one flash sector at a time, and the other commands can be executed after the previous command has been completed.

## Parameters

|               |                                                                                                                                            |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i> | The pointer to the storage for the driver runtime state.                                                                                   |
| <i>start</i>  | The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>key</i>    | The value used to validate all flash erase APIs.                                                                                           |

## Return values

|                                     |                                                           |
|-------------------------------------|-----------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully.                            |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided.                          |
| <i>kStatus_FTFx_AlignmentError</i>  | The parameter is not aligned with the specified baseline. |
| <i>kStatus_FTFx_AddressError</i>    | The address is out of range.                              |
| <i>kStatus_FTFx_EraseKeyError</i>   | The API erase key is invalid.                             |

**19.2.5.4 status\_t FLASH\_EraseAll ( flash\_config\_t \* config, uint32\_t key )**

## Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
| <i>key</i>    | A value used to validate all flash erase APIs.       |

## Return values

|                                                  |                                                                                                                                                |
|--------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the all pflash and flexnvm were erased successfully, the swap and eeprom have been reset to unconfigured state. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                                                                               |
| <i>kStatus_FTFx_EraseKeyError</i>                | API erase key is invalid.                                                                                                                      |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                                      |



|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>                | Run-time error during command execution.                                |
| <i>kStatus_FTFx_Partition-StatusUpdateFailure</i> | Failed to update the partition status.                                  |

#### 19.2.5.5 status\_t FLASH\_Program ( flash\_config\_t \* config, uint32\_t start, uint8\_t \* src, uint32\_t lengthInBytes )

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Return values

|                                      |                                                                                                                                   |
|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully; the desired data were programed successfully into flash based on desired start address and length. |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided.                                                                                                  |
| <i>kStatus_FTFx-AlignmentError</i>   | Parameter is not aligned with the specified baseline.                                                                             |
| <i>kStatus_FTFx_Address-Error</i>    | Address is out of range.                                                                                                          |

|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>                | Run-time error during the command execution.                            |

#### 19.2.5.6 status\_t FLASH\_ProgramOnce ( flash\_config\_t \* config, uint32\_t index, uint8\_t \* src, uint32\_t lengthInBytes )

This function Program the Program-once-field with given index and length.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>index</i>         | The index indicating the area of program once field to be read.                               |
| <i>src</i>           | A pointer to the source buffer of data that is used to store data to be write.                |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Return values

|                                                   |                                                                                                                 |
|---------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; The index indicating the area of program once field was programmed successfully. |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                                                                                |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                       |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                                                          |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas.                                         |

|                                    |                                              |
|------------------------------------|----------------------------------------------|
| <i>kStatus_FTFx_CommandFailure</i> | Run-time error during the command execution. |
|------------------------------------|----------------------------------------------|

#### 19.2.5.7 status\_t FLASH\_ProgramSection ( flash\_config\_t \* config, uint32\_t start, uint8\_t \* src, uint32\_t lengthInBytes )

This function programs the flash memory with the desired data for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Return values

|                                                  |                                                                                                                                |
|--------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the desired data have been programed successfully into flash based on start address and length. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                                                               |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                                                                              |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                                                                       |
| <i>kStatus_FTFx_SetFlexramAsRamError</i>         | Failed to set flexram as RAM.                                                                                                  |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                      |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                                                                         |

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during command execution.                                |
| <i>kStatus_FTFx_Recover-FlexramAsEepromError</i> | Failed to recover FlexRAM as EEPROM.                                    |

#### 19.2.5.8 status\_t FLASH\_ReadResource ( flash\_config\_t \* config, uint32\_t start, uint8\_t \* dst, uint32\_t lengthInBytes, ftfx\_read\_resource\_opt\_t option )

This function reads the flash memory with the desired location for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                  |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.   |
| <i>dst</i>           | A pointer to the destination buffer of data that is used to store data to be read.      |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be read. Must be word-aligned. |
| <i>option</i>        | The resource option which indicates which area should be read back.                     |

Return values

|                                                   |                                                                                                                                             |
|---------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the data have been read successfully from program flash IFR, data flash IFR space, and the Version ID field. |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                                                                                                            |
| <i>kStatus_FTFx_AlignmentError</i>                | Parameter is not aligned with the specified baseline.                                                                                       |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                                   |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Access-Error</i>        | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.2.5.9 status\_t FLASH\_ReadOnce ( flash\_config\_t \* config, uint32\_t index, uint8\_t \* dst, uint32\_t lengthInBytes )

This function reads the read once feild with given index and length.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>index</i>         | The index indicating the area of program once field to be read.                               |
| <i>dst</i>           | A pointer to the destination buffer of data that is used to store data to be read.            |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Return values

|                                                   |                                                                                                                                                   |
|---------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the data have been successfully read form Program flash0 IFR map and Program Once field based on index and length. |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                                                                                                                  |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                                         |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                                                                                            |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas.                                                                           |

|                                    |                                              |
|------------------------------------|----------------------------------------------|
| <i>kStatus_FTFx_CommandFailure</i> | Run-time error during the command execution. |
|------------------------------------|----------------------------------------------|

#### 19.2.5.10 status\_t FLASH\_VerifyErase ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, ftfx\_margin\_value\_t margin )

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

Parameters

|                      |                                                                                                                                              |
|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                       |
| <i>start</i>         | The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.                                                  |
| <i>margin</i>        | Read margin choice.                                                                                                                          |

Return values

|                                                  |                                                                            |
|--------------------------------------------------|----------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the specified FLASH region has been erased. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                           |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                          |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                   |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                  |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                     |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.    |

|                                    |                                              |
|------------------------------------|----------------------------------------------|
| <i>kStatus_FTFx_CommandFailure</i> | Run-time error during the command execution. |
|------------------------------------|----------------------------------------------|

#### 19.2.5.11 **status\_t FLASH\_VerifyEraseAll ( flash\_config\_t \* *config*, ftfx\_margin\_value\_t *margin* )**

This function checks whether the flash is erased to the specified read margin level.

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>margin</i> | Read margin choice.                                    |

Return values

|                                                  |                                                                                    |
|--------------------------------------------------|------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; all program flash and flexnvm were in erased state. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                   |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                          |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                             |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.            |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                                       |

#### 19.2.5.12 **status\_t FLASH\_VerifyProgram ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, const uint8\_t \* *expectedData*, ftfx\_margin\_value\_t *margin*, uint32\_t \* *failedAddress*, uint32\_t \* *failedData* )**

This function verifies the data programmed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

Parameters

---

|                      |                                                                                                                                                                     |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                              |
| <i>start</i>         | The start address of the desired flash memory to be verified. Must be word-aligned.                                                                                 |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.                                                                         |
| <i>expectedData</i>  | A pointer to the expected data that is to be verified against.                                                                                                      |
| <i>margin</i>        | Read margin choice.                                                                                                                                                 |
| <i>failedAddress</i> | A pointer to the returned failing address.                                                                                                                          |
| <i>failedData</i>    | A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure. |

## Return values

|                                                  |                                                                                                               |
|--------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the desired data have been successfully programed into specified FLASH region. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                                              |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                                                             |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                                                      |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                     |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                                                        |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.                                       |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                                                                  |

#### 19.2.5.13 status\_t FLASH\_GetSecurityState ( flash\_config\_t \* config, ftfx\_security\_state\_t \* state )

This function retrieves the current flash security status, including the security enabling state and the back-door key enabling state.



## Parameters

|               |                                                                       |
|---------------|-----------------------------------------------------------------------|
| <i>config</i> | A pointer to storage for the driver runtime state.                    |
| <i>state</i>  | A pointer to the value returned for the current security status code: |

## Return values

|                                      |                                                                                 |
|--------------------------------------|---------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully; the security state of flash was stored to state. |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided.                                                |

#### 19.2.5.14 status\_t FLASH\_SecurityBypass ( flash\_config\_t \* *config*, const uint8\_t \* *backdoorKey* )

If the MCU is in secured state, this function unsecures the MCU by comparing the provided backdoor key with ones in the flash configuration field.

## Parameters

|                    |                                                           |
|--------------------|-----------------------------------------------------------|
| <i>config</i>      | A pointer to the storage for the driver runtime state.    |
| <i>backdoorKey</i> | A pointer to the user buffer containing the backdoor key. |

## Return values

|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully.                                          |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |

|                                     |                                              |
|-------------------------------------|----------------------------------------------|
| <i>kStatus_FTFx_-CommandFailure</i> | Run-time error during the command execution. |
|-------------------------------------|----------------------------------------------|

#### 19.2.5.15 status\_t FLASH\_SetFlexramFunction ( flash\_config\_t \* config, ftfx\_flexram\_func\_opt\_t option )

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>option</i> | The option used to set the work mode of FlexRAM.       |

Return values

|                                                   |                                                                                               |
|---------------------------------------------------|-----------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the FlexRAM has been successfully configured as RAM or EEPROM. |
| <i>kStatus_FTFx_InvalidArgument</i>               | An invalid argument is provided.                                                              |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                     |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                                        |
| <i>kStatus_FTFx_-ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.                       |
| <i>kStatus_FTFx_-CommandFailure</i>               | Run-time error during the command execution.                                                  |

#### 19.2.5.16 status\_t FLASH\_Swap ( flash\_config\_t \* config, uint32\_t address, bool isSetEnable )

Parameters

|                |                                                        |
|----------------|--------------------------------------------------------|
| <i>config</i>  | A pointer to the storage for the driver runtime state. |
| <i>address</i> | Address used to configure the flash swap function      |

|                    |                                                                                               |
|--------------------|-----------------------------------------------------------------------------------------------|
| <i>isSetEnable</i> | The possible option used to configure the Flash Swap function or check the flash Swap status. |
|--------------------|-----------------------------------------------------------------------------------------------|

## Return values

|                                                  |                                                                                              |
|--------------------------------------------------|----------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the lower half flash and higher half flash have been swapped. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                             |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                                            |
| <i>kStatus_FTFx_SwapIndicatorAddressError</i>    | Swap indicator address is invalid.                                                           |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                    |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                                       |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.                      |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during command execution.                                                     |
| <i>kStatus_FTFx_SwapSystemNotInUninitialized</i> | Swap system is not in an uninitialized state.                                                |

#### 19.2.5.17 status\_t FLASH\_IsProtected ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, flash\_prot\_state\_t \* *protection\_state* )

This function retrieves the current flash protect status for a given flash area as determined by the start address and length.

## Parameters

|                      |                                                                                           |
|----------------------|-------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                    |
| <i>start</i>         | The start address of the desired flash memory to be checked. Must be word-aligned.        |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be checked. Must be word-aligned. |

|                         |                                                                                                    |
|-------------------------|----------------------------------------------------------------------------------------------------|
| <i>protection_state</i> | A pointer to the value returned for the current protection status code for the desired flash area. |
|-------------------------|----------------------------------------------------------------------------------------------------|

Return values

|                                     |                                                                                                               |
|-------------------------------------|---------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully; the protection state of specified FLASH region was stored to protection_state. |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided.                                                                              |
| <i>kStatus_FTFx_AlignmentError</i>  | Parameter is not aligned with specified baseline.                                                             |
| <i>kStatus_FTFx_AddressError</i>    | The address is out of range.                                                                                  |

#### 19.2.5.18 status\_t FLASH\_IsExecuteOnly ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, flash\_xacc\_state\_t \* access\_state )

This function retrieves the current flash access status for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                                |
|----------------------|------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                         |
| <i>start</i>         | The start address of the desired flash memory to be checked. Must be word-aligned.             |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be checked. Must be word-aligned.     |
| <i>access_state</i>  | A pointer to the value returned for the current access status code for the desired flash area. |

Return values

|                                     |                                                                                                            |
|-------------------------------------|------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully; the executeOnly state of specified FLASH region was stored to access_state. |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided.                                                                           |

|                                    |                                                         |
|------------------------------------|---------------------------------------------------------|
| <i>kStatus_FTFx_AlignmentError</i> | The parameter is not aligned to the specified baseline. |
| <i>kStatus_FTFx_Address-Error</i>  | The address is out of range.                            |

#### 19.2.5.19 status\_t FLASH\_PflashSetProtection ( flash\_config\_t \* config, pflash\_prot\_status\_t \* protectStatus )

##### Parameters

|                      |                                                                                                                                                                                                                                                                                                                                                                                                                       |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to storage for the driver runtime state.                                                                                                                                                                                                                                                                                                                                                                    |
| <i>protectStatus</i> | The expected protect status to set to the PFlash protection register. Each bit is corresponding to protection of 1/32(64) of the total PFlash. The least significant bit is corresponding to the lowest address area of PFlash. The most significant bit is corresponding to the highest address area of PFlash. There are two possible cases as shown below: 0: this area is protected. 1: this area is unprotected. |

##### Return values

|                                      |                                                                         |
|--------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully; the specified FLASH region is protected. |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_CommandFailure</i>   | Run-time error during command execution.                                |

#### 19.2.5.20 status\_t FLASH\_PflashGetProtection ( flash\_config\_t \* config, pflash\_prot\_status\_t \* protectStatus )

##### Parameters

|                      |                                                                                                                                                                                                                                                                                                                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                                                                                                                                                                                                                                                  |
| <i>protectStatus</i> | Protect status returned by the PFlash IP. Each bit is corresponding to the protection of 1/32(64) of the total PFlash. The least significant bit corresponds to the lowest address area of the PFlash. The most significant bit corresponds to the highest address area of PFlash. There are two possible cases as shown below: 0: this area is protected. 1: this area is unprotected. |

Return values

|                                      |                                                                                   |
|--------------------------------------|-----------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully; the Protection state was stored to protect-Status; |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided.                                                  |

#### 19.2.5.21 **status\_t FLASH\_GetProperty ( flash\_config\_t \* *config*, flash\_property\_tag\_t *whichProperty*, uint32\_t \* *value* )**

Parameters

|                      |                                                                               |
|----------------------|-------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                        |
| <i>whichProperty</i> | The desired property from the list of properties in enum flash_property_tag_t |
| <i>value</i>         | A pointer to the value returned for the desired flash property.               |

Return values

|                                      |                                                                        |
|--------------------------------------|------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully; the flash property was stored to value. |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided.                                       |
| <i>kStatus_FTFx_Unknown-Property</i> | An unknown property tag.                                               |

#### 19.2.5.22 **status\_t FLASH\_GetCommandState ( void )**

This function is used to obtain the execution status of the previous command.

Return values

|                                                   |                                                        |
|---------------------------------------------------|--------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | The previous command is executed successfully.         |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.              |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses. |

|                                               |                                                                         |
|-----------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_-<br/>ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_-<br/>CommandFailure</i>      | Run-time error during the command execution.                            |

## Ftftx CACHE Driver

### 19.3.1 Overview

#### Data Structures

- struct [ftfx\\_prefetch\\_speculation\\_status\\_t](#)  
*FTFx prefetch speculation status. [More...](#)*
- struct [ftfx\\_cache\\_config\\_t](#)  
*FTFx cache driver state information. [More...](#)*

#### Enumerations

- enum [\\_ftfx\\_cache\\_ram\\_func\\_constants](#) { [kFTFx\\_CACHE\\_RamFuncMaxSizeInWords](#) = 16U }  
*Constants for execute-in-RAM flash function.*

#### Functions

- [status\\_t FTFx\\_CACHE\\_Init](#) ([ftfx\\_cache\\_config\\_t](#) \*config)  
*Initializes the global FTFx cache structure members.*
- [status\\_t FTFx\\_CACHE\\_ClearCachePrefetchSpeculation](#) ([ftfx\\_cache\\_config\\_t](#) \*config, bool isPre-Process)  
*Process the cache/prefetch/speculation to the flash.*
- [status\\_t FTFx\\_CACHE\\_PflashSetPrefetchSpeculation](#) ([ftfx\\_prefetch\\_speculation\\_status\\_t](#) \*speculation-Status)  
*Sets the PFlash prefetch speculation to the intended speculation status.*
- [status\\_t FTFx\\_CACHE\\_PflashGetPrefetchSpeculation](#) ([ftfx\\_prefetch\\_speculation\\_status\\_t](#) \*speculation-Status)  
*Gets the PFlash prefetch speculation status.*

### 19.3.2 Data Structure Documentation

#### 19.3.2.1 struct [ftfx\\_prefetch\\_speculation\\_status\\_t](#)

##### Data Fields

- bool [instructionOff](#)  
*Instruction speculation.*
- bool [dataOff](#)  
*Data speculation.*



#### 19.3.2.1.0.41 Field Documentation

19.3.2.1.0.41.1 `bool ftfx_prefetch_speculation_status_t::instructionOff`

19.3.2.1.0.41.2 `bool ftfx_prefetch_speculation_status_t::dataOff`

#### 19.3.2.2 struct ftfx\_cache\_config\_t

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

#### Data Fields

- `uint8_t flashMemoryIndex`  
0 - primary flash; 1 - secondary flash
- `function_bit_operation_ptr_t bitOperFuncAddr`  
An buffer point to the flash execute-in-RAM function.

#### 19.3.2.2.0.42 Field Documentation

19.3.2.2.0.42.1 `function_bit_operation_ptr_t ftfx_cache_config_t::bitOperFuncAddr`

### 19.3.3 Enumeration Type Documentation

#### 19.3.3.1 enum \_ftfx\_cache\_ram\_func\_constants

Enumerator

*kFTFx\_CACHE\_RamFuncMaxSizeInWords* The maximum size of execute-in-RAM function.

### 19.3.4 Function Documentation

#### 19.3.4.1 `status_t FTFx_CACHE_Init ( ftfx_cache_config_t * config )`

This function checks and initializes the Flash module for the other FTFx cache APIs.

Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
|---------------|------------------------------------------------------|

Return values

|                                                  |                                           |
|--------------------------------------------------|-------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.            |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.          |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available. |

#### 19.3.4.2 **status\_t FTFx\_CACHE\_ClearCachePrefetchSpeculation ( ftfx\_cache\_config\_t \* config, bool isPreProcess )**

Parameters

|                     |                                                                      |
|---------------------|----------------------------------------------------------------------|
| <i>config</i>       | A pointer to the storage for the driver runtime state.               |
| <i>isPreProcess</i> | The possible option used to control flash cache/prefetch/speculation |

Return values

|                                                  |                                           |
|--------------------------------------------------|-------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.            |
| <i>kStatus_FTFx_InvalidArgument</i>              | Invalid argument is provided.             |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available. |

#### 19.3.4.3 **status\_t FTFx\_CACHE\_PflashSetPrefetchSpeculation ( ftfx\_prefetch\_speculation\_status\_t \* speculationStatus )**

Parameters

|                           |                                                                                   |
|---------------------------|-----------------------------------------------------------------------------------|
| <i>speculation-Status</i> | The expected protect status to set to the PFlash protection register. Each bit is |
|---------------------------|-----------------------------------------------------------------------------------|

Return values

|                                              |                                                     |
|----------------------------------------------|-----------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                  | API was executed successfully.                      |
| <i>kStatus_FTFx_InvalidSpeculationOption</i> | An invalid speculation option argument is provided. |

#### 19.3.4.4 **status\_t FTFx\_CACHE\_PflashGetPrefetchSpeculation ( ftfx\_prefetch\_speculation\_status\_t \* speculationStatus )**

## Parameters

|                                |                                               |
|--------------------------------|-----------------------------------------------|
| <i>speculation-<br/>Status</i> | Speculation status returned by the PFlash IP. |
|--------------------------------|-----------------------------------------------|

## Return values

|                             |                                |
|-----------------------------|--------------------------------|
| <i>kStatus_FTFx_Success</i> | API was executed successfully. |
|-----------------------------|--------------------------------|

## Ftftx FLEXNVM Driver

### 19.4.1 Overview

#### Data Structures

- struct [flexnvm\\_config\\_t](#)  
*Flexnvm driver state information. [More...](#)*

#### Enumerations

- enum [flexnvm\\_property\\_tag\\_t](#) {  
[kFLEXNVM\\_PropertyDflashSectorSize](#) = 0x00U,  
[kFLEXNVM\\_PropertyDflashTotalSize](#) = 0x01U,  
[kFLEXNVM\\_PropertyDflashBlockSize](#) = 0x02U,  
[kFLEXNVM\\_PropertyDflashBlockCount](#) = 0x03U,  
[kFLEXNVM\\_PropertyDflashBlockBaseAddr](#) = 0x04U,  
[kFLEXNVM\\_PropertyAliasDflashBlockBaseAddr](#) = 0x05U,  
[kFLEXNVM\\_PropertyFlexRamBlockBaseAddr](#) = 0x06U,  
[kFLEXNVM\\_PropertyFlexRamTotalSize](#) = 0x07U,  
[kFLEXNVM\\_PropertyEepromTotalSize](#) = 0x08U }  
*Enumeration for various flexnvm properties.*

#### Functions

- [status\\_t FLEXNVM\\_EepromWrite](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs the EEPROM with data at locations passed in through parameters.*

#### Initialization

- [status\\_t FLEXNVM\\_Init](#) ([flexnvm\\_config\\_t](#) \*config)  
*Initializes the global flash properties structure members.*

#### Erasing

- [status\\_t FLEXNVM\\_DflashErase](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)  
*Erases the Dflash sectors encompassed by parameters passed into function.*
- [status\\_t FLEXNVM\\_EraseAll](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t key)  
*Erases entire flexnvm.*

## Programming

- [status\\_t FLEXNVM\\_DflashProgram](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters.*
- [status\\_t FLEXNVM\\_DflashProgramSection](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters via the Program Section command.*
- [status\\_t FLEXNVM\\_ProgramPartition](#) ([flexnvm\\_config\\_t](#) \*config, [ftfx\\_partition\\_flexram\\_load\\_opt\\_t](#) option, uint32\_t eepromDataSizeCode, uint32\_t flexnvmPartitionCode)  
*Prepares the FlexNVM block for use as data flash, EEPROM backup, or a combination of both and initializes the FlexRAM.*

## Reading

- [status\\_t FLEXNVM\\_ReadResource](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint8\_t \*dst, uint32\_t lengthInBytes, [ftfx\\_read\\_resource\\_opt\\_t](#) option)  
*Reads the resource with data at locations passed in through parameters.*

## Verification

- [status\\_t FLEXNVM\\_DflashVerifyErase](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, [ftfx\\_margin\\_value\\_t](#) margin)  
*Verifies an erasure of the desired flash area at a specified margin level.*
- [status\\_t FLEXNVM\\_VerifyEraseAll](#) ([flexnvm\\_config\\_t](#) \*config, [ftfx\\_margin\\_value\\_t](#) margin)  
*Verifies erasure of the entire flash at a specified margin level.*
- [status\\_t FLEXNVM\\_DflashVerifyProgram](#) ([flexnvm\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \*expectedData, [ftfx\\_margin\\_value\\_t](#) margin, uint32\_t \*failedAddress, uint32\_t \*failedData)  
*Verifies programming of the desired flash area at a specified margin level.*

## Security

- [status\\_t FLEXNVM\\_GetSecurityState](#) ([flexnvm\\_config\\_t](#) \*config, [ftfx\\_security\\_state\\_t](#) \*state)  
*Returns the security state via the pointer passed into the function.*
- [status\\_t FLEXNVM\\_SecurityBypass](#) ([flexnvm\\_config\\_t](#) \*config, const uint8\_t \*backdoorKey)  
*Allows users to bypass security with a backdoor key.*

## FlexRAM

- [status\\_t FLEXNVM\\_SetFlexramFunction](#) ([flexnvm\\_config\\_t](#) \*config, [ftfx\\_flexram\\_func\\_opt\\_t](#) option)  
*Sets the FlexRAM function command.*

## Flash Protection Utilities

- `status_t FLEXNVM_DflashSetProtection (flexnvm_config_t *config, uint8_t protectStatus)`  
*Sets the DFlash protection to the intended protection status.*
- `status_t FLEXNVM_DflashGetProtection (flexnvm_config_t *config, uint8_t *protectStatus)`  
*Gets the DFlash protection status.*
- `status_t FLEXNVM_EepromSetProtection (flexnvm_config_t *config, uint8_t protectStatus)`  
*Sets the EEPROM protection to the intended protection status.*
- `status_t FLEXNVM_EepromGetProtection (flexnvm_config_t *config, uint8_t *protectStatus)`  
*Gets the EEPROM protection status.*

## Properties

- `status_t FLEXNVM_GetProperty (flexnvm_config_t *config, flexnvm_property_tag_t whichProperty, uint32_t *value)`  
*Returns the desired flexnvm property.*

## 19.4.2 Data Structure Documentation

### 19.4.2.1 struct flexnvm\_config\_t

An instance of this structure is allocated by the user of the Flexnvm driver and passed into each of the driver APIs.

## 19.4.3 Enumeration Type Documentation

### 19.4.3.1 enum flexnvm\_property\_tag\_t

Enumerator

***kFLEXNVM\_PropertyDflashSectorSize*** Dflash sector size property.  
***kFLEXNVM\_PropertyDflashTotalSize*** Dflash total size property.  
***kFLEXNVM\_PropertyDflashBlockSize*** Dflash block size property.  
***kFLEXNVM\_PropertyDflashBlockCount*** Dflash block count property.  
***kFLEXNVM\_PropertyDflashBlockBaseAddr*** Dflash block base address property.  
***kFLEXNVM\_PropertyAliasDflashBlockBaseAddr*** Dflash block base address Alias property.  
***kFLEXNVM\_PropertyFlexRamBlockBaseAddr*** FlexRam block base address property.  
***kFLEXNVM\_PropertyFlexRamTotalSize*** FlexRam total size property.  
***kFLEXNVM\_PropertyEepromTotalSize*** EEPROM total size property.

## 19.4.4 Function Documentation

### 19.4.4.1 `status_t FLEXNVM_Init ( flexnvm_config_t * config )`

This function checks and initializes the Flash module for the other Flash APIs.

## Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
|---------------|------------------------------------------------------|

## Return values

|                                                  |                                           |
|--------------------------------------------------|-------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.            |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.          |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available. |
| <i>kStatus_FTFx_PartitionStatusUpdateFailure</i> | Failed to update the partition status.    |

#### 19.4.4.2 status\_t FLEXNVM\_DflashErase ( flexnvm\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, uint32\_t *key* )

This function erases the appropriate number of flash sectors based on the desired start address and length.

## Parameters

|                      |                                                                                                                                            |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | The pointer to the storage for the driver runtime state.                                                                                   |
| <i>start</i>         | The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.                                                   |
| <i>key</i>           | The value used to validate all flash erase APIs.                                                                                           |

## Return values

|                                     |                                                                                                                                                     |
|-------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully; the appropriate number of date flash sectors based on the desired start address and length were erased successfully. |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided.                                                                                                                    |
| <i>kStatus_FTFx_AlignmentError</i>  | The parameter is not aligned with the specified baseline.                                                                                           |



|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Address-Error</i>                 | The address is out of range.                                            |
| <i>kStatus_FTFx_EraseKey-Error</i>                | The API erase key is invalid.                                           |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_-ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_-CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.4.4.3 status\_t FLEXNVM\_EraseAll ( flexnvm\_config\_t \* config, uint32\_t key )

Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
| <i>key</i>    | A value used to validate all flash erase APIs.       |

Return values

|                                                   |                                                                                 |
|---------------------------------------------------|---------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the entire flexnvm has been erased successfully. |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                                                |
| <i>kStatus_FTFx_EraseKey-Error</i>                | API erase key is invalid.                                                       |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                       |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                          |

|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>                | Run-time error during command execution.                                |
| <i>kStatus_FTFx_Partition-StatusUpdateFailure</i> | Failed to update the partition status.                                  |

#### 19.4.4.4 status\_t FLEXNVM\_DflashProgram ( flexnvm\_config\_t \* config, uint32\_t start, uint8\_t \* src, uint32\_t lengthInBytes )

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Return values

|                                                   |                                                                                                                     |
|---------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the desired data have been successfully programmed into specified data flash region. |
| <i>kStatus_FTFx_InvalidArgument</i>               | An invalid argument is provided.                                                                                    |
| <i>kStatus_FTFx_AlignmentError</i>                | Parameter is not aligned with the specified baseline.                                                               |
| <i>kStatus_FTFx_Address-Error</i>                 | Address is out of range.                                                                                            |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                           |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Access-Error</i>        | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.4.4.5 **status\_t FLEXNVM\_DflashProgramSection ( flexnvm\_config\_t \* config, uint32\_t start, uint8\_t \* src, uint32\_t lengthInBytes )**

This function programs the flash memory with the desired data for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Return values

|                                           |                                                                                                                   |
|-------------------------------------------|-------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>               | API was executed successfully; the desired data have been successfully programmed into specified data flash area. |
| <i>kStatus_FTFx_Invalid-Argument</i>      | An invalid argument is provided.                                                                                  |
| <i>kStatus_FTFx-AlignmentError</i>        | Parameter is not aligned with specified baseline.                                                                 |
| <i>kStatus_FTFx_Address-Error</i>         | Address is out of range.                                                                                          |
| <i>kStatus_FTFx_Set-FlexramAsRamError</i> | Failed to set flexram as RAM.                                                                                     |

|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>                | Run-time error during command execution.                                |
| <i>kStatus_FTFx_Recover-FlexramAsEepromError</i>  | Failed to recover FlexRAM as EEPROM.                                    |

#### 19.4.4.6 status\_t FLEXNVM\_ProgramPartition ( flexnvm\_config\_t \* config, ftfx\_partition\_flexram\_load\_opt\_t option, uint32\_t eepromDataSizeCode, uint32\_t flexnvmPartitionCode )

##### Parameters

|                              |                                                                                                                          |
|------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>                | Pointer to storage for the driver runtime state.                                                                         |
| <i>option</i>                | The option used to set FlexRAM load behavior during reset.                                                               |
| <i>eepromData-SizeCode</i>   | Determines the amount of FlexRAM used in each of the available EEPROM subsystems.                                        |
| <i>flexnvm-PartitionCode</i> | Specifies how to split the FlexNVM block between data flash memory and EEPROM backup memory supporting EEPROM functions. |

##### Return values

|                                                   |                                                                                                                                     |
|---------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the FlexNVM block for use as data flash, EEPROM backup, or a combination of both have been Prepared. |
| <i>kStatus_FTFx_Invalid-Argument</i>              | Invalid argument is provided.                                                                                                       |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                           |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                                                                              |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>      | Run-time error during command execution.                                |

#### 19.4.4.7 status\_t FLEXNVM\_ReadResource ( flexnvm\_config\_t \* config, uint32\_t start, uint8\_t \* dst, uint32\_t lengthInBytes, ftfx\_read\_resource\_opt\_t option )

This function reads the flash memory with the desired location for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                  |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.   |
| <i>dst</i>           | A pointer to the destination buffer of data that is used to store data to be read.      |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be read. Must be word-aligned. |
| <i>option</i>        | The resource option which indicates which area should be read back.                     |

Return values

|                                                  |                                                                                                                                            |
|--------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the data have been read successfully from program flash IFR, data flash IFR space, and the Version ID field |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                                                                           |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with the specified baseline.                                                                                      |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                                                  |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                                                                                     |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.4.4.8 status\_t FLEXNVM\_DflashVerifyErase ( flexnvm\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, ftfx\_margin\_value\_t margin )

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

Parameters

|                      |                                                                                                                                              |
|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                       |
| <i>start</i>         | The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.                                                  |
| <i>margin</i>        | Read margin choice.                                                                                                                          |

Return values

|                                                  |                                                                                    |
|--------------------------------------------------|------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the specified data flash region is in erased state. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                   |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                                  |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                           |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                          |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                             |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.4.4.9 status\_t FLEXNVM\_VerifyEraseAll ( flexnvm\_config\_t \* config, ftfx\_margin\_value\_t margin )

This function checks whether the flash is erased to the specified read margin level.

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>margin</i> | Read margin choice.                                    |

Return values

|                                                  |                                                                              |
|--------------------------------------------------|------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the entire flexnvm region is in erased state. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                             |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                    |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                       |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.      |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                                 |

#### 19.4.4.10 status\_t FLEXNVM\_DflashVerifyProgram ( flexnvm\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \* expectedData, ftfx\_margin\_value\_t margin, uint32\_t \* failedAddress, uint32\_t \* failedData )

This function verifies the data programmed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

## Parameters

|                      |                                                                                                                                                                     |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                              |
| <i>start</i>         | The start address of the desired flash memory to be verified. Must be word-aligned.                                                                                 |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.                                                                         |
| <i>expectedData</i>  | A pointer to the expected data that is to be verified against.                                                                                                      |
| <i>margin</i>        | Read margin choice.                                                                                                                                                 |
| <i>failedAddress</i> | A pointer to the returned failing address.                                                                                                                          |
| <i>failedData</i>    | A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure. |

## Return values

|                                                  |                                                                                                                   |
|--------------------------------------------------|-------------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully; the desired data hve been programed successfully into specified data flash region. |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                                                                  |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                                                                 |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                                                          |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                                         |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                                                            |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.                                           |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                                                                      |

#### 19.4.4.11 **status\_t FLEXNVM\_GetSecurityState ( flexnvm\_config\_t \* config, ftfx\_security\_state\_t \* state )**

This function retrieves the current flash security status, including the security enabling state and the back-door key enabling state.



## Parameters

|               |                                                                       |
|---------------|-----------------------------------------------------------------------|
| <i>config</i> | A pointer to storage for the driver runtime state.                    |
| <i>state</i>  | A pointer to the value returned for the current security status code: |

## Return values

|                                      |                                                                                   |
|--------------------------------------|-----------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully; the security state of flexnvm was stored to state. |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided.                                                  |

#### 19.4.4.12 status\_t FLEXNVM\_SecurityBypass ( flexnvm\_config\_t \* *config*, const uint8\_t \* *backdoorKey* )

If the MCU is in secured state, this function unsecures the MCU by comparing the provided backdoor key with ones in the flash configuration field.

## Parameters

|                    |                                                           |
|--------------------|-----------------------------------------------------------|
| <i>config</i>      | A pointer to the storage for the driver runtime state.    |
| <i>backdoorKey</i> | A pointer to the user buffer containing the backdoor key. |

## Return values

|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully.                                          |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |

|                                     |                                              |
|-------------------------------------|----------------------------------------------|
| <i>kStatus_FTFx_-CommandFailure</i> | Run-time error during the command execution. |
|-------------------------------------|----------------------------------------------|

#### 19.4.4.13 status\_t FLEXNVM\_SetFlexramFunction ( flexnvm\_config\_t \* *config*, ftfx\_flexram\_func\_opt\_t *option* )

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>option</i> | The option used to set the work mode of FlexRAM.       |

Return values

|                                                   |                                                                                              |
|---------------------------------------------------|----------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully; the FlexRAM has been successfully configured as RAM or EEPROM |
| <i>kStatus_FTFx_InvalidArgument</i>               | An invalid argument is provided.                                                             |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                                                    |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                                       |
| <i>kStatus_FTFx_-ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas.                      |
| <i>kStatus_FTFx_-CommandFailure</i>               | Run-time error during the command execution.                                                 |

#### 19.4.4.14 status\_t FLEXNVM\_EepromWrite ( flexnvm\_config\_t \* *config*, uint32\_t *start*, uint8\_t \* *src*, uint32\_t *lengthInBytes* )

This function programs the emulated EEPROM with the desired data for a given flash area as determined by the start address and length.

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
|---------------|--------------------------------------------------------|

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

## Return values

|                                              |                                                                                                                 |
|----------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                  | API was executed successfully; the desired data have been successfully programmed into specified eeprom region. |
| <i>kStatus_FTFx_InvalidArgument</i>          | An invalid argument is provided.                                                                                |
| <i>kStatus_FTFx_AddressError</i>             | Address is out of range.                                                                                        |
| <i>kStatus_FTFx_SetFlexramAsEepromError</i>  | Failed to set flexram as eeprom.                                                                                |
| <i>kStatus_FTFx_ProtectionViolation</i>      | The program/erase operation is requested to execute on protected areas.                                         |
| <i>kStatus_FTFx_RecoverFlexramAsRamError</i> | Failed to recover the FlexRAM as RAM.                                                                           |

#### 19.4.4.15 status\_t FLEXNVM\_DflashSetProtection ( flexnvm\_config\_t \* config, uint8\_t protectStatus )

## Parameters

|                      |                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                                                                                                                                                                                                                                                                            |
| <i>protectStatus</i> | The expected protect status to set to the DFlash protection register. Each bit corresponds to the protection of the 1/8 of the total DFlash. The least significant bit corresponds to the lowest address area of the DFlash. The most significant bit corresponds to the highest address area of the DFlash. There are two possible cases as shown below: 0: this area is protected. 1: this area is unprotected. |

## Return values

|                                          |                                                                          |
|------------------------------------------|--------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>              | API was executed successfully; the specified DFlash region is protected. |
| <i>kStatus_FTFx_Invalid-Argument</i>     | An invalid argument is provided.                                         |
| <i>kStatus_FTFx_-CommandNotSupported</i> | Flash API is not supported.                                              |
| <i>kStatus_FTFx_-CommandFailure</i>      | Run-time error during command execution.                                 |

#### 19.4.4.16 status\_t FLEXNVM\_DflashGetProtection ( flexnvm\_config\_t \* config, uint8\_t \* protectStatus )

Parameters

|                      |                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                                                                                                                                                                                                                                                            |
| <i>protectStatus</i> | DFlash Protect status returned by the PFlash IP. Each bit corresponds to the protection of the 1/8 of the total DFlash. The least significant bit corresponds to the lowest address area of the DFlash. The most significant bit corresponds to the highest address area of the DFlash, and so on. There are two possible cases as below: 0: this area is protected. 1: this area is unprotected. |

Return values

|                                          |                                  |
|------------------------------------------|----------------------------------|
| <i>kStatus_FTFx_Success</i>              | API was executed successfully.   |
| <i>kStatus_FTFx_Invalid-Argument</i>     | An invalid argument is provided. |
| <i>kStatus_FTFx_-CommandNotSupported</i> | Flash API is not supported.      |

#### 19.4.4.17 status\_t FLEXNVM\_EepromSetProtection ( flexnvm\_config\_t \* config, uint8\_t \* protectStatus )

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
|---------------|--------------------------------------------------------|

|                      |                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>protectStatus</i> | The expected protect status to set to the EEPROM protection register. Each bit corresponds to the protection of the 1/8 of the total EEPROM. The least significant bit corresponds to the lowest address area of the EEPROM. The most significant bit corresponds to the highest address area of EEPROM, and so on. There are two possible cases as shown below: 0: this area is protected. 1: this area is unprotected. |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

## Return values

|                                         |                                          |
|-----------------------------------------|------------------------------------------|
| <i>kStatus_FTFx_Success</i>             | API was executed successfully.           |
| <i>kStatus_FTFx_InvalidArgument</i>     | An invalid argument is provided.         |
| <i>kStatus_FTFx_CommandNotSupported</i> | Flash API is not supported.              |
| <i>kStatus_FTFx_CommandFailure</i>      | Run-time error during command execution. |

#### 19.4.4.18 status\_t FLEXNVM\_EepromGetProtection ( flexnvm\_config\_t \* config, uint8\_t \* protectStatus )

## Parameters

|                      |                                                                                                                                                                                                                                                                                                                                                                                        |
|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                                                                                                                                                                                                                                                 |
| <i>protectStatus</i> | DFlash Protect status returned by the PFlash IP. Each bit corresponds to the protection of the 1/8 of the total EEPROM. The least significant bit corresponds to the lowest address area of the EEPROM. The most significant bit corresponds to the highest address area of the EEPROM. There are two possible cases as below: 0: this area is protected. 1: this area is unprotected. |

## Return values

|                                         |                                  |
|-----------------------------------------|----------------------------------|
| <i>kStatus_FTFx_Success</i>             | API was executed successfully.   |
| <i>kStatus_FTFx_InvalidArgument</i>     | An invalid argument is provided. |
| <i>kStatus_FTFx_CommandNotSupported</i> | Flash API is not supported.      |

#### 19.4.4.19 status\_t FLEXNVM\_GetProperty ( flexnvm\_config\_t \* *config*, flexnvm\_property\_tag\_t *whichProperty*, uint32\_t \* *value* )

##### Parameters

|                      |                                                                                 |
|----------------------|---------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                          |
| <i>whichProperty</i> | The desired property from the list of properties in enum flexnvm_property_tag_t |
| <i>value</i>         | A pointer to the value returned for the desired flexnvm property.               |

##### Return values

|                                      |                                  |
|--------------------------------------|----------------------------------|
| <i>kStatus_FTFx_Success</i>          | API was executed successfully.   |
| <i>kStatus_FTFx_Invalid-Argument</i> | An invalid argument is provided. |
| <i>kStatus_FTFx_Unknown-Property</i> | An unknown property tag.         |

## ftfx feature

### 19.5.1 Overview

#### Modules

- [ftfx adapter](#)

#### Macros

- #define [FTFx\\_DRIVER\\_HAS\\_FLASH1\\_SUPPORT](#) (0U)  
*Indicates whether the secondary flash is supported in the Flash driver.*

#### FTFx configuration

- #define [FTFx\\_DRIVER\\_IS\\_FLASH\\_RESIDENT](#) 1U  
*Flash driver location.*
- #define [FTFx\\_DRIVER\\_IS\\_EXPORTED](#) 0U  
*Flash Driver Export option.*

#### Secondary flash configuration

- #define [FTFx\\_FLASH1\\_HAS\\_PROT\\_CONTROL](#) (0U)  
*Indicates whether the secondary flash has its own protection register in flash module.*
- #define [FTFx\\_FLASH1\\_HAS\\_XACC\\_CONTROL](#) (0U)  
*Indicates whether the secondary flash has its own Execute-Only access register in flash module.*

### 19.5.2 Macro Definition Documentation

#### 19.5.2.1 #define FTFx\_DRIVER\_IS\_FLASH\_RESIDENT 1U

Used for the flash resident application.

#### 19.5.2.2 #define FTFx\_DRIVER\_IS\_EXPORTED 0U

Used for the MCUXpresso SDK application.

#### 19.5.2.3 #define FTFx\_FLASH1\_HAS\_PROT\_CONTROL (0U)

#### 19.5.2.4 #define FTFx\_FLASH1\_HAS\_XACC\_CONTROL (0U)

### **19.5.3 ftfx adapter**



## ftfx controller

### 19.6.1 Overview

#### Modules

- [ftfx utilities](#)

#### Data Structures

- struct [ftfx\\_swap\\_state\\_config\\_t](#)  
*Flash Swap information. [More...](#)*
- struct [ftfx\\_spec\\_mem\\_t](#)  
*ftfx special memory access information. [More...](#)*
- struct [ftfx\\_mem\\_desc\\_t](#)  
*Flash memory descriptor. [More...](#)*
- struct [ftfx\\_ops\\_config\\_t](#)  
*Active FTFx information for the current operation. [More...](#)*
- struct [ftfx\\_ifr\\_desc\\_t](#)  
*Flash IFR memory descriptor. [More...](#)*
- struct [ftfx\\_config\\_t](#)  
*Flash driver state information. [More...](#)*

#### Enumerations

- enum [ftfx\\_partition\\_flexram\\_load\\_opt\\_t](#) {  
[kFTFx\\_PartitionFlexramLoadOptLoadedWithValidEepromData](#),  
[kFTFx\\_PartitionFlexramLoadOptNotLoaded](#) = 0x01U }  
*Enumeration for the FlexRAM load during reset option.*
- enum [ftfx\\_read\\_resource\\_opt\\_t](#) {  
[kFTFx\\_ResourceOptionFlashIfr](#),  
[kFTFx\\_ResourceOptionVersionId](#) = 0x01U }  
*Enumeration for the two possible options of flash read resource command.*
- enum [ftfx\\_margin\\_value\\_t](#) {  
[kFTFx\\_MarginValueNormal](#),  
[kFTFx\\_MarginValueUser](#),  
[kFTFx\\_MarginValueFactory](#),  
[kFTFx\\_MarginValueInvalid](#) }  
*Enumeration for supported FTFx margin levels.*
- enum [ftfx\\_security\\_state\\_t](#) {  
[kFTFx\\_SecurityStateNotSecure](#) = (int)0xc33cc33cu,  
[kFTFx\\_SecurityStateBackdoorEnabled](#) = (int)0x5aa55aa5u,  
[kFTFx\\_SecurityStateBackdoorDisabled](#) = (int)0x5ac33ca5u }  
*Enumeration for the three possible FTFx security states.*
- enum [ftfx\\_flexram\\_func\\_opt\\_t](#) {  
[kFTFx\\_FlexramFuncOptAvailableAsRam](#) = 0xFFU,

kFTFx\_FlexramFuncOptAvailableForEeprom = 0x00U }

*Enumeration for the two possible options of set FlexRAM function command.*

- enum ftfx\_swap\_control\_opt\_t {  
kFTFx\_SwapControlOptionInitializeSystem = 0x01U,  
kFTFx\_SwapControlOptionSetInUpdateState = 0x02U,  
kFTFx\_SwapControlOptionSetInCompleteState = 0x04U,  
kFTFx\_SwapControlOptionReportStatus = 0x08U,  
kFTFx\_SwapControlOptionDisableSystem = 0x10U }

*Enumeration for the possible options of Swap control commands.*

- enum ftfx\_swap\_state\_t {  
kFTFx\_SwapStateUninitialized = 0x00U,  
kFTFx\_SwapStateReady = 0x01U,  
kFTFx\_SwapStateUpdate = 0x02U,  
kFTFx\_SwapStateUpdateErased = 0x03U,  
kFTFx\_SwapStateComplete = 0x04U,  
kFTFx\_SwapStateDisabled = 0x05U }

*Enumeration for the possible flash Swap status.*

- enum ftfx\_swap\_block\_status\_t {  
kFTFx\_SwapBlockStatusLowerHalfProgramBlocksAtZero,  
kFTFx\_SwapBlockStatusUpperHalfProgramBlocksAtZero }

*Enumeration for the possible flash Swap block status.*

- enum \_ftfx\_memory\_type

*Enumeration for FTFx memory type.*

## FTFx status

- enum {
  - kStatus\_FTFx\_Success = MAKE\_STATUS(kStatusGroupGeneric, 0),
  - kStatus\_FTFx\_InvalidArgument = MAKE\_STATUS(kStatusGroupGeneric, 4),
  - kStatus\_FTFx\_SizeError = MAKE\_STATUS(kStatusGroupFtfxDriver, 0),
  - kStatus\_FTFx\_AlignmentError,
  - kStatus\_FTFx\_AddressError = MAKE\_STATUS(kStatusGroupFtfxDriver, 2),
  - kStatus\_FTFx\_AccessError,
  - kStatus\_FTFx\_ProtectionViolation,
  - kStatus\_FTFx\_CommandFailure,
  - kStatus\_FTFx\_UnknownProperty = MAKE\_STATUS(kStatusGroupFtfxDriver, 6),
  - kStatus\_FTFx\_EraseKeyError = MAKE\_STATUS(kStatusGroupFtfxDriver, 7),
  - kStatus\_FTFx\_RegionExecuteOnly = MAKE\_STATUS(kStatusGroupFtfxDriver, 8),
  - kStatus\_FTFx\_ExecuteInRamFunctionNotReady,
  - kStatus\_FTFx\_PartitionStatusUpdateFailure,
  - kStatus\_FTFx\_SetFlexramAsEepromError,
  - kStatus\_FTFx\_RecoverFlexramAsRamError,
  - kStatus\_FTFx\_SetFlexramAsRamError = MAKE\_STATUS(kStatusGroupFtfxDriver, 13),
  - kStatus\_FTFx\_RecoverFlexramAsEepromError,
  - kStatus\_FTFx\_CommandNotSupported = MAKE\_STATUS(kStatusGroupFtfxDriver, 15),
  - kStatus\_FTFx\_SwapSystemNotInUninitialized,
  - kStatus\_FTFx\_SwapIndicatorAddressError,
  - kStatus\_FTFx\_ReadOnlyProperty = MAKE\_STATUS(kStatusGroupFtfxDriver, 18),
  - kStatus\_FTFx\_InvalidPropertyValue,
  - kStatus\_FTFx\_InvalidSpeculationOption,
  - kStatus\_FTFx\_CommandOperationInProgress }

*FTFx driver status codes.*
- #define kStatusGroupGeneric 0
 

*FTFx driver status group.*
- #define kStatusGroupFtfxDriver 1

## FTFx API key

- enum \_ftfx\_driver\_api\_keys { kFTFx\_ApiEraseKey = FOUR\_CHAR\_CODE('k', 'f', 'e', 'k') }
 

*Enumeration for FTFx driver API keys.*

## Initialization

- void FTFx\_API\_Init (ftfx\_config\_t \*config)
 

*Initializes the global flash properties structure members.*
- status\_t FTFx\_API\_UpdateFlexnvmPartitionStatus (ftfx\_config\_t \*config)
 

*Updates FlexNVM memory partition status according to data flash 0 IFR.*

## Erasing

- [status\\_t FTFx\\_CMD\\_Erase](#) (ftfx\_config\_t \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)  
*Erases the flash sectors encompassed by parameters passed into function.*
- [status\\_t FTFx\\_CMD\\_EraseSectorNonBlocking](#) (ftfx\_config\_t \*config, uint32\_t start, uint32\_t key)  
*Erases the flash sectors encompassed by parameters passed into function.*
- [status\\_t FTFx\\_CMD\\_EraseAll](#) (ftfx\_config\_t \*config, uint32\_t key)  
*Erases entire flash.*
- [status\\_t FTFx\\_CMD\\_EraseAllExecuteOnlySegments](#) (ftfx\_config\_t \*config, uint32\_t key)  
*Erases all program flash execute-only segments defined by the FXACC registers.*

## Programming

- [status\\_t FTFx\\_CMD\\_Program](#) (ftfx\_config\_t \*config, uint32\_t start, const uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters.*
- [status\\_t FTFx\\_CMD\\_ProgramOnce](#) (ftfx\_config\_t \*config, uint32\_t index, const uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs Program Once Field through parameters.*
- [status\\_t FTFx\\_CMD\\_ProgramSection](#) (ftfx\_config\_t \*config, uint32\_t start, const uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters via the Program Section command.*
- [status\\_t FTFx\\_CMD\\_ProgramPartition](#) (ftfx\_config\_t \*config, [ftfx\\_partition\\_flexram\\_load\\_opt\\_t](#) option, uint32\_t eepromDataSizeCode, uint32\_t flexnvmPartitionCode)  
*Prepares the FlexNVM block for use as data flash, EEPROM backup, or a combination of both and initializes the FlexRAM.*

## Reading

- [status\\_t FTFx\\_CMD\\_ReadOnce](#) (ftfx\_config\_t \*config, uint32\_t index, uint8\_t \*dst, uint32\_t lengthInBytes)  
*Reads the Program Once Field through parameters.*
- [status\\_t FTFx\\_CMD\\_ReadResource](#) (ftfx\_config\_t \*config, uint32\_t start, uint8\_t \*dst, uint32\_t lengthInBytes, [ftfx\\_read\\_resource\\_opt\\_t](#) option)  
*Reads the resource with data at locations passed in through parameters.*

## Verification

- [status\\_t FTFx\\_CMD\\_VerifyErase](#) (ftfx\_config\_t \*config, uint32\_t start, uint32\_t lengthInBytes, [ftfx\\_margin\\_value\\_t](#) margin)  
*Verifies an erasure of the desired flash area at a specified margin level.*
- [status\\_t FTFx\\_CMD\\_VerifyEraseAll](#) (ftfx\_config\_t \*config, [ftfx\\_margin\\_value\\_t](#) margin)  
*Verifies erasure of the entire flash at a specified margin level.*
- [status\\_t FTFx\\_CMD\\_VerifyEraseAllExecuteOnlySegments](#) (ftfx\_config\_t \*config, [ftfx\\_margin\\_value\\_t](#) margin)

*Verifies whether the program flash execute-only segments have been erased to the specified read margin level.*

- [status\\_t FTFx\\_CMD\\_VerifyProgram](#) ([ftfx\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \*expectedData, [ftfx\\_margin\\_value\\_t](#) margin, uint32\_t \*failedAddress, uint32\_t \*failedData)

*Verifies programming of the desired flash area at a specified margin level.*

## Security

- [status\\_t FTFx\\_REG\\_GetSecurityState](#) ([ftfx\\_config\\_t](#) \*config, [ftfx\\_security\\_state\\_t](#) \*state)  
*Returns the security state via the pointer passed into the function.*
- [status\\_t FTFx\\_CMD\\_SecurityBypass](#) ([ftfx\\_config\\_t](#) \*config, const uint8\_t \*backdoorKey)  
*Allows users to bypass security with a backdoor key.*

## FlexRAM

- [status\\_t FTFx\\_CMD\\_SetFlexramFunction](#) ([ftfx\\_config\\_t](#) \*config, [ftfx\\_flexram\\_func\\_opt\\_t](#) option)  
*Sets the FlexRAM function command.*

## Swap

- [status\\_t FTFx\\_CMD\\_SwapControl](#) ([ftfx\\_config\\_t](#) \*config, uint32\_t address, [ftfx\\_swap\\_control\\_opt\\_t](#) option, [ftfx\\_swap\\_state\\_config\\_t](#) \*returnInfo)  
*Configures the Swap function or checks the swap state of the Flash module.*

## 19.6.2 Data Structure Documentation

### 19.6.2.1 struct [ftfx\\_swap\\_state\\_config\\_t](#)

#### Data Fields

- [ftfx\\_swap\\_state\\_t](#) flashSwapState  
*The current Swap system status.*
- [ftfx\\_swap\\_block\\_status\\_t](#) currentSwapBlockStatus  
*The current Swap block status.*
- [ftfx\\_swap\\_block\\_status\\_t](#) nextSwapBlockStatus  
*The next Swap block status.*

#### 19.6.2.1.0.43 Field Documentation

19.6.2.1.0.43.1 `ftfx_swap_state_t ftfx_swap_state_config_t::flashSwapState`

19.6.2.1.0.43.2 `ftfx_swap_block_status_t ftfx_swap_state_config_t::currentSwapBlockStatus`

19.6.2.1.0.43.3 `ftfx_swap_block_status_t ftfx_swap_state_config_t::nextSwapBlockStatus`

#### 19.6.2.2 struct `ftfx_spec_mem_t`

##### Data Fields

- `uint32_t base`  
*Base address of flash special memory.*
- `uint32_t size`  
*size of flash special memory.*
- `uint32_t count`  
*flash special memory count.*

#### 19.6.2.2.0.44 Field Documentation

19.6.2.2.0.44.1 `uint32_t ftfx_spec_mem_t::base`

19.6.2.2.0.44.2 `uint32_t ftfx_spec_mem_t::size`

19.6.2.2.0.44.3 `uint32_t ftfx_spec_mem_t::count`

#### 19.6.2.3 struct `ftfx_mem_desc_t`

##### Data Fields

- `uint32_t blockBase`  
*A base address of the flash block.*
- `uint32_t totalSize`  
*The size of the flash block.*
- `uint32_t sectorSize`  
*The size in bytes of a sector of flash.*
- `uint32_t blockCount`  
*A number of flash blocks.*
- `uint8_t type`  
*Type of flash block.*
- `uint8_t index`  
*Index of flash block.*

#### 19.6.2.3.0.45 Field Documentation

19.6.2.3.0.45.1 `uint8_t ftfx_mem_desc_t::type`

19.6.2.3.0.45.2 `uint8_t ftfx_mem_desc_t::index`

19.6.2.3.0.45.3 `uint32_t ftfx_mem_desc_t::totalSize`

19.6.2.3.0.45.4 `uint32_t ftfx_mem_desc_t::sectorSize`

19.6.2.3.0.45.5 `uint32_t ftfx_mem_desc_t::blockCount`

#### 19.6.2.4 struct `ftfx_ops_config_t`

##### Data Fields

- `uint32_t convertedAddress`  
*A converted address for the current flash type.*

#### 19.6.2.4.0.46 Field Documentation

19.6.2.4.0.46.1 `uint32_t ftfx_ops_config_t::convertedAddress`

#### 19.6.2.5 struct `ftfx_ifr_desc_t`

#### 19.6.2.6 struct `ftfx_config_t`

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

##### Data Fields

- `uint32_t flexramBlockBase`  
*The base address of the FlexRAM/acceleration RAM.*
- `uint32_t flexramTotalSize`  
*The size of the FlexRAM/acceleration RAM.*
- `uint16_t eepromTotalSize`  
*The size of EEPROM area which was partitioned from FlexRAM.*
- `function_ptr_t runCmdFuncAddr`  
*An buffer point to the flash execute-in-RAM function.*

#### 19.6.2.6.0.47 Field Documentation

##### 19.6.2.6.0.47.1 `function_ptr_t ftfx_config_t::runCmdFuncAddr`

### 19.6.3 Macro Definition Documentation

#### 19.6.3.1 `#define kStatusGroupGeneric 0`

### 19.6.4 Enumeration Type Documentation

#### 19.6.4.1 anonymous enum

##### Enumerator

***kStatus\_FTFx\_Success*** API is executed successfully.

***kStatus\_FTFx\_InvalidArgument*** Invalid argument.

***kStatus\_FTFx\_SizeError*** Error size.

***kStatus\_FTFx\_AlignmentError*** Parameter is not aligned with the specified baseline.

***kStatus\_FTFx\_AddressError*** Address is out of range.

***kStatus\_FTFx\_AccessError*** Invalid instruction codes and out-of bound addresses.

***kStatus\_FTFx\_ProtectionViolation*** The program/erase operation is requested to execute on protected areas.

***kStatus\_FTFx\_CommandFailure*** Run-time error during command execution.

***kStatus\_FTFx\_UnknownProperty*** Unknown property.

***kStatus\_FTFx\_EraseKeyError*** API erase key is invalid.

***kStatus\_FTFx\_RegionExecuteOnly*** The current region is execute-only.

***kStatus\_FTFx\_ExecuteInRamFunctionNotReady*** Execute-in-RAM function is not available.

***kStatus\_FTFx\_PartitionStatusUpdateFailure*** Failed to update partition status.

***kStatus\_FTFx\_SetFlexramAsEepromError*** Failed to set FlexRAM as EEPROM.

***kStatus\_FTFx\_RecoverFlexramAsRamError*** Failed to recover FlexRAM as RAM.

***kStatus\_FTFx\_SetFlexramAsRamError*** Failed to set FlexRAM as RAM.

***kStatus\_FTFx\_RecoverFlexramAsEepromError*** Failed to recover FlexRAM as EEPROM.

***kStatus\_FTFx\_CommandNotSupported*** Flash API is not supported.

***kStatus\_FTFx\_SwapSystemNotInUninitialized*** Swap system is not in an uninitialized state.

***kStatus\_FTFx\_SwapIndicatorAddressError*** The swap indicator address is invalid.

***kStatus\_FTFx\_ReadOnlyProperty*** The flash property is read-only.

***kStatus\_FTFx\_InvalidPropertyValue*** The flash property value is out of range.

***kStatus\_FTFx\_InvalidSpeculationOption*** The option of flash prefetch speculation is invalid.

***kStatus\_FTFx\_CommandOperationInProgress*** The option of flash command is processing.

#### 19.6.4.2 `enum _ftfx_driver_api_keys`



## Note

The resulting value is built with a byte order such that the string being readable in expected order when viewed in a hex editor, if the value is treated as a 32-bit little endian value.

## Enumerator

***kFTFx\_ApiEraseKey*** Key value used to validate all FTFx erase APIs.

## 19.6.4.3 enum ftfx\_partition\_flexram\_load\_opt\_t

## Enumerator

***kFTFx\_PartitionFlexramLoadOptLoadedWithValidEepromData*** FlexRAM is loaded with valid EEPROM data during reset sequence.

***kFTFx\_PartitionFlexramLoadOptNotLoaded*** FlexRAM is not loaded during reset sequence.

## 19.6.4.4 enum ftfx\_read\_resource\_opt\_t

## Enumerator

***kFTFx\_ResourceOptionFlashIfr*** Select code for Program flash 0 IFR, Program flash swap 0 IFR, Data flash 0 IFR.

***kFTFx\_ResourceOptionVersionId*** Select code for the version ID.

## 19.6.4.5 enum ftfx\_margin\_value\_t

## Enumerator

***kFTFx\_MarginValueNormal*** Use the 'normal' read level for 1s.

***kFTFx\_MarginValueUser*** Apply the 'User' margin to the normal read-1 level.

***kFTFx\_MarginValueFactory*** Apply the 'Factory' margin to the normal read-1 level.

***kFTFx\_MarginValueInvalid*** Not real margin level, Used to determine the range of valid margin level.

## 19.6.4.6 enum ftfx\_security\_state\_t

## Enumerator

***kFTFx\_SecurityStateNotSecure*** Flash is not secure.

***kFTFx\_SecurityStateBackdoorEnabled*** Flash backdoor is enabled.

***kFTFx\_SecurityStateBackdoorDisabled*** Flash backdoor is disabled.

#### 19.6.4.7 enum ftfx\_flexram\_func\_opt\_t

Enumerator

***kFTFx\_FlexramFuncOptAvailableAsRam*** An option used to make FlexRAM available as RAM.  
***kFTFx\_FlexramFuncOptAvailableForEeprom*** An option used to make FlexRAM available for E-EPROM.

#### 19.6.4.8 enum ftfx\_swap\_control\_opt\_t

Enumerator

***kFTFx\_SwapControlOptionInitializeSystem*** An option used to initialize the Swap system.  
***kFTFx\_SwapControlOptionSetInUpdateState*** An option used to set the Swap in an update state.  
***kFTFx\_SwapControlOptionSetInCompleteState*** An option used to set the Swap in a complete state.  
***kFTFx\_SwapControlOptionReportStatus*** An option used to report the Swap status.  
***kFTFx\_SwapControlOptionDisableSystem*** An option used to disable the Swap status.

#### 19.6.4.9 enum ftfx\_swap\_state\_t

Enumerator

***kFTFx\_SwapStateUninitialized*** Flash Swap system is in an uninitialized state.  
***kFTFx\_SwapStateReady*** Flash Swap system is in a ready state.  
***kFTFx\_SwapStateUpdate*** Flash Swap system is in an update state.  
***kFTFx\_SwapStateUpdateErased*** Flash Swap system is in an updateErased state.  
***kFTFx\_SwapStateComplete*** Flash Swap system is in a complete state.  
***kFTFx\_SwapStateDisabled*** Flash Swap system is in a disabled state.

#### 19.6.4.10 enum ftfx\_swap\_block\_status\_t

Enumerator

***kFTFx\_SwapBlockStatusLowerHalfProgramBlocksAtZero*** Swap block status is that lower half program block at zero.  
***kFTFx\_SwapBlockStatusUpperHalfProgramBlocksAtZero*** Swap block status is that upper half program block at zero.

### 19.6.5 Function Documentation

#### 19.6.5.1 void FTFx\_API\_Init ( ftfx\_config\_t \* *config* )

This function checks and initializes the Flash module for the other Flash APIs.

## Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
|---------------|------------------------------------------------------|

**19.6.5.2 status\_t FTFx\_API\_UpdateFlexnvmPartitionStatus ( ftfx\_config\_t \* *config* )**

This function updates FlexNVM memory partition status.

## Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
|---------------|------------------------------------------------------|

## Return values

|                                                   |                                        |
|---------------------------------------------------|----------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully.         |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.       |
| <i>kStatus_FTFx_Partition-StatusUpdateFailure</i> | Failed to update the partition status. |

**19.6.5.3 status\_t FTFx\_CMD\_Erase ( ftfx\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, uint32\_t *key* )**

This function erases the appropriate number of flash sectors based on the desired start address and length.

## Parameters

|                      |                                                                                                                                            |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | The pointer to the storage for the driver runtime state.                                                                                   |
| <i>start</i>         | The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.                                                   |
| <i>key</i>           | The value used to validate all flash erase APIs.                                                                                           |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_AlignmentError</i>               | The parameter is not aligned with the specified baseline.               |
| <i>kStatus_FTFx_AddressError</i>                 | The address is out of range.                                            |
| <i>kStatus_FTFx_EraseKeyError</i>                | The API erase key is invalid.                                           |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.4 status\_t FTFx\_CMD\_EraseSectorNonBlocking ( ftfx\_config\_t \* config, uint32\_t start, uint32\_t key )

This function erases one flash sector size based on the start address.

Parameters

|               |                                                                                                                                            |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i> | The pointer to the storage for the driver runtime state.                                                                                   |
| <i>start</i>  | The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>key</i>    | The value used to validate all flash erase APIs.                                                                                           |

Return values

|                                     |                                  |
|-------------------------------------|----------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully.   |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided. |

|                                                  |                                                           |
|--------------------------------------------------|-----------------------------------------------------------|
| <i>kStatus_FTFx_AlignmentError</i>               | The parameter is not aligned with the specified baseline. |
| <i>kStatus_FTFx_AddressError</i>                 | The address is out of range.                              |
| <i>kStatus_FTFx_EraseKeyError</i>                | The API erase key is invalid.                             |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                 |

#### 19.6.5.5 status\_t FTFx\_CMD\_EraseAll ( ftfx\_config\_t \* config, uint32\_t key )

Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
| <i>key</i>    | A value used to validate all flash erase APIs.       |

Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_EraseKeyError</i>                | API erase key is invalid.                                               |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during command execution.                                |
| <i>kStatus_FTFx_PartitionStatusUpdateFailure</i> | Failed to update the partition status.                                  |

#### 19.6.5.6 status\_t FTFx\_CMD\_EraseAllExecuteOnlySegments ( ftfx\_config\_t \* config, uint32\_t key )

## Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
| <i>key</i>    | A value used to validate all flash erase APIs.       |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_EraseKeyError</i>                | API erase key is invalid.                                               |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

### 19.6.5.7 status\_t FTFx\_CMD\_Program ( ftfx\_config\_t \* *config*, uint32\_t *start*, const uint8\_t \* *src*, uint32\_t *lengthInBytes* )

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

## Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with the specified baseline.                   |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.8 **status\_t FTFx\_CMD\_ProgramOnce ( ftfx\_config\_t \* *config*, uint32\_t *index*, const uint8\_t \* *src*, uint32\_t *lengthInBytes* )**

This function programs the Program Once Field with the desired data for a given flash area as determined by the index and length.

## Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>index</i>         | The index indicating which area of the Program Once Field to be programmed.                   |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the Program Once Field.  |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.9 status\_t FTFx\_CMD\_ProgramSection ( ftfx\_config\_t \* *config*, uint32\_t *start*, const uint8\_t \* *src*, uint32\_t *lengthInBytes* )

This function programs the flash memory with the desired data for a given flash area as determined by the start address and length.

## Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

## Return values

|                                     |                                  |
|-------------------------------------|----------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully.   |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided. |



|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                       |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                |
| <i>kStatus_FTFx_SetFlexramAsRamError</i>         | Failed to set flexram as RAM.                                           |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during command execution.                                |
| <i>kStatus_FTFx_RecoverFlexramAsEepromError</i>  | Failed to recover FlexRAM as EEPROM.                                    |

**19.6.5.10** `status_t FTFx_CMD_ProgramPartition ( ftfx_config_t * config, ftfx_partition_flexram_load_opt_t option, uint32_t eepromDataSizeCode, uint32_t flexnvmPartitionCode )`

Parameters

|                             |                                                                                                                          |
|-----------------------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>               | Pointer to storage for the driver runtime state.                                                                         |
| <i>option</i>               | The option used to set FlexRAM load behavior during reset.                                                               |
| <i>eepromDataSizeCode</i>   | Determines the amount of FlexRAM used in each of the available EEPROM subsystems.                                        |
| <i>flexnvmPartitionCode</i> | Specifies how to split the FlexNVM block between data flash memory and EEPROM backup memory supporting EEPROM functions. |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | Invalid argument is provided.                                           |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during command execution.                                |

#### 19.6.5.11 **status\_t FTFx\_CMD\_ReadOnce ( ftfx\_config\_t \* config, uint32\_t index, uint8\_t \* dst, uint32\_t lengthInBytes )**

This function reads the read once feild with given index and length.

## Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>index</i>         | The index indicating the area of program once field to be read.                               |
| <i>dst</i>           | A pointer to the destination buffer of data that is used to store data to be read.            |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

## Return values

|                                                  |                                           |
|--------------------------------------------------|-------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.            |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.          |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available. |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Access-Error</i>        | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.6.5.12 status\_t FTFx\_CMD\_ReadResource ( ftfx\_config\_t \* config, uint32\_t start, uint8\_t \* dst, uint32\_t lengthInBytes, ftfx\_read\_resource\_opt\_t option )

This function reads the flash memory with the desired location for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                  |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.   |
| <i>dst</i>           | A pointer to the destination buffer of data that is used to store data to be read.      |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be read. Must be word-aligned. |
| <i>option</i>        | The resource option which indicates which area should be read back.                     |

Return values

|                                                   |                                                        |
|---------------------------------------------------|--------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                       | API was executed successfully.                         |
| <i>kStatus_FTFx_Invalid-Argument</i>              | An invalid argument is provided.                       |
| <i>kStatus_FTFx-AlignmentError</i>                | Parameter is not aligned with the specified baseline.  |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.              |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses. |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.6.5.13 **status\_t FTFx\_CMD\_VerifyErase ( ftfx\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, ftfx\_margin\_value\_t *margin* )**

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

Parameters

|                      |                                                                                                                                              |
|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                       |
| <i>start</i>         | The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.                                                  |
| <i>margin</i>        | Read margin choice.                                                                                                                          |

Return values

|                                                  |                                                        |
|--------------------------------------------------|--------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                         |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                       |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.      |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                               |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.              |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses. |

|                                         |                                                                         |
|-----------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_ProtectionViolation</i> | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>      | Run-time error during the command execution.                            |

#### 19.6.5.14 **status\_t FTFx\_CMD\_VerifyEraseAll ( ftfx\_config\_t \* *config*, ftfx\_margin\_value\_t *margin* )**

This function checks whether the flash is erased to the specified read margin level.

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>margin</i> | Read margin choice.                                    |

Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.15 **status\_t FTFx\_CMD\_VerifyEraseAllExecuteOnlySegments ( ftfx\_config\_t \* *config*, ftfx\_margin\_value\_t *margin* )**

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>margin</i> | Read margin choice.                                    |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

**19.6.5.16** `status_t FTFx_CMD_VerifyProgram ( ftfx_config_t * config, uint32_t start, uint32_t lengthInBytes, const uint8_t * expectedData, ftfx_margin_value_t margin, uint32_t * failedAddress, uint32_t * failedData )`

This function verifies the data programmed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

## Parameters

|                      |                                                                                                                                                                     |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                              |
| <i>start</i>         | The start address of the desired flash memory to be verified. Must be word-aligned.                                                                                 |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.                                                                         |
| <i>expectedData</i>  | A pointer to the expected data that is to be verified against.                                                                                                      |
| <i>margin</i>        | Read margin choice.                                                                                                                                                 |
| <i>failedAddress</i> | A pointer to the returned failing address.                                                                                                                          |
| <i>failedData</i>    | A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure. |

## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_AlignmentError</i>               | Parameter is not aligned with specified baseline.                       |
| <i>kStatus_FTFx_AddressError</i>                 | Address is out of range.                                                |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.17 status\_t FTFx\_REG\_GetSecurityState ( ftfx\_config\_t \* *config*, ftfx\_security\_state\_t \* *state* )

This function retrieves the current flash security status, including the security enabling state and the back-door key enabling state.

## Parameters

|               |                                                                       |
|---------------|-----------------------------------------------------------------------|
| <i>config</i> | A pointer to storage for the driver runtime state.                    |
| <i>state</i>  | A pointer to the value returned for the current security status code: |

## Return values

|                                     |                                  |
|-------------------------------------|----------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully.   |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided. |

#### 19.6.5.18 **status\_t FTFx\_CMD\_SecurityBypass ( ftfx\_config\_t \* *config*, const uint8\_t \* *backdoorKey* )**

If the MCU is in secured state, this function unsecures the MCU by comparing the provided backdoor key with ones in the flash configuration field.

Parameters

|                    |                                                           |
|--------------------|-----------------------------------------------------------|
| <i>config</i>      | A pointer to the storage for the driver runtime state.    |
| <i>backdoorKey</i> | A pointer to the user buffer containing the backdoor key. |

Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.19 **status\_t FTFx\_CMD\_SetFlexramFunction ( ftfx\_config\_t \* *config*, ftfx\_flexram\_func\_opt\_t *option* )**

Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>config</i> | A pointer to the storage for the driver runtime state. |
| <i>option</i> | The option used to set the work mode of FlexRAM.       |



## Return values

|                                                  |                                                                         |
|--------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Success</i>                      | API was executed successfully.                                          |
| <i>kStatus_FTFx_InvalidArgument</i>              | An invalid argument is provided.                                        |
| <i>kStatus_FTFx_ExecuteInRamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_AccessError</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx_ProtectionViolation</i>          | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx_CommandFailure</i>               | Run-time error during the command execution.                            |

#### 19.6.5.20 **status\_t FTFx\_CMD\_SwapControl ( ftfx\_config\_t \* *config*, uint32\_t *address*, ftfx\_swap\_control\_opt\_t *option*, ftfx\_swap\_state\_config\_t \* *returnInfo* )**

## Parameters

|                   |                                                                                          |
|-------------------|------------------------------------------------------------------------------------------|
| <i>config</i>     | A pointer to the storage for the driver runtime state.                                   |
| <i>address</i>    | Address used to configure the flash Swap function.                                       |
| <i>option</i>     | The possible option used to configure Flash Swap function or check the flash Swap status |
| <i>returnInfo</i> | A pointer to the data which is used to return the information of flash Swap.             |

## Return values

|                                     |                                                   |
|-------------------------------------|---------------------------------------------------|
| <i>kStatus_FTFx_Success</i>         | API was executed successfully.                    |
| <i>kStatus_FTFx_InvalidArgument</i> | An invalid argument is provided.                  |
| <i>kStatus_FTFx_AlignmentError</i>  | Parameter is not aligned with specified baseline. |

|                                                   |                                                                         |
|---------------------------------------------------|-------------------------------------------------------------------------|
| <i>kStatus_FTFx_Swap-IndicatorAddressError</i>    | Swap indicator address is invalid.                                      |
| <i>kStatus_FTFx_ExecuteIn-RamFunctionNotReady</i> | Execute-in-RAM function is not available.                               |
| <i>kStatus_FTFx_Access-Error</i>                  | Invalid instruction codes and out-of bounds addresses.                  |
| <i>kStatus_FTFx-ProtectionViolation</i>           | The program/erase operation is requested to execute on protected areas. |
| <i>kStatus_FTFx-CommandFailure</i>                | Run-time error during the command execution.                            |

## 19.6.6 ftfx utilities

### 19.6.6.1 Overview

#### Macros

- #define **MAKE\_VERSION**(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))  
*Constructs the version number for drivers.*
- #define **MAKE\_STATUS**(group, code) (((group)\*100) + (code))  
*Constructs a status code value from a group and a code number.*
- #define **FOUR\_CHAR\_CODE**(a, b, c, d) (((uint32\_t)(d) << 24u) | ((uint32\_t)(c) << 16u) | ((uint32\_t)(b) << 8u) | ((uint32\_t)(a)))  
*Constructs the four character code for the Flash driver API key.*
- #define **ALIGN\_DOWN**(x, a) (((uint32\_t)(x)) & ~((uint32\_t)(a)-1u))  
*Alignment(down) utility.*
- #define **ALIGN\_UP**(x, a) **ALIGN\_DOWN**((uint32\_t)(x) + (uint32\_t)(a)-1u, a)  
*Alignment(up) utility.*
- #define **B1P4**(b) (((uint32\_t)(b)&0xFFU) << 24U)  
*bytes2word utility.*

### 19.6.6.2 Macro Definition Documentation

**19.6.6.2.1 #define MAKE\_VERSION( major, minor, bugfix ) (((major) << 16) | ((minor) << 8) | (bugfix))**

**19.6.6.2.2 #define MAKE\_STATUS( group, code ) (((group)\*100) + (code))**

**19.6.6.2.3 #define FOUR\_CHAR\_CODE( a, b, c, d ) (((uint32\_t)(d) << 24u) | ((uint32\_t)(c) << 16u) | ((uint32\_t)(b) << 8u) | ((uint32\_t)(a)))**

**19.6.6.2.4 #define ALIGN\_DOWN( x, a ) (((uint32\_t)(x)) & ~((uint32\_t)(a)-1u))**

**19.6.6.2.5 #define ALIGN\_UP( x, a ) ALIGN\_DOWN((uint32\_t)(x) + (uint32\_t)(a)-1u, a)**

**19.6.6.2.6 #define B1P4( b ) (((uint32\_t)(b)&0xFFU) << 24U)**

## Chapter 20

# FlexBus: External Bus Interface Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Crossbar External Bus Interface (FlexBus) block of MCUXpresso SDK devices.

A multifunction external bus interface is provided on the device with a basic functionality to interface to slave-only devices. It can be directly connected to the following asynchronous or synchronous devices with little or no additional circuitry.

- External ROMs
- Flash memories
- Programmable logic devices
- Other simple target (slave) devices

For asynchronous devices, a simple chip-select based interface can be used. The FlexBus interface has up to six general purpose chip-selects, FB\_CS[5:0]. The number of chip selects available depends on the device and its pin configuration.

### FlexBus functional operation

To configure the FlexBus driver, use one of the two ways to configure the `flexbus_config_t` structure.

1. Using the `FLEXBUS_GetDefaultConfig()` function.
2. Set parameters in the `flexbus_config_t` structure.

To initialize and configure the FlexBus driver, call the `FLEXBUS_Init()` function and pass a pointer to the `flexbus_config_t` structure.

To de-initialize the FlexBus driver, call the `FLEXBUS_Deinit()` function.

### Typical use case and example

This example shows how to write/read to external memory (MRAM) by using the FlexBus module.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/flexbus`

### Data Structures

- struct `flexbus_config_t`  
*Configuration structure that the user needs to set. [More...](#)*

### Enumerations

- enum `flexbus_port_size_t` {  
    `kFLEXBUS_4Bytes` = 0x00U,  
    `kFLEXBUS_1Byte` = 0x01U,

- ```
kFLEXBUS_2Bytes = 0x02U }
```
- Defines port size for FlexBus peripheral.*
- enum flexbus\_write\_address\_hold\_t {
 

```
kFLEXBUS_Hold1Cycle = 0x00U,
kFLEXBUS_Hold2Cycles = 0x01U,
kFLEXBUS_Hold3Cycles = 0x02U,
kFLEXBUS_Hold4Cycles = 0x03U }
```

*Defines number of cycles to hold address and attributes for FlexBus peripheral.*
  - enum flexbus\_read\_address\_hold\_t {
 

```
kFLEXBUS_Hold1Or0Cycles = 0x00U,
kFLEXBUS_Hold2Or1Cycles = 0x01U,
kFLEXBUS_Hold3Or2Cycle = 0x02U,
kFLEXBUS_Hold4Or3Cycle = 0x03U }
```

*Defines number of cycles to hold address and attributes for FlexBus peripheral.*
  - enum flexbus\_address\_setup\_t {
 

```
kFLEXBUS_FirstRisingEdge = 0x00U,
kFLEXBUS_SecondRisingEdge = 0x01U,
kFLEXBUS_ThirdRisingEdge = 0x02U,
kFLEXBUS_FourthRisingEdge = 0x03U }
```

*Address setup for FlexBus peripheral.*
  - enum flexbus\_bytelane\_shift\_t {
 

```
kFLEXBUS_NotShifted = 0x00U,
kFLEXBUS_Shifted = 0x01U }
```

*Defines byte-lane shift for FlexBus peripheral.*
  - enum flexbus\_multiplex\_group1\_t {
 

```
kFLEXBUS_MultiplexGroup1_FB_ALE = 0x00U,
kFLEXBUS_MultiplexGroup1_FB_CS1 = 0x01U,
kFLEXBUS_MultiplexGroup1_FB_TS = 0x02U }
```

*Defines multiplex group1 valid signals.*
  - enum flexbus\_multiplex\_group2\_t {
 

```
kFLEXBUS_MultiplexGroup2_FB_CS4 = 0x00U,
kFLEXBUS_MultiplexGroup2_FB_TSI0 = 0x01U,
kFLEXBUS_MultiplexGroup2_FB_BE_31_24 = 0x02U }
```

*Defines multiplex group2 valid signals.*
  - enum flexbus\_multiplex\_group3\_t {
 

```
kFLEXBUS_MultiplexGroup3_FB_CS5 = 0x00U,
kFLEXBUS_MultiplexGroup3_FB_TSI1 = 0x01U,
kFLEXBUS_MultiplexGroup3_FB_BE_23_16 = 0x02U }
```

*Defines multiplex group3 valid signals.*
  - enum flexbus\_multiplex\_group4\_t {
 

```
kFLEXBUS_MultiplexGroup4_FB_TBST = 0x00U,
kFLEXBUS_MultiplexGroup4_FB_CS2 = 0x01U,
kFLEXBUS_MultiplexGroup4_FB_BE_15_8 = 0x02U }
```

*Defines multiplex group4 valid signals.*
  - enum flexbus\_multiplex\_group5\_t {
 

```
kFLEXBUS_MultiplexGroup5_FB_TA = 0x00U,
kFLEXBUS_MultiplexGroup5_FB_CS3 = 0x01U,
```

```
kFLEXBUS_MultiplexGroup5_FB_BE_7_0 = 0x02U }
```

*Defines multiplex group5 valid signals.*

## Driver version

- #define `FSL_FLEXBUS_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 1)`)  
*Version 2.1.1.*

## FlexBus functional operation

- void `FLEXBUS_Init` (`FB_Type *base`, const `flexbus_config_t *config`)  
*Initializes and configures the FlexBus module.*
- void `FLEXBUS_Deinit` (`FB_Type *base`)  
*De-initializes a FlexBus instance.*
- void `FLEXBUS_GetDefaultConfig` (`flexbus_config_t *config`)  
*Initializes the FlexBus configuration structure.*

## Data Structure Documentation

### 20.4.1 struct flexbus\_config\_t

#### Data Fields

- uint8\_t `chip`  
*Chip FlexBus for validation.*
- uint8\_t `waitStates`  
*Value of wait states.*
- uint8\_t `secondaryWaitStates`  
*Value of secondary wait states.*
- uint32\_t `chipBaseAddress`  
*Chip base address for using FlexBus.*
- uint32\_t `chipBaseAddressMask`  
*Chip base address mask.*
- bool `writeProtect`  
*Write protected.*
- bool `burstWrite`  
*Burst-Write enable.*
- bool `burstRead`  
*Burst-Read enable.*
- bool `byteEnableMode`  
*Byte-enable mode support.*
- bool `autoAcknowledge`  
*Auto acknowledge setting.*
- bool `extendTransferAddress`  
*Extend transfer start/extend address latch enable.*
- bool `secondaryWaitStatesEnable`  
*Enable secondary wait states.*
- flexbus\_port\_size\_t `portSize`  
*Port size of transfer.*
- flexbus\_bytelane\_shift\_t `byteLaneShift`

- *Byte-lane shift enable.*
- [flexbus\\_write\\_address\\_hold\\_t](#) writeAddressHold  
*Write address hold or deselect option.*
- [flexbus\\_read\\_address\\_hold\\_t](#) readAddressHold  
*Read address hold or deselect option.*
- [flexbus\\_address\\_setup\\_t](#) addressSetup  
*Address setup setting.*
- [flexbus\\_multiplex\\_group1\\_t](#) group1MultiplexControl  
*FlexBus Signal Group 1 Multiplex control.*
- [flexbus\\_multiplex\\_group2\\_t](#) group2MultiplexControl  
*FlexBus Signal Group 2 Multiplex control.*
- [flexbus\\_multiplex\\_group3\\_t](#) group3MultiplexControl  
*FlexBus Signal Group 3 Multiplex control.*
- [flexbus\\_multiplex\\_group4\\_t](#) group4MultiplexControl  
*FlexBus Signal Group 4 Multiplex control.*
- [flexbus\\_multiplex\\_group5\\_t](#) group5MultiplexControl  
*FlexBus Signal Group 5 Multiplex control.*

## Macro Definition Documentation

### 20.5.1 #define FSL\_FLEXBUS\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1))

## Enumeration Type Documentation

### 20.6.1 enum flexbus\_port\_size\_t

Enumerator

- kFLEXBUS\_4Bytes* 32-bit port size
- kFLEXBUS\_1Byte* 8-bit port size
- kFLEXBUS\_2Bytes* 16-bit port size

### 20.6.2 enum flexbus\_write\_address\_hold\_t

Enumerator

- kFLEXBUS\_Hold1Cycle* Hold address and attributes one cycles after FB\_CS<sub>n</sub> negates on writes.
- kFLEXBUS\_Hold2Cycles* Hold address and attributes two cycles after FB\_CS<sub>n</sub> negates on writes.
- kFLEXBUS\_Hold3Cycles* Hold address and attributes three cycles after FB\_CS<sub>n</sub> negates on writes.
- kFLEXBUS\_Hold4Cycles* Hold address and attributes four cycles after FB\_CS<sub>n</sub> negates on writes.

### 20.6.3 enum flexbus\_read\_address\_hold\_t

Enumerator

- kFLEXBUS\_Hold1Or0Cycles* Hold address and attributes 1 or 0 cycles on reads.

***kFLEXBUS\_Hold2Or1Cycles*** Hold address and attributes 2 or 1 cycles on reads.

***kFLEXBUS\_Hold3Or2Cycle*** Hold address and attributes 3 or 2 cycles on reads.

***kFLEXBUS\_Hold4Or3Cycle*** Hold address and attributes 4 or 3 cycles on reads.

## 20.6.4 enum flexbus\_address\_setup\_t

Enumerator

***kFLEXBUS\_FirstRisingEdge*** Assert FB\_CS<sub>n</sub> on first rising clock edge after address is asserted.

***kFLEXBUS\_SecondRisingEdge*** Assert FB\_CS<sub>n</sub> on second rising clock edge after address is asserted.

***kFLEXBUS\_ThirdRisingEdge*** Assert FB\_CS<sub>n</sub> on third rising clock edge after address is asserted.

***kFLEXBUS\_FourthRisingEdge*** Assert FB\_CS<sub>n</sub> on fourth rising clock edge after address is asserted.

## 20.6.5 enum flexbus\_bytelane\_shift\_t

Enumerator

***kFLEXBUS\_NotShifted*** Not shifted. Data is left-justified on FB\_AD

***kFLEXBUS\_Shifted*** Shifted. Data is right justified on FB\_AD

## 20.6.6 enum flexbus\_multiplex\_group1\_t

Enumerator

***kFLEXBUS\_MultiplexGroup1\_FB\_ALE*** FB\_ALE.

***kFLEXBUS\_MultiplexGroup1\_FB\_CS1*** FB\_CS1.

***kFLEXBUS\_MultiplexGroup1\_FB\_TS*** FB\_TS.

## 20.6.7 enum flexbus\_multiplex\_group2\_t

Enumerator

***kFLEXBUS\_MultiplexGroup2\_FB\_CS4*** FB\_CS4.

***kFLEXBUS\_MultiplexGroup2\_FB\_TSIZ0*** FB\_TSIZ0.

***kFLEXBUS\_MultiplexGroup2\_FB\_BE\_31\_24*** FB\_BE\_31\_24.



### 20.6.8 enum flexbus\_multiplex\_group3\_t

Enumerator

*kFLEXBUS\_MultiplexGroup3\_FB\_CS5* FB\_CS5.  
*kFLEXBUS\_MultiplexGroup3\_FB\_TSIZ1* FB\_TSIZ1.  
*kFLEXBUS\_MultiplexGroup3\_FB\_BE\_23\_16* FB\_BE\_23\_16.

### 20.6.9 enum flexbus\_multiplex\_group4\_t

Enumerator

*kFLEXBUS\_MultiplexGroup4\_FB\_TBST* FB\_TBST.  
*kFLEXBUS\_MultiplexGroup4\_FB\_CS2* FB\_CS2.  
*kFLEXBUS\_MultiplexGroup4\_FB\_BE\_15\_8* FB\_BE\_15\_8.

### 20.6.10 enum flexbus\_multiplex\_group5\_t

Enumerator

*kFLEXBUS\_MultiplexGroup5\_FB\_TA* FB\_TA.  
*kFLEXBUS\_MultiplexGroup5\_FB\_CS3* FB\_CS3.  
*kFLEXBUS\_MultiplexGroup5\_FB\_BE\_7\_0* FB\_BE\_7\_0.

## Function Documentation

### 20.7.1 void FLEXBUS\_Init ( FB\_Type \* *base*, const flexbus\_config\_t \* *config* )

This function enables the clock gate for FlexBus module. Only chip 0 is validated and set to known values. Other chips are disabled. Note that in this function, certain parameters, depending on external memories, must be set before using the [FLEXBUS\\_Init\(\)](#) function. This example shows how to set up the [uart\\_state\\_t](#) and the [flexbus\\_config\\_t](#) parameters and how to call the FLEXBUS\_Init function by passing in these parameters.

```
flexbus_config_t flexbusConfig;
FLEXBUS_GetDefaultConfig(&flexbusConfig);
flexbusConfig.waitStates      = 2U;
flexbusConfig.chipBaseAddress = 0x60000000U;
flexbusConfig.chipBaseAddressMask = 7U;
FLEXBUS_Init(FB, &flexbusConfig);
```

## Parameters

<i>base</i>	FlexBus peripheral address.
<i>config</i>	Pointer to the configuration structure

**20.7.2 void FLEXBUS\_Deinit ( FB\_Type \* *base* )**

This function disables the clock gate of the FlexBus module clock.

## Parameters

<i>base</i>	FlexBus peripheral address.
-------------	-----------------------------

**20.7.3 void FLEXBUS\_GetDefaultConfig ( flexbus\_config\_t \* *config* )**

This function initializes the FlexBus configuration structure to default value. The default values are.

```
fbConfig->chip                = 0;
fbConfig->writeProtect        = 0;
fbConfig->burstWrite          = 0;
fbConfig->burstRead           = 0;
fbConfig->byteEnableMode      = 0;
fbConfig->autoAcknowledge     = true;
fbConfig->extendTransferAddress = 0;
fbConfig->secondaryWaitStates = 0;
fbConfig->byteLaneShift       = kFLEXBUS_NotShifted;
fbConfig->writeAddressHold     = kFLEXBUS_Hold1Cycle;
fbConfig->readAddressHold     = kFLEXBUS_Hold1Or0Cycles;
fbConfig->addressSetup        = kFLEXBUS_FirstRisingEdge;
fbConfig->portSize             = kFLEXBUS_1Byte;
fbConfig->group1MultiplexControl = kFLEXBUS_MultiplexGroup1_FB_ALE;
fbConfig->group2MultiplexControl = kFLEXBUS_MultiplexGroup2_FB_CS4 ;
fbConfig->group3MultiplexControl = kFLEXBUS_MultiplexGroup3_FB_CS5;
fbConfig->group4MultiplexControl = kFLEXBUS_MultiplexGroup4_FB_TBST;
fbConfig->group5MultiplexControl = kFLEXBUS_MultiplexGroup5_FB_TA;
```

## Parameters

<i>config</i>	Pointer to the initialization structure.
---------------	--

## See Also

[FLEXBUS\\_Init](#)



## Chapter 21

# FlexCAN: Flex Controller Area Network Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Flex Controller Area Network (FlexCAN) module of MCUXpresso SDK devices.

### Modules

- [FlexCAN Driver](#)

## FlexCAN Driver

### 21.2.1 Overview

This section describes the programming interface of the FlexCAN driver. The FlexCAN driver configures FlexCAN module and provides functional and transactional interfaces to build the FlexCAN application.

### 21.2.2 Typical use case

#### 21.2.2.1 Message Buffer Send Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/flexcan

#### 21.2.2.2 Message Buffer Receive Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/flexcan

#### 21.2.2.3 Receive FIFO Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/flexcan

## Data Structures

- struct [flexcan\\_frame\\_t](#)  
*FlexCAN message frame structure. [More...](#)*
- struct [flexcan\\_timing\\_config\\_t](#)  
*FlexCAN protocol timing characteristic configuration structure. [More...](#)*
- struct [flexcan\\_config\\_t](#)  
*FlexCAN module configuration structure. [More...](#)*
- struct [flexcan\\_rx\\_mb\\_config\\_t](#)  
*FlexCAN Receive Message Buffer configuration structure. [More...](#)*
- struct [flexcan\\_rx\\_fifo\\_config\\_t](#)  
*FlexCAN Rx FIFO configuration structure. [More...](#)*
- struct [flexcan\\_mb\\_transfer\\_t](#)  
*FlexCAN Message Buffer transfer. [More...](#)*
- struct [flexcan\\_fifo\\_transfer\\_t](#)  
*FlexCAN Rx FIFO transfer. [More...](#)*
- struct [flexcan\\_handle\\_t](#)  
*FlexCAN handle structure. [More...](#)*

## Macros

- #define **FLEXCAN\_ID\_STD**(id) (((uint32\_t)((uint32\_t)(id)) << CAN\_ID\_STD\_SHIFT)) & CAN\_ID\_STD\_MASK)  
*FlexCAN Frame ID helper macro.*
- #define **FLEXCAN\_ID\_EXT**(id)  
*Extend Frame ID helper macro.*
- #define **FLEXCAN\_RX\_MB\_STD\_MASK**(id, rtr, ide)  
*FlexCAN Rx Message Buffer Mask helper macro.*
- #define **FLEXCAN\_RX\_MB\_EXT\_MASK**(id, rtr, ide)  
*Extend Rx Message Buffer Mask helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_A**(id, rtr, ide)  
*FlexCAN Rx FIFO Mask helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_B\_HIGH**(id, rtr, ide)  
*Standard Rx FIFO Mask helper macro Type B upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_B\_LOW**(id, rtr, ide)  
*Standard Rx FIFO Mask helper macro Type B lower part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_HIGH**(id) (((uint32\_t)(id)&0x7F8) << 21)  
*Standard Rx FIFO Mask helper macro Type C upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_MID\_HIGH**(id) (((uint32\_t)(id)&0x7F8) << 13)  
*Standard Rx FIFO Mask helper macro Type C mid-upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_MID\_LOW**(id) (((uint32\_t)(id)&0x7F8) << 5)  
*Standard Rx FIFO Mask helper macro Type C mid-lower part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_LOW**(id) (((uint32\_t)(id)&0x7F8) >> 3)  
*Standard Rx FIFO Mask helper macro Type C lower part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_A**(id, rtr, ide)  
*Extend Rx FIFO Mask helper macro Type A helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_B\_HIGH**(id, rtr, ide)  
*Extend Rx FIFO Mask helper macro Type B upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_B\_LOW**(id, rtr, ide)  
*Extend Rx FIFO Mask helper macro Type B lower part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_HIGH**(id) ((FLEXCAN\_ID\_EXT(id) & 0x1FE00000) << 3)  
*Extend Rx FIFO Mask helper macro Type C upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_MID\_HIGH**(id)  
*Extend Rx FIFO Mask helper macro Type C mid-upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_MID\_LOW**(id)  
*Extend Rx FIFO Mask helper macro Type C mid-lower part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_LOW**(id) ((FLEXCAN\_ID\_EXT(id) & 0x1FE00000) >> 21)  
*Extend Rx FIFO Mask helper macro Type C lower part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_A**(id, rtr, ide) **FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_A**(id, rtr, ide)  
*FlexCAN Rx FIFO Filter helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_B\_HIGH**(id, rtr, ide)  
*Standard Rx FIFO Filter helper macro Type B upper part helper macro.*
- #define **FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_B\_LOW**(id, rtr, ide)

- *Standard Rx FIFO Filter helper macro Type B lower part helper macro.*  
• #define `FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_HIGH(id)`
- *Standard Rx FIFO Filter helper macro Type C upper part helper macro.*  
• #define `FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_HIGH(id)`
- *Standard Rx FIFO Filter helper macro Type C mid-upper part helper macro.*  
• #define `FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_LOW(id)`
- *Standard Rx FIFO Filter helper macro Type C mid-lower part helper macro.*  
• #define `FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_LOW(id)`
- *Standard Rx FIFO Filter helper macro Type C lower part helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_A(id, rtr, ide) FLEXCAN_RX_FIFO_EXT_MASK_TYPE_A(id, rtr, ide)`
- *Extend Rx FIFO Filter helper macro Type A helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_HIGH(id, rtr, ide)`
- *Extend Rx FIFO Filter helper macro Type B upper part helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_LOW(id, rtr, ide)`
- *Extend Rx FIFO Filter helper macro Type B lower part helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_HIGH(id)`
- *Extend Rx FIFO Filter helper macro Type C upper part helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_HIGH(id)`
- *Extend Rx FIFO Filter helper macro Type C mid-upper part helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_LOW(id)`
- *Extend Rx FIFO Filter helper macro Type C mid-lower part helper macro.*  
• #define `FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_LOW(id) FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_LOW(id)`
- *Extend Rx FIFO Filter helper macro Type C lower part helper macro.*

## Typedefs

- typedef void(\* `flexcan_transfer_callback_t`)(CAN\_Type \*base, flexcan\_handle\_t \*handle, `status_t` status, uint32\_t result, void \*userData)  
*FlexCAN transfer callback function.*

## Enumerations

- enum {  
`kStatus_FLEXCAN_TxBusy` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 0),  
`kStatus_FLEXCAN_TxIdle` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 1),  
`kStatus_FLEXCAN_TxSwitchToRx`,  
`kStatus_FLEXCAN_RxBusy` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 3),  
`kStatus_FLEXCAN_RxIdle` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 4),  
`kStatus_FLEXCAN_RxOverflow` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 5),  
`kStatus_FLEXCAN_RxFifoBusy` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 6),  
`kStatus_FLEXCAN_RxFifoIdle` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 7),  
`kStatus_FLEXCAN_RxFifoOverflow` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 8),  
`kStatus_FLEXCAN_RxFifoWarning` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 9),  
`kStatus_FLEXCAN_ErrorStatus` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 10),  
`kStatus_FLEXCAN_WakeUp` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 11),  
`kStatus_FLEXCAN_UnHandled` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 12),  
`kStatus_FLEXCAN_RxRemote` = MAKE\_STATUS(kStatusGroup\_FLEXCAN, 13) }  
*FlexCAN transfer status.*
- enum `flexcan_frame_format_t` {  
`kFLEXCAN_FrameFormatStandard` = 0x0U,  
`kFLEXCAN_FrameFormatExtend` = 0x1U }  
*FlexCAN frame format.*
- enum `flexcan_frame_type_t` {  
`kFLEXCAN_FrameTypeData` = 0x0U,  
`kFLEXCAN_FrameTypeRemote` = 0x1U }  
*FlexCAN frame type.*
- enum `flexcan_clock_source_t` {  
`kFLEXCAN_ClkSrcOsc` = 0x0U,  
`kFLEXCAN_ClkSrcPeri` = 0x1U,  
`kFLEXCAN_ClkSrc0` = 0x0U,  
`kFLEXCAN_ClkSrc1` = 0x1U }  
*FlexCAN clock source.*
- enum `flexcan_wake_up_source_t` {  
`kFLEXCAN_WakeupSrcUnfiltered` = 0x0U,  
`kFLEXCAN_WakeupSrcFiltered` = 0x1U }  
*FlexCAN wake up source.*
- enum `flexcan_rx_fifo_filter_type_t` {  
`kFLEXCAN_RxFifoFilterTypeA` = 0x0U,  
`kFLEXCAN_RxFifoFilterTypeB`,  
`kFLEXCAN_RxFifoFilterTypeC`,  
`kFLEXCAN_RxFifoFilterTypeD` = 0x3U }  
*FlexCAN Rx Fifo Filter type.*
- enum `flexcan_rx_fifo_priority_t` {  
`kFLEXCAN_RxFifoPrioLow` = 0x0U,  
`kFLEXCAN_RxFifoPrioHigh` = 0x1U }  
*FlexCAN Rx FIFO priority.*
- enum `_flexcan_interrupt_enable` {

```

kFLEXCAN_BusOffInterruptEnable = CAN_CTRL1_BOFFMSK_MASK,
kFLEXCAN_ErrorInterruptEnable = CAN_CTRL1_ERRMSK_MASK,
kFLEXCAN_RxWarningInterruptEnable = CAN_CTRL1_RWRNMSK_MASK,
kFLEXCAN_TxWarningInterruptEnable = CAN_CTRL1_TWRNMSK_MASK,
kFLEXCAN_WakeUpInterruptEnable = CAN_MCR_WAKMSK_MASK }

```

*FlexCAN interrupt configuration structure, default settings all disabled.*

- enum `_flexcan_flags` {
 

```

kFLEXCAN_SynchFlag = CAN_ESR1_SYNCH_MASK,
kFLEXCAN_TxWarningIntFlag = CAN_ESR1_TWRNINT_MASK,
kFLEXCAN_RxWarningIntFlag = CAN_ESR1_RWRNINT_MASK,
kFLEXCAN_TxErrorWarningFlag = CAN_ESR1_TXWRN_MASK,
kFLEXCAN_RxErrorWarningFlag = CAN_ESR1_RXWRN_MASK,
kFLEXCAN_IdleFlag = CAN_ESR1_IDLE_MASK,
kFLEXCAN_FaultConfinementFlag = CAN_ESR1_FLTCONF_MASK,
kFLEXCAN_TransmittingFlag = CAN_ESR1_TX_MASK,
kFLEXCAN_ReceivingFlag = CAN_ESR1_RX_MASK,
kFLEXCAN_BusOffIntFlag = CAN_ESR1_BOFFINT_MASK,
kFLEXCAN_ErrorIntFlag = CAN_ESR1_ERRINT_MASK,
kFLEXCAN_WakeUpIntFlag = CAN_ESR1_WAKINT_MASK }

```

*FlexCAN status flags.*

- enum `_flexcan_error_flags` {
 

```

kFLEXCAN_StuffingError = CAN_ESR1_STFERR_MASK,
kFLEXCAN_FormError = CAN_ESR1_FRMERR_MASK,
kFLEXCAN_CrcError = CAN_ESR1_CRCERR_MASK,
kFLEXCAN_AckError = CAN_ESR1_ACKERR_MASK,
kFLEXCAN_Bit0Error = CAN_ESR1_BIT0ERR_MASK,
kFLEXCAN_Bit1Error = CAN_ESR1_BIT1ERR_MASK }

```

*FlexCAN error status flags.*

- enum {
 

```

kFLEXCAN_RxFifoOverflowFlag = CAN_IFLAG1_BUF7I_MASK,
kFLEXCAN_RxFifoWarningFlag = CAN_IFLAG1_BUF6I_MASK,
kFLEXCAN_RxFifoFrameAvlFlag = CAN_IFLAG1_BUF5I_MASK }

```

*FlexCAN Rx FIFO status flags.*

## Driver version

- #define `FSL_FLEXCAN_DRIVER_VERSION` (`MAKE_VERSION(2, 6, 0)`)  
*FlexCAN driver version.*

## Initialization and deinitialization

- void `FLEXCAN_EnterFreezeMode` (`CAN_Type *base`)  
*Enter FlexCAN Freeze Mode.*
- void `FLEXCAN_ExitFreezeMode` (`CAN_Type *base`)  
*Exit FlexCAN Freeze Mode.*



- `uint32_t FLEXCAN_GetInstance (CAN_Type *base)`  
*Get the FlexCAN instance from peripheral base address.*
- `bool FLEXCAN_CalculateImprovedTimingValues (uint32_t baudRate, uint32_t sourceClock_Hz, flexcan_timing_config_t *pTimingConfig)`  
*Calculates the improved timing values by specific baudrates for classical CAN.*
- `void FLEXCAN_Init (CAN_Type *base, const flexcan_config_t *pConfig, uint32_t sourceClock_Hz)`  
*Initializes a FlexCAN instance.*
- `void FLEXCAN_Deinit (CAN_Type *base)`  
*De-initializes a FlexCAN instance.*
- `void FLEXCAN_GetDefaultConfig (flexcan_config_t *pConfig)`  
*Gets the default configuration structure.*

## Configuration.

- `void FLEXCAN_SetTimingConfig (CAN_Type *base, const flexcan_timing_config_t *pConfig)`  
*Sets the FlexCAN protocol timing characteristic.*
- `void FLEXCAN_SetRxMbGlobalMask (CAN_Type *base, uint32_t mask)`  
*Sets the FlexCAN receive message buffer global mask.*
- `void FLEXCAN_SetRxFifoGlobalMask (CAN_Type *base, uint32_t mask)`  
*Sets the FlexCAN receive FIFO global mask.*
- `void FLEXCAN_SetRxIndividualMask (CAN_Type *base, uint8_t maskIdx, uint32_t mask)`  
*Sets the FlexCAN receive individual mask.*
- `void FLEXCAN_SetTxMbConfig (CAN_Type *base, uint8_t mbIdx, bool enable)`  
*Configures a FlexCAN transmit message buffer.*
- `void FLEXCAN_SetRxMbConfig (CAN_Type *base, uint8_t mbIdx, const flexcan_rx_mb_config_t *pRxMbConfig, bool enable)`  
*Configures a FlexCAN Receive Message Buffer.*
- `void FLEXCAN_SetRxFifoConfig (CAN_Type *base, const flexcan_rx_fifo_config_t *pRxFifoConfig, bool enable)`  
*Configures the FlexCAN Rx FIFO.*

## Status

- `static uint32_t FLEXCAN_GetStatusFlags (CAN_Type *base)`  
*Gets the FlexCAN module interrupt flags.*
- `static void FLEXCAN_ClearStatusFlags (CAN_Type *base, uint32_t mask)`  
*Clears status flags with the provided mask.*
- `static void FLEXCAN_GetBusErrCount (CAN_Type *base, uint8_t *txErrBuf, uint8_t *rxErrBuf)`  
*Gets the FlexCAN Bus Error Counter value.*
- `static uint32_t FLEXCAN_GetMbStatusFlags (CAN_Type *base, uint32_t mask)`  
*Gets the FlexCAN Message Buffer interrupt flags.*
- `static void FLEXCAN_ClearMbStatusFlags (CAN_Type *base, uint32_t mask)`  
*Clears the FlexCAN Message Buffer interrupt flags.*

## Interrupts

- static void [FLEXCAN\\_EnableInterrupts](#) (CAN\_Type \*base, uint32\_t mask)  
*Enables FlexCAN interrupts according to the provided mask.*
- static void [FLEXCAN\\_DisableInterrupts](#) (CAN\_Type \*base, uint32\_t mask)  
*Disables FlexCAN interrupts according to the provided mask.*
- static void [FLEXCAN\\_EnableMbInterrupts](#) (CAN\_Type \*base, uint32\_t mask)  
*Enables FlexCAN Message Buffer interrupts.*
- static void [FLEXCAN\\_DisableMbInterrupts](#) (CAN\_Type \*base, uint32\_t mask)  
*Disables FlexCAN Message Buffer interrupts.*

## Bus Operations

- static void [FLEXCAN\\_Enable](#) (CAN\_Type \*base, bool enable)  
*Enables or disables the FlexCAN module operation.*
- [status\\_t FLEXCAN\\_WriteTxMb](#) (CAN\_Type \*base, uint8\_t mbIdx, const [flexcan\\_frame\\_t](#) \*pTxFrame)  
*Writes a FlexCAN Message to the Transmit Message Buffer.*
- [status\\_t FLEXCAN\\_ReadRxMb](#) (CAN\_Type \*base, uint8\_t mbIdx, [flexcan\\_frame\\_t](#) \*pRxFrame)  
*Reads a FlexCAN Message from Receive Message Buffer.*
- [status\\_t FLEXCAN\\_ReadRx Fifo](#) (CAN\_Type \*base, [flexcan\\_frame\\_t](#) \*pRxFrame)  
*Reads a FlexCAN Message from Rx FIFO.*

## Transactional

- [status\\_t FLEXCAN\\_TransferSendBlocking](#) (CAN\_Type \*base, uint8\_t mbIdx, [flexcan\\_frame\\_t](#) \*pTxFrame)  
*Performs a polling send transaction on the CAN bus.*
- [status\\_t FLEXCAN\\_TransferReceiveBlocking](#) (CAN\_Type \*base, uint8\_t mbIdx, [flexcan\\_frame\\_t](#) \*pRxFrame)  
*Performs a polling receive transaction on the CAN bus.*
- [status\\_t FLEXCAN\\_TransferReceiveFifoBlocking](#) (CAN\_Type \*base, [flexcan\\_frame\\_t](#) \*pRxFrame)  
*Performs a polling receive transaction from Rx FIFO on the CAN bus.*
- void [FLEXCAN\\_TransferCreateHandle](#) (CAN\_Type \*base, [flexcan\\_handle\\_t](#) \*handle, [flexcan\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the FlexCAN handle.*
- [status\\_t FLEXCAN\\_TransferSendNonBlocking](#) (CAN\_Type \*base, [flexcan\\_handle\\_t](#) \*handle, [flexcan\\_mb\\_transfer\\_t](#) \*pMbXfer)  
*Sends a message using IRQ.*
- [status\\_t FLEXCAN\\_TransferReceiveNonBlocking](#) (CAN\_Type \*base, [flexcan\\_handle\\_t](#) \*handle, [flexcan\\_mb\\_transfer\\_t](#) \*pMbXfer)  
*Receives a message using IRQ.*
- [status\\_t FLEXCAN\\_TransferReceiveFifoNonBlocking](#) (CAN\_Type \*base, [flexcan\\_handle\\_t](#) \*handle, [flexcan\\_fifo\\_transfer\\_t](#) \*pFifoXfer)  
*Receives a message from Rx FIFO using IRQ.*
- uint32\_t [FLEXCAN\\_GetTimeStamp](#) ([flexcan\\_handle\\_t](#) \*handle, uint8\_t mbIdx)

- Gets the detail index of Mailbox's Timestamp by handle.*
- void **FLEXCAN\_TransferAbortSend** (CAN\_Type \*base, flexcan\_handle\_t \*handle, uint8\_t mbIdx)  
*Aborts the interrupt driven message send process.*
- void **FLEXCAN\_TransferAbortReceive** (CAN\_Type \*base, flexcan\_handle\_t \*handle, uint8\_t mbIdx)  
*Aborts the interrupt driven message receive process.*
- void **FLEXCAN\_TransferAbortReceiveFifo** (CAN\_Type \*base, flexcan\_handle\_t \*handle)  
*Aborts the interrupt driven message receive from Rx FIFO process.*
- void **FLEXCAN\_TransferHandleIRQ** (CAN\_Type \*base, flexcan\_handle\_t \*handle)  
*FlexCAN IRQ handle function.*

## 21.2.3 Data Structure Documentation

### 21.2.3.1 struct flexcan\_frame\_t

#### 21.2.3.1.0.1 Field Documentation

21.2.3.1.0.1.1 uint32\_t flexcan\_frame\_t::timestamp

21.2.3.1.0.1.2 uint32\_t flexcan\_frame\_t::length

21.2.3.1.0.1.3 uint32\_t flexcan\_frame\_t::type

21.2.3.1.0.1.4 uint32\_t flexcan\_frame\_t::format

21.2.3.1.0.1.5 uint32\_t flexcan\_frame\_t::\_\_pad0\_\_

21.2.3.1.0.1.6 uint32\_t flexcan\_frame\_t::idhit

21.2.3.1.0.1.7 uint32\_t flexcan\_frame\_t::id

21.2.3.1.0.1.8 uint32\_t flexcan\_frame\_t::dataWord0

21.2.3.1.0.1.9 uint32\_t flexcan\_frame\_t::dataWord1

21.2.3.1.0.1.10 uint8\_t flexcan\_frame\_t::dataByte3

21.2.3.1.0.1.11 uint8\_t flexcan\_frame\_t::dataByte2

21.2.3.1.0.1.12 uint8\_t flexcan\_frame\_t::dataByte1

21.2.3.1.0.1.13 uint8\_t flexcan\_frame\_t::dataByte0

21.2.3.1.0.1.14 uint8\_t flexcan\_frame\_t::dataByte7

21.2.3.1.0.1.15 uint8\_t flexcan\_frame\_t::dataByte6

21.2.3.1.0.1.16 uint8\_t flexcan\_frame\_t::dataByte5

21.2.3.1.0.1.17 uint8\_t flexcan\_frame\_t::dataByte4

### 21.2.3.2 struct flexcan\_timing\_config\_t

#### Data Fields

- uint16\_t [preDivider](#)  
*Clock Pre-scaler Division Factor.*
- uint8\_t [rJumpwidth](#)  
*Re-sync Jump Width.*
- uint8\_t [phaseSeg1](#)  
*Phase Segment 1.*

- uint8\_t [phaseSeg2](#)  
*Phase Segment 2.*
- uint8\_t [propSeg](#)  
*Propagation Segment.*

#### 21.2.3.2.0.2 Field Documentation

21.2.3.2.0.2.1 uint16\_t flexcan\_timing\_config\_t::preDivider

21.2.3.2.0.2.2 uint8\_t flexcan\_timing\_config\_t::rJumpwidth

21.2.3.2.0.2.3 uint8\_t flexcan\_timing\_config\_t::phaseSeg1

21.2.3.2.0.2.4 uint8\_t flexcan\_timing\_config\_t::phaseSeg2

21.2.3.2.0.2.5 uint8\_t flexcan\_timing\_config\_t::propSeg

#### 21.2.3.3 struct flexcan\_config\_t

##### Data Fields

- uint32\_t [baudRate](#)  
*FlexCAN baud rate in bps.*
- [flexcan\\_clock\\_source\\_t](#) clkSrc  
*Clock source for FlexCAN Protocol Engine.*
- [flexcan\\_wake\\_up\\_source\\_t](#) wakeupSrc  
*Wake up source selection.*
- uint8\_t [maxMbNum](#)  
*The maximum number of Message Buffers used by user.*
- bool [enableLoopBack](#)  
*Enable or Disable Loop Back Self Test Mode.*
- bool [enableTimerSync](#)  
*Enable or Disable Timer Synchronization.*
- bool [enableSelfWakeup](#)  
*Enable or Disable Self Wakeup Mode.*
- bool [enableIndividMask](#)  
*Enable or Disable Rx Individual Mask.*
- bool [disableSelfReception](#)  
*Enable or Disable Self Reflection.*
- bool [enableListenOnlyMode](#)  
*Enable or Disable Listen Only Mode.*

### 21.2.3.3.0.3 Field Documentation

21.2.3.3.0.3.1 `uint32_t flexcan_config_t::baudRate`

21.2.3.3.0.3.2 `flexcan_clock_source_t flexcan_config_t::clkSrc`

21.2.3.3.0.3.3 `flexcan_wake_up_source_t flexcan_config_t::wakeupSrc`

21.2.3.3.0.3.4 `uint8_t flexcan_config_t::maxMbNum`

21.2.3.3.0.3.5 `bool flexcan_config_t::enableLoopBack`

21.2.3.3.0.3.6 `bool flexcan_config_t::enableTimerSync`

21.2.3.3.0.3.7 `bool flexcan_config_t::enableSelfWakeup`

21.2.3.3.0.3.8 `bool flexcan_config_t::enableIndividMask`

21.2.3.3.0.3.9 `bool flexcan_config_t::disableSelfReception`

21.2.3.3.0.3.10 `bool flexcan_config_t::enableListenOnlyMode`

### 21.2.3.4 `struct flexcan_rx_mb_config_t`

This structure is used as the parameter of [FLEXCAN\\_SetRxMbConfig\(\)](#) function. The [FLEXCAN\\_SetRxMbConfig\(\)](#) function is used to configure FlexCAN Receive Message Buffer. The function abort previous receiving process, clean the Message Buffer and activate the Rx Message Buffer using given Message Buffer setting.

### Data Fields

- `uint32_t id`  
*CAN Message Buffer Frame Identifier, should be set using [FLEXCAN\\_ID\\_EXT\(\)](#) or [FLEXCAN\\_ID\\_STD\(\)](#) macro.*
- `flexcan_frame_format_t format`  
*CAN Frame Identifier format(Standard of Extend).*
- `flexcan_frame_type_t type`  
*CAN Frame Type(Data or Remote).*

#### 21.2.3.4.0.4 Field Documentation

21.2.3.4.0.4.1 `uint32_t flexcan_rx_mb_config_t::id`

21.2.3.4.0.4.2 `flexcan_frame_format_t flexcan_rx_mb_config_t::format`

21.2.3.4.0.4.3 `flexcan_frame_type_t flexcan_rx_mb_config_t::type`

#### 21.2.3.5 struct `flexcan_rx_fifo_config_t`

##### Data Fields

- `uint32_t * idFilterTable`  
*Pointer to the FlexCAN Rx FIFO identifier filter table.*
- `uint8_t idFilterNum`  
*The quantity of filter elements.*
- `flexcan_rx_fifo_filter_type_t idFilterType`  
*The FlexCAN Rx FIFO Filter type.*
- `flexcan_rx_fifo_priority_t priority`  
*The FlexCAN Rx FIFO receive priority.*

#### 21.2.3.5.0.5 Field Documentation

21.2.3.5.0.5.1 `uint32_t* flexcan_rx_fifo_config_t::idFilterTable`

21.2.3.5.0.5.2 `uint8_t flexcan_rx_fifo_config_t::idFilterNum`

21.2.3.5.0.5.3 `flexcan_rx_fifo_filter_type_t flexcan_rx_fifo_config_t::idFilterType`

21.2.3.5.0.5.4 `flexcan_rx_fifo_priority_t flexcan_rx_fifo_config_t::priority`

#### 21.2.3.6 struct `flexcan_mb_transfer_t`

##### Data Fields

- `flexcan_frame_t * frame`  
*The buffer of CAN Message to be transfer.*
- `uint8_t mbIdx`  
*The index of Message buffer used to transfer Message.*

#### 21.2.3.6.0.6 Field Documentation

21.2.3.6.0.6.1 `flexcan_frame_t* flexcan_mb_transfer_t::frame`

21.2.3.6.0.6.2 `uint8_t flexcan_mb_transfer_t::mbIdx`

#### 21.2.3.7 struct `flexcan_fifo_transfer_t`

##### Data Fields

- `flexcan_frame_t * frame`

*The buffer of CAN Message to be received from Rx FIFO.*

#### 21.2.3.7.0.7 Field Documentation

##### 21.2.3.7.0.7.1 flexcan\_frame\_t\* flexcan\_fifo\_transfer\_t::frame

#### 21.2.3.8 struct \_flexcan\_handle

FlexCAN handle structure definition.

#### Data Fields

- [flexcan\\_transfer\\_callback\\_t](#) callback  
*Callback function.*
- void \* [userData](#)  
*FlexCAN callback function parameter.*
- [flexcan\\_frame\\_t](#) \*volatile [mbFrameBuf](#) [CAN\_WORD1\_COUNT]  
*The buffer for received data from Message Buffers.*
- [flexcan\\_frame\\_t](#) \*volatile [rxFifoFrameBuf](#)  
*The buffer for received data from Rx FIFO.*
- volatile uint8\_t [mbState](#) [CAN\_WORD1\_COUNT]  
*Message Buffer transfer state.*
- volatile uint8\_t [rxFifoState](#)  
*Rx FIFO transfer state.*
- volatile uint32\_t [timestamp](#) [CAN\_WORD1\_COUNT]  
*Mailbox transfer timestamp.*



### 21.2.3.8.0.8 Field Documentation

21.2.3.8.0.8.1 `flexcan_transfer_callback_t flexcan_handle_t::callback`

21.2.3.8.0.8.2 `void* flexcan_handle_t::userData`

21.2.3.8.0.8.3 `flexcan_frame_t* volatile flexcan_handle_t::mbFrameBuf[CAN_WORD1_COUNT]`

21.2.3.8.0.8.4 `flexcan_frame_t* volatile flexcan_handle_t::rxFifoFrameBuf`

21.2.3.8.0.8.5 `volatile uint8_t flexcan_handle_t::mbState[CAN_WORD1_COUNT]`

21.2.3.8.0.8.6 `volatile uint8_t flexcan_handle_t::rxFifoState`

21.2.3.8.0.8.7 `volatile uint32_t flexcan_handle_t::timestamp[CAN_WORD1_COUNT]`

### 21.2.4 Macro Definition Documentation

21.2.4.1 `#define FSL_FLEXCAN_DRIVER_VERSION (MAKE_VERSION(2, 6, 0))`

21.2.4.2 `#define FLEXCAN_ID_STD( id ) (((uint32_t)((uint32_t)(id)) << CAN_ID_STD_SHIFT)) & CAN_ID_STD_MASK)`

Standard Frame ID helper macro.

21.2.4.3 `#define FLEXCAN_ID_EXT( id )`

**Value:**

```
((uint32_t)((uint32_t)(id)) << CAN_ID_EXT_SHIFT)) & \
(CAN_ID_EXT_MASK | CAN_ID_STD_MASK)
```

21.2.4.4 `#define FLEXCAN_RX_MB_STD_MASK( id, rtr, ide )`

**Value:**

```
((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \
FLEXCAN_ID_STD(id))
```

Standard Rx Message Buffer Mask helper macro.

21.2.4.5 `#define FLEXCAN_RX_MB_EXT_MASK( id, rtr, ide )`

**Value:**

```
((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \
FLEXCAN_ID_EXT(id))
```

**21.2.4.6 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_A( *id*, *rtr*, *ide* )****Value:**

```
((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \
(FLEXCAN_ID_STD(id) << 1))
```

Standard Rx FIFO Mask helper macro Type A helper macro.

**21.2.4.7 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_B\_HIGH( *id*, *rtr*, *ide* )****Value:**

```
((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \
((uint32_t)(id)&0x7FF) << 19))
```

**21.2.4.8 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_B\_LOW( *id*, *rtr*, *ide* )****Value:**

```
((uint32_t)((uint32_t)(rtr) << 15) | (uint32_t)((uint32_t)(ide) << 14)) | \
((uint32_t)(id)&0x7FF) << 3))
```

**21.2.4.9 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_HIGH( *id*  
) (((uint32\_t)(id)&0x7F8) << 21)****21.2.4.10 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_MID\_HIGH( *id*  
) (((uint32\_t)(id)&0x7F8) << 13)****21.2.4.11 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_MID\_LOW( *id*  
) (((uint32\_t)(id)&0x7F8) << 5)****21.2.4.12 #define FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_C\_LOW( *id*  
) (((uint32\_t)(id)&0x7F8) >> 3)****21.2.4.13 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_A( *id*, *rtr*, *ide* )****Value:**

```
((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \
(FLEXCAN_ID_EXT(id) << 1))
```

**21.2.4.14 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_B\_HIGH( *id*, *rtr*, *ide* )****Value:**

```
(
    ((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \
    ((FLEXCAN_ID_EXT(id) & 0x1FFF8000) << 1))
```

**21.2.4.15 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_B\_LOW( *id*, *rtr*, *ide* )****Value:**

```
((uint32_t)((uint32_t)(rtr) << 15) | (uint32_t)((uint32_t)(ide) << 14)) | \
    ((FLEXCAN_ID_EXT(id) & 0x1FFF8000) >> 15))
```

**21.2.4.16 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_HIGH( *id* ) ((FLEXCAN\_ID\_EXT(id) & 0x1FE00000) << 3)****21.2.4.17 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_MID\_HIGH( *id* )****Value:**

```
((FLEXCAN_ID_EXT(id) & 0x1FE00000) >> 5)
```

**21.2.4.18 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_MID\_LOW( *id* )****Value:**

```
((FLEXCAN_ID_EXT(id) & 0x1FE00000) >> 13)
```

**21.2.4.19 #define FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_C\_LOW( *id* ) ((FLEXCAN\_ID\_EXT(id) & 0x1FE00000) >> 21)****21.2.4.20 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_A( *id*, *rtr*, *ide* ) FLEXCAN\_RX\_FIFO\_STD\_MASK\_TYPE\_A(id, rtr, ide)**

Standard Rx FIFO Filter helper macro Type A helper macro.

**21.2.4.21 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_B\_HIGH( *id*, *rtr*, *ide* )****Value:**

```
FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_HIGH(
    id, rtr, ide) \
```

**21.2.4.22 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_B\_LOW( *id*, *rtr*, *ide* )****Value:**

```
FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_LOW(
    id, rtr, ide) \
```

**21.2.4.23 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_C\_HIGH( *id* )****Value:**

```
FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_HIGH(
    id) \
```

**21.2.4.24 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_C\_MID\_HIGH( *id* )****Value:**

```
FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_HIGH(
    id) \
```

**21.2.4.25 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_C\_MID\_LOW( *id* )****Value:**

```
FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_LOW(
    id) \
```

**21.2.4.26 #define FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_C\_LOW( *id* )****Value:**

```
FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW(
    id) \
```

**21.2.4.27 #define FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_A( *id*, *rtr*, *ide*  
 ) FLEXCAN\_RX\_FIFO\_EXT\_MASK\_TYPE\_A(id, rtr, ide)**

**21.2.4.28 #define FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_B\_HIGH( *id*, *rtr*, *ide* )**

**Value:**

```
FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_HIGH(          \
    id, rtr, ide)
```

**21.2.4.29 #define FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_B\_LOW( *id*, *rtr*, *ide* )**

**Value:**

```
FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_LOW(          \
    id, rtr, ide)
```

**21.2.4.30 #define FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_HIGH( *id* )**

**Value:**

```
FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_HIGH(          \
    id)
```

**21.2.4.31 #define FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_MID\_HIGH( *id* )**

**Value:**

```
FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_HIGH(      \
    id)
```

**21.2.4.32 #define FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_MID\_LOW( *id* )**

**Value:**

```
FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_LOW(       \
    id)
```

```
21.2.4.33 #define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_LOW( id
           ) FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_LOW(id)
```

## 21.2.5 Typedef Documentation

```
21.2.5.1 typedef void(* flexcan_transfer_callback_t)(CAN_Type *base, flexcan_handle_t
           *handle, status_t status, uint32_t result, void *userData)
```

The FlexCAN transfer callback returns a value from the underlying layer. If the status equals to `kStatus_FLEXCAN_ErrorStatus`, the result parameter is the Content of FlexCAN status register which can be used to get the working status(or error status) of FlexCAN module. If the status equals to other FlexCAN Message Buffer transfer status, the result is the index of Message Buffer that generate transfer event. If the status equals to other FlexCAN Message Buffer transfer status, the result is meaningless and should be Ignored.

## 21.2.6 Enumeration Type Documentation

### 21.2.6.1 anonymous enum

Enumerator

*kStatus\_FLEXCAN\_TxBusy* Tx Message Buffer is Busy.  
*kStatus\_FLEXCAN\_TxIdle* Tx Message Buffer is Idle.  
*kStatus\_FLEXCAN\_TxSwitchToRx* Remote Message is send out and Message buffer changed to Receive one.  
*kStatus\_FLEXCAN\_RxBusy* Rx Message Buffer is Busy.  
*kStatus\_FLEXCAN\_RxIdle* Rx Message Buffer is Idle.  
*kStatus\_FLEXCAN\_RxOverflow* Rx Message Buffer is Overflowed.  
*kStatus\_FLEXCAN\_RxFifoBusy* Rx Message FIFO is Busy.  
*kStatus\_FLEXCAN\_RxFifoIdle* Rx Message FIFO is Idle.  
*kStatus\_FLEXCAN\_RxFifoOverflow* Rx Message FIFO is overflowed.  
*kStatus\_FLEXCAN\_RxFifoWarning* Rx Message FIFO is almost overflowed.  
*kStatus\_FLEXCAN\_ErrorStatus* FlexCAN Module Error and Status.  
*kStatus\_FLEXCAN\_WakeUp* FlexCAN is waken up from STOP mode.  
*kStatus\_FLEXCAN\_UnHandled* UnHandled Interrupt asserted.  
*kStatus\_FLEXCAN\_RxRemote* Rx Remote Message Received in Mail box.

### 21.2.6.2 enum flexcan\_frame\_format\_t

Enumerator

*kFLEXCAN\_FrameFormatStandard* Standard frame format attribute.  
*kFLEXCAN\_FrameFormatExtend* Extend frame format attribute.

### 21.2.6.3 enum flexcan\_frame\_type\_t

Enumerator

***kFLEXCAN\_FrameTypeData*** Data frame type attribute.

***kFLEXCAN\_FrameTypeRemote*** Remote frame type attribute.

### 21.2.6.4 enum flexcan\_clock\_source\_t

**Deprecated** Do not use the `kFLEXCAN_ClkSrcOs`. It has been superceded `kFLEXCAN_ClkSrc0`  
Do not use the `kFLEXCAN_ClkSrcPeri`. It has been superceded `kFLEXCAN_ClkSrc1`

Enumerator

***kFLEXCAN\_ClkSrcOsc*** FlexCAN Protocol Engine clock from Oscillator.

***kFLEXCAN\_ClkSrcPeri*** FlexCAN Protocol Engine clock from Peripheral Clock.

***kFLEXCAN\_ClkSrc0*** FlexCAN Protocol Engine clock selected by user as SRC == 0.

***kFLEXCAN\_ClkSrc1*** FlexCAN Protocol Engine clock selected by user as SRC == 1.

### 21.2.6.5 enum flexcan\_wake\_up\_source\_t

Enumerator

***kFLEXCAN\_WakeupSrcUnfiltered*** FlexCAN uses unfiltered Rx input to detect edge.

***kFLEXCAN\_WakeupSrcFiltered*** FlexCAN uses filtered Rx input to detect edge.

### 21.2.6.6 enum flexcan\_rx\_fifo\_filter\_type\_t

Enumerator

***kFLEXCAN\_RxFifoFilterTypeA*** One full ID (standard and extended) per ID Filter element.

***kFLEXCAN\_RxFifoFilterTypeB*** Two full standard IDs or two partial 14-bit ID slices per ID Filter Table element.

***kFLEXCAN\_RxFifoFilterTypeC*** Four partial 8-bit Standard or extended ID slices per ID Filter Table element.

***kFLEXCAN\_RxFifoFilterTypeD*** All frames rejected.

### 21.2.6.7 enum flexcan\_rx\_fifo\_priority\_t

The matching process starts from the Rx MB(or Rx FIFO) with higher priority. If no MB(or Rx FIFO filter) is satisfied, the matching process goes on with the Rx FIFO(or Rx MB) with lower priority.

Enumerator

***kFLEXCAN\_RxFifoPrioLow*** Matching process start from Rx Message Buffer first.

***kFLEXCAN\_RxFifoPrioHigh*** Matching process start from Rx FIFO first.

### 21.2.6.8 enum \_flexcan\_interrupt\_enable

This structure contains the settings for all of the FlexCAN Module interrupt configurations. Note: FlexCAN Message Buffers and Rx FIFO have their own interrupts.

Enumerator

***kFLEXCAN\_BusOffInterruptEnable*** Bus Off interrupt.

***kFLEXCAN\_ErrorInterruptEnable*** Error interrupt.

***kFLEXCAN\_RxWarningInterruptEnable*** Rx Warning interrupt.

***kFLEXCAN\_TxWarningInterruptEnable*** Tx Warning interrupt.

***kFLEXCAN\_WakeUpInterruptEnable*** Wake Up interrupt.

### 21.2.6.9 enum \_flexcan\_flags

This provides constants for the FlexCAN status flags for use in the FlexCAN functions. Note: The CPU read action clears FLEXCAN\_ErrorFlag, therefore user need to read FLEXCAN\_ErrorFlag and distinguish which error is occur using [\\_flexcan\\_error\\_flags](#) enumerations.

Enumerator

***kFLEXCAN\_SynchFlag*** CAN Synchronization Status.

***kFLEXCAN\_TxWarningIntFlag*** Tx Warning Interrupt Flag.

***kFLEXCAN\_RxWarningIntFlag*** Rx Warning Interrupt Flag.

***kFLEXCAN\_TxErrorWarningFlag*** Tx Error Warning Status.

***kFLEXCAN\_RxErrorWarningFlag*** Rx Error Warning Status.

***kFLEXCAN\_IdleFlag*** CAN IDLE Status Flag.

***kFLEXCAN\_FaultConfinementFlag*** Fault Confinement State Flag.

***kFLEXCAN\_TransmittingFlag*** FlexCAN In Transmission Status.

***kFLEXCAN\_ReceivingFlag*** FlexCAN In Reception Status.

***kFLEXCAN\_BusOffIntFlag*** Bus Off Interrupt Flag.

***kFLEXCAN\_ErrorIntFlag*** Error Interrupt Flag.

***kFLEXCAN\_WakeUpIntFlag*** Wake-Up Interrupt Flag.

### 21.2.6.10 enum \_flexcan\_error\_flags

The FlexCAN Error Status enumerations is used to report current error of the FlexCAN bus. This enumerations should be used with KFlexCAN\_ErrorFlag in [\\_flexcan\\_flags](#) enumerations to determine which error is generated.



## Enumerator

***kFLEXCAN\_StuffingError*** Stuffing Error.  
***kFLEXCAN\_FormError*** Form Error.  
***kFLEXCAN\_CrcError*** Cyclic Redundancy Check Error.  
***kFLEXCAN\_AckError*** Received no ACK on transmission.  
***kFLEXCAN\_Bit0Error*** Unable to send dominant bit.  
***kFLEXCAN\_Bit1Error*** Unable to send recessive bit.

### 21.2.6.11 anonymous enum

The FlexCAN Rx FIFO Status enumerations are used to determine the status of the Rx FIFO. Because Rx FIFO occupy the MB0 ~ MB7 (Rx Fifo filter also occupies more Message Buffer space), Rx FIFO status flags are mapped to the corresponding Message Buffer status flags.

## Enumerator

***kFLEXCAN\_RxFifoOverflowFlag*** Rx FIFO overflow flag.  
***kFLEXCAN\_RxFifoWarningFlag*** Rx FIFO almost full flag.  
***kFLEXCAN\_RxFifoFrameAvlFlag*** Frames available in Rx FIFO flag.

## 21.2.7 Function Documentation

### 21.2.7.1 void FLEXCAN\_EnterFreezeMode ( CAN\_Type \* *base* )

This function makes the FlexCAN work under Freeze Mode.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
-------------	----------------------------------

### 21.2.7.2 void FLEXCAN\_ExitFreezeMode ( CAN\_Type \* *base* )

This function makes the FlexCAN leave Freeze Mode.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
-------------	----------------------------------

### 21.2.7.3 uint32\_t FLEXCAN\_GetInstance ( CAN\_Type \* *base* )

## Parameters

<i>base</i>	FlexCAN peripheral base address.
-------------	----------------------------------

## Returns

FlexCAN instance.

#### 21.2.7.4 **bool FLEXCAN\_CalculateImprovedTimingValues ( uint32\_t *baudRate*, uint32\_t *sourceClock\_Hz*, flexcan\_timing\_config\_t \* *pTimingConfig* )**

## Parameters

<i>baudRate</i>	The classical CAN speed in bps defined by user
<i>sourceClock_Hz</i>	The Source clock data speed in bps. Zero to disable baudrate switching
<i>pTimingConfig</i>	Pointer to the FlexCAN timing configuration structure.

## Returns

TRUE if timing configuration found, FALSE if failed to find configuration

#### 21.2.7.5 **void FLEXCAN\_Init ( CAN\_Type \* *base*, const flexcan\_config\_t \* *pConfig*, uint32\_t *sourceClock\_Hz* )**

This function initializes the FlexCAN module with user-defined settings. This example shows how to set up the [flexcan\\_config\\_t](#) parameters and how to call the FLEXCAN\_Init function by passing in these parameters.

```
* flexcan_config_t flexcanConfig;
* flexcanConfig.clkSrc          = kFLEXCAN_ClkSrc0;
* flexcanConfig.baudRate       = 1000000U;
* flexcanConfig.maxMbNum       = 16;
* flexcanConfig.enableLoopBack = false;
* flexcanConfig.enableSelfWakeup = false;
* flexcanConfig.enableIndividMask = false;
* flexcanConfig.enableDoze      = false;
* flexcanConfig.disableSelfReception = false;
* flexcanConfig.enableListenOnlyMode = false;
* flexcanConfig.timingConfig    = timingConfig;
* FLEXCAN_Init(CAN0, &flexcanConfig, 8000000UL);
*
```

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>pConfig</i>	Pointer to the user-defined configuration structure.
<i>sourceClock_Hz</i>	FlexCAN Protocol Engine clock source frequency in Hz.

**21.2.7.6 void FLEXCAN\_Deinit ( CAN\_Type \* *base* )**

This function disables the FlexCAN module clock and sets all register values to the reset value.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
-------------	----------------------------------

**21.2.7.7 void FLEXCAN\_GetDefaultConfig ( flexcan\_config\_t \* *pConfig* )**

This function initializes the FlexCAN configuration structure to default values. The default values are as follows. flexcanConfig->clkSrc = kFLEXCAN\_ClkSrc0; flexcanConfig->baudRate = 1000000U; flexcanConfig->baudRateFD = 2000000U; flexcanConfig->maxMbNum = 16; flexcanConfig->enableLoopBack = false; flexcanConfig->enableSelfWakeup = false; flexcanConfig->enableIndividMask = false; flexcanConfig->disableSelfReception = false; flexcanConfig->enableListenOnlyMode = false; flexcanConfig->enableDoze = false; flexcanConfig->enableMemoryErrorControl = true; flexcanConfig->enableNonCorrectableErrorEnterFreeze = true; flexcanConfig.timingConfig = timingConfig;

## Parameters

<i>pConfig</i>	Pointer to the FlexCAN configuration structure.
----------------	---

**21.2.7.8 void FLEXCAN\_SetTimingConfig ( CAN\_Type \* *base*, const flexcan\_timing\_config\_t \* *pConfig* )**

This function gives user settings to CAN bus timing characteristic. The function is for an experienced user. For less experienced users, call the [FLEXCAN\\_Init\(\)](#) and fill the baud rate field with a desired value. This provides the default timing characteristics to the module.

Note that calling [FLEXCAN\\_SetTimingConfig\(\)](#) overrides the baud rate set in [FLEXCAN\\_Init\(\)](#).

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>pConfig</i>	Pointer to the timing configuration structure.

**21.2.7.9 void FLEXCAN\_SetRxMbGlobalMask ( CAN\_Type \* *base*, uint32\_t *mask* )**

This function sets the global mask for the FlexCAN message buffer in a matching process. The configuration is only effective when the Rx individual mask is disabled in the [FLEXCAN\\_Init\(\)](#).

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	Rx Message Buffer Global Mask value.

**21.2.7.10 void FLEXCAN\_SetRxFifoGlobalMask ( CAN\_Type \* *base*, uint32\_t *mask* )**

This function sets the global mask for FlexCAN FIFO in a matching process.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	Rx Fifo Global Mask value.

**21.2.7.11 void FLEXCAN\_SetRxIndividualMask ( CAN\_Type \* *base*, uint8\_t *maskIdx*, uint32\_t *mask* )**

This function sets the individual mask for the FlexCAN matching process. The configuration is only effective when the Rx individual mask is enabled in the [FLEXCAN\\_Init\(\)](#). If the Rx FIFO is disabled, the individual mask is applied to the corresponding Message Buffer. If the Rx FIFO is enabled, the individual mask for Rx FIFO occupied Message Buffer is applied to the Rx Filter with the same index. Note that only the first 32 individual masks can be used as the Rx FIFO filter mask.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
-------------	----------------------------------

<i>maskIdx</i>	The Index of individual Mask.
<i>mask</i>	Rx Individual Mask value.

#### 21.2.7.12 void FLEXCAN\_SetTxMbConfig ( CAN\_Type \* *base*, uint8\_t *mbIdx*, bool *enable* )

This function aborts the previous transmission, cleans the Message Buffer, and configures it as a Transmit Message Buffer.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mbIdx</i>	The Message Buffer index.
<i>enable</i>	Enable/disable Tx Message Buffer. <ul style="list-style-type: none"> <li>• true: Enable Tx Message Buffer.</li> <li>• false: Disable Tx Message Buffer.</li> </ul>

#### 21.2.7.13 void FLEXCAN\_SetRxMbConfig ( CAN\_Type \* *base*, uint8\_t *mbIdx*, const flexcan\_rx\_mb\_config\_t \* *pRxMbConfig*, bool *enable* )

This function cleans a FlexCAN build-in Message Buffer and configures it as a Receive Message Buffer.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mbIdx</i>	The Message Buffer index.
<i>pRxMbConfig</i>	Pointer to the FlexCAN Message Buffer configuration structure.
<i>enable</i>	Enable/disable Rx Message Buffer. <ul style="list-style-type: none"> <li>• true: Enable Rx Message Buffer.</li> <li>• false: Disable Rx Message Buffer.</li> </ul>

#### 21.2.7.14 void FLEXCAN\_SetRxFifoConfig ( CAN\_Type \* *base*, const flexcan\_rx\_fifo\_config\_t \* *pRxFifoConfig*, bool *enable* )

This function configures the Rx FIFO with given Rx FIFO configuration.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>pRxFifoConfig</i>	Pointer to the FlexCAN Rx FIFO configuration structure.
<i>enable</i>	Enable/disable Rx FIFO. <ul style="list-style-type: none"> <li>• true: Enable Rx FIFO.</li> <li>• false: Disable Rx FIFO.</li> </ul>

#### 21.2.7.15 static uint32\_t FLEXCAN\_GetStatusFlags ( CAN\_Type \* *base* ) [inline], [static]

This function gets all FlexCAN status flags. The flags are returned as the logical OR value of the enumerators [\\_flexcan\\_flags](#). To check the specific status, compare the return value with enumerators in [\\_flexcan\\_flags](#).

## Parameters

<i>base</i>	FlexCAN peripheral base address.
-------------	----------------------------------

## Returns

FlexCAN status flags which are ORed by the enumerators in the [\\_flexcan\\_flags](#).

#### 21.2.7.16 static void FLEXCAN\_ClearStatusFlags ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function clears the FlexCAN status flags with a provided mask. An automatically cleared flag can't be cleared by this function.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The status flags to be cleared, it is logical OR value of <a href="#">_flexcan_flags</a> .

#### 21.2.7.17 static void FLEXCAN\_GetBusErrCount ( CAN\_Type \* *base*, uint8\_t \* *txErrBuf*, uint8\_t \* *rxErrBuf* ) [inline], [static]

This function gets the FlexCAN Bus Error Counter value for both Tx and Rx direction. These values may be needed in the upper layer error handling.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>txErrBuf</i>	Buffer to store Tx Error Counter value.
<i>rxErrBuf</i>	Buffer to store Rx Error Counter value.

#### 21.2.7.18 static uint32\_t FLEXCAN\_GetMbStatusFlags ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function gets the interrupt flags of a given Message Buffers.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The ORed FlexCAN Message Buffer mask.

## Returns

The status of given Message Buffers.

#### 21.2.7.19 static void FLEXCAN\_ClearMbStatusFlags ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function clears the interrupt flags of a given Message Buffers.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The ORed FlexCAN Message Buffer mask.

#### 21.2.7.20 static void FLEXCAN\_EnableInterrupts ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the FlexCAN interrupts according to the provided mask. The mask is a logical OR of enumeration members, see [\\_flexcan\\_interrupt\\_enable](#).

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of <a href="#">_flexcan_interrupt_enable</a> .

#### 21.2.7.21 static void FLEXCAN\_DisableInterrupts ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the FlexCAN interrupts according to the provided mask. The mask is a logical OR of enumeration members, see [\\_flexcan\\_interrupt\\_enable](#).

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of <a href="#">_flexcan_interrupt_enable</a> .

#### 21.2.7.22 static void FLEXCAN\_EnableMbInterrupts ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the interrupts of given Message Buffers.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The ORed FlexCAN Message Buffer mask.

#### 21.2.7.23 static void FLEXCAN\_DisableMbInterrupts ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the interrupts of given Message Buffers.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mask</i>	The ORed FlexCAN Message Buffer mask.

#### 21.2.7.24 static void FLEXCAN\_Enable ( CAN\_Type \* *base*, bool *enable* ) [inline], [static]

This function enables or disables the FlexCAN module.



## Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	true to enable, false to disable.

### 21.2.7.25 **status\_t FLEXCAN\_WriteTxMb ( CAN\_Type \* *base*, uint8\_t *mbIdx*, const flexcan\_frame\_t \* *pTxFrame* )**

This function writes a CAN Message to the specified Transmit Message Buffer and changes the Message Buffer state to start CAN Message transmit. After that the function returns immediately.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mbIdx</i>	The FlexCAN Message Buffer index.
<i>pTxFrame</i>	Pointer to CAN message frame to be sent.

## Return values

<i>kStatus_Success</i>	- Write Tx Message Buffer Successfully.
<i>kStatus_Fail</i>	- Tx Message Buffer is currently in use.

### 21.2.7.26 **status\_t FLEXCAN\_ReadRxMb ( CAN\_Type \* *base*, uint8\_t *mbIdx*, flexcan\_frame\_t \* *pRxFrame* )**

This function reads a CAN message from a specified Receive Message Buffer. The function fills a receive CAN message frame structure with just received data and activates the Message Buffer again. The function returns immediately.

## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>mbIdx</i>	The FlexCAN Message Buffer index.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

## Return values

<i>kStatus_Success</i>	- Rx Message Buffer is full and has been read successfully.
<i>kStatus_FLEXCAN_Rx-Overflow</i>	- Rx Message Buffer is already overflowed and has been read successfully.
<i>kStatus_Fail</i>	- Rx Message Buffer is empty.

#### 21.2.7.27 **status\_t FLEXCAN\_ReadRxFifo ( CAN\_Type \* *base*, flexcan\_frame\_t \* *pRxFrame* )**

This function reads a CAN message from the FlexCAN build-in Rx FIFO.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

Return values

<i>kStatus_Success</i>	- Read Message from Rx FIFO successfully.
<i>kStatus_Fail</i>	- Rx FIFO is not enabled.

#### 21.2.7.28 **status\_t FLEXCAN\_TransferSendBlocking ( CAN\_Type \* *base*, uint8\_t *mbIdx*, flexcan\_frame\_t \* *pTxFrame* )**

Note that a transfer handle does not need to be created before calling this API.

Parameters

<i>base</i>	FlexCAN peripheral base pointer.
<i>mbIdx</i>	The FlexCAN Message Buffer index.
<i>pTxFrame</i>	Pointer to CAN message frame to be sent.

Return values

<i>kStatus_Success</i>	- Write Tx Message Buffer Successfully.
<i>kStatus_Fail</i>	- Tx Message Buffer is currently in use.

**21.2.7.29** `status_t FLEXCAN_TransferReceiveBlocking ( CAN_Type * base, uint8_t mbIdx, flexcan_frame_t * pRxFrame )`

Note that a transfer handle does not need to be created before calling this API.

## Parameters

<i>base</i>	FlexCAN peripheral base pointer.
<i>mbIdx</i>	The FlexCAN Message Buffer index.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

## Return values

<i>kStatus_Success</i>	- Rx Message Buffer is full and has been read successfully.
<i>kStatus_FLEXCAN_Rx-Overflow</i>	- Rx Message Buffer is already overflowed and has been read successfully.
<i>kStatus_Fail</i>	- Rx Message Buffer is empty.

### 21.2.7.30 **status\_t FLEXCAN\_TransferReceiveFifoBlocking ( CAN\_Type \* *base*, flexcan\_frame\_t \* *pRxFrame* )**

Note that a transfer handle does not need to be created before calling this API.

## Parameters

<i>base</i>	FlexCAN peripheral base pointer.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

## Return values

<i>kStatus_Success</i>	- Read Message from Rx FIFO successfully.
<i>kStatus_Fail</i>	- Rx FIFO is not enabled.

### 21.2.7.31 **void FLEXCAN\_TransferCreateHandle ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle*, flexcan\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the FlexCAN handle, which can be used for other FlexCAN transactional APIs. Usually, for a specified FlexCAN instance, call this API once to get the initialized handle.

## Parameters

---

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

#### 21.2.7.32 **status\_t FLEXCAN\_TransferSendNonBlocking ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle*, flexcan\_mb\_transfer\_t \* *pMbXfer* )**

This function sends a message using IRQ. This is a non-blocking function, which returns right away. When messages have been sent out, the send callback function is called.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.
<i>pMbXfer</i>	FlexCAN Message Buffer transfer structure. See the <a href="#">flexcan_mb_transfer_t</a> .

Return values

<i>kStatus_Success</i>	Start Tx Message Buffer sending process successfully.
<i>kStatus_Fail</i>	Write Tx Message Buffer failed.
<i>kStatus_FLEXCAN_Tx-Busy</i>	Tx Message Buffer is in use.

#### 21.2.7.33 **status\_t FLEXCAN\_TransferReceiveNonBlocking ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle*, flexcan\_mb\_transfer\_t \* *pMbXfer* )**

This function receives a message using IRQ. This is non-blocking function, which returns right away. When the message has been received, the receive callback function is called.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.
<i>pMbXfer</i>	FlexCAN Message Buffer transfer structure. See the <a href="#">flexcan_mb_transfer_t</a> .

Return values

<i>kStatus_Success</i>	- Start Rx Message Buffer receiving process successfully.
<i>kStatus_FLEXCAN_Rx-Busy</i>	- Rx Message Buffer is in use.

#### 21.2.7.34 **status\_t FLEXCAN\_TransferReceiveFifoNonBlocking ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle*, flexcan\_fifo\_transfer\_t \* *pFifoXfer* )**

This function receives a message using IRQ. This is a non-blocking function, which returns right away. When all messages have been received, the receive callback function is called.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.
<i>pFifoXfer</i>	FlexCAN Rx FIFO transfer structure. See the <a href="#">flexcan_fifo_transfer_t</a> .

Return values

<i>kStatus_Success</i>	- Start Rx FIFO receiving process successfully.
<i>kStatus_FLEXCAN_Rx-FifoBusy</i>	- Rx FIFO is currently in use.

#### 21.2.7.35 **uint32\_t FLEXCAN\_GetTimeStamp ( flexcan\_handle\_t \* *handle*, uint8\_t *mblIdx* )**

This function can only be used when calling non-blocking Data transfer (TX/RX) API. After TX/RX data transfer done (User can get the status by handler's callback function), we can get the detail index of Mailbox's timestamp by handle. Detail non-blocking data transfer API (TX/RX) contain: -FLEXCAN\_TransferSendNonBlocking -FLEXCAN\_TransferFDSendNonBlocking -FLEXCAN\_TransferReceiveNonBlocking -FLEXCAN\_TransferFDReceiveNonBlocking -FLEXCAN\_TransferReceiveFifoNonBlocking

Parameters

<i>handle</i>	FlexCAN handle pointer.
<i>mblIdx</i>	The FlexCAN FD Message Buffer index.

Return values

<i>the</i>	index of mailbox 's timestamp stored in the handle.
------------	---

#### 21.2.7.36 void FLEXCAN\_TransferAbortSend ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle*, uint8\_t *mbIdx* )

This function aborts the interrupt driven message send process.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.
<i>mbIdx</i>	The FlexCAN Message Buffer index.

#### 21.2.7.37 void FLEXCAN\_TransferAbortReceive ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle*, uint8\_t *mbIdx* )

This function aborts the interrupt driven message receive process.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.
<i>mbIdx</i>	The FlexCAN Message Buffer index.

#### 21.2.7.38 void FLEXCAN\_TransferAbortReceiveFifo ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle* )

This function aborts the interrupt driven message receive from Rx FIFO process.

Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.

**21.2.7.39** void FLEXCAN\_TransferHandleIRQ ( CAN\_Type \* *base*, flexcan\_handle\_t \* *handle* )

This function handles the FlexCAN Error, the Message Buffer, and the Rx FIFO IRQ request.



## Parameters

<i>base</i>	FlexCAN peripheral base address.
<i>handle</i>	FlexCAN handle pointer.

## Chapter 22

### FTM: FlexTimer Driver

#### Overview

The MCUXpresso SDK provides a driver for the FlexTimer Module (FTM) of MCUXpresso SDK devices.

#### Function groups

The FTM driver supports the generation of PWM signals, input capture, dual edge capture, output compare, and quadrature decoder modes. The driver also supports configuring each of the FTM fault inputs.

##### 22.2.1 Initialization and deinitialization

The function [FTM\\_Init\(\)](#) initializes the FTM with specified configurations. The function [FTM\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the FTM for the requested register update mode for registers with buffers. It also sets up the FTM's fault operation mode and FTM behavior in the BDM mode.

The function [FTM\\_Deinit\(\)](#) disables the FTM counter and turns off the module clock.

##### 22.2.2 PWM Operations

The function [FTM\\_SetupPwm\(\)](#) sets up FTM channels for the PWM output. The function sets up the PWM signal properties for multiple channels. Each channel has its own duty cycle and level-mode specified. However, the same PWM period and PWM mode is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 0=inactive signal (0% duty cycle) and 100=always active signal (100% duty cycle).

The function [FTM\\_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular FTM channel.

The function [FTM\\_UpdateChnlEdgeLevelSelect\(\)](#) updates the level select bits of a particular FTM channel. This can be used to disable the PWM output when making changes to the PWM signal.

##### 22.2.3 Input capture operations

The function [FTM\\_SetupInputCapture\(\)](#) sets up an FTM channel for the input capture. The user can specify the capture edge and a filter value to be used when processing the input signal.

The function [FTM\\_SetupDualEdgeCapture\(\)](#) can be used to measure the pulse width of a signal. A channel pair is used during capture with the input signal coming through a channel n. The user can specify whether

to use one-shot or continuous capture, the capture edge for each channel, and any filter value to be used when processing the input signal.

#### 22.2.4 Output compare operations

The function [FTM\\_SetupOutputCompare\(\)](#) sets up an FTM channel for the output comparison. The user can specify the channel output on a successful comparison and a comparison value.

#### 22.2.5 Quad decode

The function [FTM\\_SetupQuadDecode\(\)](#) sets up FTM channels 0 and 1 for quad decoding. The user can specify the quad decoding mode, polarity, and filter properties for each input signal.

#### 22.2.6 Fault operation

The function [FTM\\_SetupFault\(\)](#) sets up the properties for each fault. The user can specify the fault polarity and whether to use a filter on a fault input. The overall fault filter value and fault control mode are set up during initialization.

### Register Update

Some of the FTM registers have buffers. The driver supports various methods to update these registers with the content of the register buffer. The registers can be updated using the PWM synchronized loading or an intermediate point loading. The update mechanism for register with buffers can be specified through the following fields available in the configuration structure. Refer to the driver examples codes located at [<SDK\\_ROOT>/boards/<BOARD>/driver\\_examples/ftm](#) Multiple PWM synchronization update modes can be used by providing an OR'ed list of options available in the enumeration [ftm\\_pwm\\_sync\\_method\\_t](#) to the `pwmSyncMode` field.

When using an intermediate reload points, the PWM synchronization is not required. Multiple reload points can be used by providing an OR'ed list of options available in the enumeration [ftm\\_reload\\_point\\_t](#) to the `reloadPoints` field.

The driver initialization function sets up the appropriate bits in the FTM module based on the register update options selected.

If software PWM synchronization is used, the below function can be used to initiate a software trigger. Refer to the driver examples codes located at [<SDK\\_ROOT>/boards/<BOARD>/driver\\_examples/ftm](#)

## Typical use case

### 22.4.1 PWM output

Output a PWM signal on two FTM channels with different duty cycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ftm

## Data Structures

- struct [ftm\\_chnl\\_pwm\\_signal\\_param\\_t](#)  
*Options to configure a FTM channel's PWM signal. [More...](#)*
- struct [ftm\\_chnl\\_pwm\\_config\\_param\\_t](#)  
*Options to configure a FTM channel using precise setting. [More...](#)*
- struct [ftm\\_dual\\_edge\\_capture\\_param\\_t](#)  
*FlexTimer dual edge capture parameters. [More...](#)*
- struct [ftm\\_phase\\_params\\_t](#)  
*FlexTimer quadrature decode phase parameters. [More...](#)*
- struct [ftm\\_fault\\_param\\_t](#)  
*Structure is used to hold the parameters to configure a FTM fault. [More...](#)*
- struct [ftm\\_config\\_t](#)  
*FTM configuration structure. [More...](#)*

## Enumerations

- enum [ftm\\_chnl\\_t](#) {  
  [kFTM\\_Chnl\\_0](#) = 0U,  
  [kFTM\\_Chnl\\_1](#),  
  [kFTM\\_Chnl\\_2](#),  
  [kFTM\\_Chnl\\_3](#),  
  [kFTM\\_Chnl\\_4](#),  
  [kFTM\\_Chnl\\_5](#),  
  [kFTM\\_Chnl\\_6](#),  
  [kFTM\\_Chnl\\_7](#) }  
*List of FTM channels.*
- enum [ftm\\_fault\\_input\\_t](#) {  
  [kFTM\\_Fault\\_0](#) = 0U,  
  [kFTM\\_Fault\\_1](#),  
  [kFTM\\_Fault\\_2](#),  
  [kFTM\\_Fault\\_3](#) }  
*List of FTM faults.*
- enum [ftm\\_pwm\\_mode\\_t](#) {  
  [kFTM\\_EdgeAlignedPwm](#) = 0U,  
  [kFTM\\_CenterAlignedPwm](#),  
  [kFTM\\_EdgeAlignedCombinedPwm](#),  
  [kFTM\\_CenterAlignedCombinedPwm](#),  
  [kFTM\\_AsymmetricalCombinedPwm](#) }  
*FTM PWM operation modes.*

- enum `ftm_pwm_level_select_t` {  
`kFTM_NoPwmSignal` = 0U,  
`kFTM_LowTrue`,  
`kFTM_HighTrue` }  
*FTM PWM output pulse mode: high-true, low-true or no output.*
- enum `ftm_output_compare_mode_t` {  
`kFTM_NoOutputSignal` = (1U << FTM\_CnSC\_MSA\_SHIFT),  
`kFTM_ToggleOnMatch` = ((1U << FTM\_CnSC\_MSA\_SHIFT) | (1U << FTM\_CnSC\_ELSA\_SHIFT)),  
`kFTM_ClearOnMatch` = ((1U << FTM\_CnSC\_MSA\_SHIFT) | (2U << FTM\_CnSC\_ELSA\_SHIFT)),  
`kFTM_SetOnMatch` = ((1U << FTM\_CnSC\_MSA\_SHIFT) | (3U << FTM\_CnSC\_ELSA\_SHIFT)) }  
*FlexTimer output compare mode.*
- enum `ftm_input_capture_edge_t` {  
`kFTM_RisingEdge` = (1U << FTM\_CnSC\_ELSA\_SHIFT),  
`kFTM_FallingEdge` = (2U << FTM\_CnSC\_ELSA\_SHIFT),  
`kFTM_RiseAndFallEdge` = (3U << FTM\_CnSC\_ELSA\_SHIFT) }  
*FlexTimer input capture edge.*
- enum `ftm_dual_edge_capture_mode_t` {  
`kFTM_OneShot` = 0U,  
`kFTM_Continuous` = (1U << FTM\_CnSC\_MSA\_SHIFT) }  
*FlexTimer dual edge capture modes.*
- enum `ftm_quad_decode_mode_t` {  
`kFTM_QuadPhaseEncode` = 0U,  
`kFTM_QuadCountAndDir` }  
*FlexTimer quadrature decode modes.*
- enum `ftm_phase_polarity_t` {  
`kFTM_QuadPhaseNormal` = 0U,  
`kFTM_QuadPhaseInvert` }  
*FlexTimer quadrature phase polarities.*
- enum `ftm_deadtime_prescale_t` {  
`kFTM_Deadtime_Prescale_1` = 1U,  
`kFTM_Deadtime_Prescale_4`,  
`kFTM_Deadtime_Prescale_16` }  
*FlexTimer pre-scaler factor for the dead time insertion.*
- enum `ftm_clock_source_t` {  
`kFTM_SystemClock` = 1U,  
`kFTM_FixedClock`,  
`kFTM_ExternalClock` }  
*FlexTimer clock source selection.*
- enum `ftm_clock_prescale_t` {

```

kFTM_Prescale_Divide_1 = 0U,
kFTM_Prescale_Divide_2,
kFTM_Prescale_Divide_4,
kFTM_Prescale_Divide_8,
kFTM_Prescale_Divide_16,
kFTM_Prescale_Divide_32,
kFTM_Prescale_Divide_64,
kFTM_Prescale_Divide_128 }

```

*FlexTimer pre-scaler factor selection for the clock source.*

- enum `ftm_bdm_mode_t` {  
`kFTM_BdmMode_0` = 0U,  
`kFTM_BdmMode_1`,  
`kFTM_BdmMode_2`,  
`kFTM_BdmMode_3` }

*Options for the FlexTimer behaviour in BDM Mode.*

- enum `ftm_fault_mode_t` {  
`kFTM_Fault_Disable` = 0U,  
`kFTM_Fault_EvenChnls`,  
`kFTM_Fault_AllChnlsMan`,  
`kFTM_Fault_AllChnlsAuto` }

*Options for the FTM fault control mode.*

- enum `ftm_external_trigger_t` {  
`kFTM_Chnl0Trigger` = (1U << 4),  
`kFTM_Chnl1Trigger` = (1U << 5),  
`kFTM_Chnl2Trigger` = (1U << 0),  
`kFTM_Chnl3Trigger` = (1U << 1),  
`kFTM_Chnl4Trigger` = (1U << 2),  
`kFTM_Chnl5Trigger` = (1U << 3),  
`kFTM_InitTrigger` = (1U << 6) }

*FTM external trigger options.*

- enum `ftm_pwm_sync_method_t` {  
`kFTM_SoftwareTrigger` = FTM\_SYNC\_SWSYNC\_MASK,  
`kFTM_HardwareTrigger_0` = FTM\_SYNC\_TRIG0\_MASK,  
`kFTM_HardwareTrigger_1` = FTM\_SYNC\_TRIG1\_MASK,  
`kFTM_HardwareTrigger_2` = FTM\_SYNC\_TRIG2\_MASK }

*FlexTimer PWM sync options to update registers with buffer.*

- enum `ftm_reload_point_t` {

```

kFTM_Chnl0Match = (1U << 0),
kFTM_Chnl1Match = (1U << 1),
kFTM_Chnl2Match = (1U << 2),
kFTM_Chnl3Match = (1U << 3),
kFTM_Chnl4Match = (1U << 4),
kFTM_Chnl5Match = (1U << 5),
kFTM_Chnl6Match = (1U << 6),
kFTM_Chnl7Match = (1U << 7),
kFTM_CntMax = (1U << 8),
kFTM_CntMin = (1U << 9),
kFTM_HalfCycMatch = (1U << 10) }

```

*FTM options available as loading point for register reload.*

- enum `ftm_interrupt_enable_t` {
 

```

kFTM_Chnl0InterruptEnable = (1U << 0),
kFTM_Chnl1InterruptEnable = (1U << 1),
kFTM_Chnl2InterruptEnable = (1U << 2),
kFTM_Chnl3InterruptEnable = (1U << 3),
kFTM_Chnl4InterruptEnable = (1U << 4),
kFTM_Chnl5InterruptEnable = (1U << 5),
kFTM_Chnl6InterruptEnable = (1U << 6),
kFTM_Chnl7InterruptEnable = (1U << 7),
kFTM_FaultInterruptEnable = (1U << 8),
kFTM_TimeOverflowInterruptEnable = (1U << 9),
kFTM_ReloadInterruptEnable = (1U << 10) }

```

*List of FTM interrupts.*

- enum `ftm_status_flags_t` {
 

```

kFTM_Chnl0Flag = (1U << 0),
kFTM_Chnl1Flag = (1U << 1),
kFTM_Chnl2Flag = (1U << 2),
kFTM_Chnl3Flag = (1U << 3),
kFTM_Chnl4Flag = (1U << 4),
kFTM_Chnl5Flag = (1U << 5),
kFTM_Chnl6Flag = (1U << 6),
kFTM_Chnl7Flag = (1U << 7),
kFTM_FaultFlag = (1U << 8),
kFTM_TimeOverflowFlag = (1U << 9),
kFTM_ChnlTriggerFlag = (1U << 10),
kFTM_ReloadFlag = (1U << 11) }

```

*List of FTM flags.*

- enum {
 

```

kFTM_QuadDecoderCountingIncreaseFlag = FTM_QDCTRL_QUADIR_MASK,
kFTM_QuadDecoderCountingOverflowOnTopFlag = FTM_QDCTRL_TOFDIR_MASK }

```

*List of FTM Quad Decoder flags.*

## Functions

- void [FTM\\_SetupFaultInput](#) (FTM\_Type \*base, [ftm\\_fault\\_input\\_t](#) faultNumber, const [ftm\\_fault\\_param\\_t](#) \*faultParams)  
*Sets up the working of the FTM fault inputs protection.*
- static void [FTM\\_SetGlobalTimeBaseOutputEnable](#) (FTM\_Type \*base, bool enable)  
*Enables or disables the FTM global time base signal generation to other FTMs.*
- static void [FTM\\_SetOutputMask](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, bool mask)  
*Sets the FTM peripheral timer channel output mask.*
- static void [FTM\\_SetSoftwareTrigger](#) (FTM\_Type \*base, bool enable)  
*Enables or disables the FTM software trigger for PWM synchronization.*
- static void [FTM\\_SetWriteProtection](#) (FTM\_Type \*base, bool enable)  
*Enables or disables the FTM write protection.*
- static void [FTM\\_EnableDmaTransfer](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, bool enable)  
*Enable DMA transfer or not.*

## Driver version

- #define [FSL\\_FTM\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 3, 0))  
*FTM driver version 2.3.0.*

## Initialization and deinitialization

- [status\\_t](#) [FTM\\_Init](#) (FTM\_Type \*base, const [ftm\\_config\\_t](#) \*config)  
*Un-gates the FTM clock and configures the peripheral for basic operation.*
- void [FTM\\_Deinit](#) (FTM\_Type \*base)  
*Gates the FTM clock.*
- void [FTM\\_GetDefaultConfig](#) ([ftm\\_config\\_t](#) \*config)  
*Fills in the FTM configuration structure with the default settings.*

## Channel mode operations

- [status\\_t](#) [FTM\\_SetupPwm](#) (FTM\_Type \*base, const [ftm\\_chnl\\_pwm\\_signal\\_param\\_t](#) \*chnlParams, [uint8\\_t](#) numOfChnls, [ftm\\_pwm\\_mode\\_t](#) mode, [uint32\\_t](#) pwmFreq\_Hz, [uint32\\_t](#) srcClock\_Hz)  
*Configures the PWM signal parameters.*
- void [FTM\\_UpdatePwmDutycycle](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, [ftm\\_pwm\\_mode\\_t](#) currentPwmMode, [uint8\\_t](#) dutyCyclePercent)  
*Updates the duty cycle of an active PWM signal.*
- void [FTM\\_UpdateChnlEdgeLevelSelect](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, [uint8\\_t](#) level)  
*Updates the edge level selection for a channel.*
- [status\\_t](#) [FTM\\_SetupPwmMode](#) (FTM\_Type \*base, const [ftm\\_chnl\\_pwm\\_config\\_param\\_t](#) \*chnlParams, [uint8\\_t](#) numOfChnls, [ftm\\_pwm\\_mode\\_t](#) mode)  
*Configures the PWM mode parameters.*
- void [FTM\\_SetupInputCapture](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, [ftm\\_input\\_capture\\_edge\\_t](#) captureMode, [uint32\\_t](#) filterValue)  
*Enables capturing an input signal on the channel using the function parameters.*
- void [FTM\\_SetupOutputCompare](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, [ftm\\_output\\_compare\\_mode\\_t](#) compareMode, [uint32\\_t](#) compareValue)  
*Configures the FTM to generate timed pulses.*
- void [FTM\\_SetupDualEdgeCapture](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlPairNumber, const [ftm\\_dual\\_edge\\_capture\\_param\\_t](#) \*edgeParam, [uint32\\_t](#) filterValue)



*Configures the dual edge capture mode of the FTM.*

## Interrupt Interface

- void [FTM\\_EnableInterrupts](#) (FTM\_Type \*base, uint32\_t mask)  
*Enables the selected FTM interrupts.*
- void [FTM\\_DisableInterrupts](#) (FTM\_Type \*base, uint32\_t mask)  
*Disables the selected FTM interrupts.*
- uint32\_t [FTM\\_GetEnabledInterrupts](#) (FTM\_Type \*base)  
*Gets the enabled FTM interrupts.*

## Status Interface

- uint32\_t [FTM\\_GetStatusFlags](#) (FTM\_Type \*base)  
*Gets the FTM status flags.*
- void [FTM\\_ClearStatusFlags](#) (FTM\_Type \*base, uint32\_t mask)  
*Clears the FTM status flags.*

## Read and write the timer period

- static void [FTM\\_SetTimerPeriod](#) (FTM\_Type \*base, uint32\_t ticks)  
*Sets the timer period in units of ticks.*
- static uint32\_t [FTM\\_GetCurrentTimerCount](#) (FTM\_Type \*base)  
*Reads the current timer counting value.*

## Timer Start and Stop

- static void [FTM\\_StartTimer](#) (FTM\_Type \*base, [ftm\\_clock\\_source\\_t](#) clockSource)  
*Starts the FTM counter.*
- static void [FTM\\_StopTimer](#) (FTM\_Type \*base)  
*Stops the FTM counter.*

## Software output control

- static void [FTM\\_SetSoftwareCtrlEnable](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, bool value)  
*Enables or disables the channel software output control.*
- static void [FTM\\_SetSoftwareCtrlVal](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlNumber, bool value)  
*Sets the channel software output control value.*

## Channel pair operations

- static void [FTM\\_SetFaultControlEnable](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlPairNumber, bool value)  
*This function enables/disables the fault control in a channel pair.*
- static void [FTM\\_SetDeadTimeEnable](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlPairNumber, bool value)  
*This function enables/disables the dead time insertion in a channel pair.*
- static void [FTM\\_SetComplementaryEnable](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlPairNumber, bool value)  
*This function enables/disables complementary mode in a channel pair.*
- static void [FTM\\_SetInvertEnable](#) (FTM\_Type \*base, [ftm\\_chnl\\_t](#) chnlPairNumber, bool value)  
*This function enables/disables inverting control in a channel pair.*

## Quad Decoder

- void [FTM\\_SetupQuadDecode](#) (FTM\_Type \*base, const [ftm\\_phase\\_params\\_t](#) \*phaseAParams, const [ftm\\_phase\\_params\\_t](#) \*phaseBParams, [ftm\\_quad\\_decode\\_mode\\_t](#) quadMode)  
*Configures the parameters and activates the quadrature decoder mode.*
- static uint32\_t [FTM\\_GetQuadDecoderFlags](#) (FTM\_Type \*base)  
*Gets the FTM Quad Decoder flags.*
- static void [FTM\\_SetQuadDecoderModuloValue](#) (FTM\_Type \*base, uint32\_t startValue, uint32\_t overValue)  
*Sets the modulo values for Quad Decoder.*
- static uint32\_t [FTM\\_GetQuadDecoderCounterValue](#) (FTM\_Type \*base)  
*Gets the current Quad Decoder counter value.*
- static void [FTM\\_ClearQuadDecoderCounterValue](#) (FTM\_Type \*base)  
*Clears the current Quad Decoder counter value.*

## Data Structure Documentation

### 22.5.1 struct [ftm\\_chnl\\_pwm\\_signal\\_param\\_t](#)

#### Data Fields

- [ftm\\_chnl\\_t](#) [chnlNumber](#)  
*The channel/channel pair number.*
- [ftm\\_pwm\\_level\\_select\\_t](#) [level](#)  
*PWM output active level select.*
- uint8\_t [dutyCyclePercent](#)  
*PWM pulse width, value should be between 0 to 100 0 = inactive signal(0% duty cycle)...*
- uint8\_t [firstEdgeDelayPercent](#)  
*Used only in kFTM\_AsymmetricalCombinedPwm mode to generate an asymmetrical PWM.*
- bool [enableComplementary](#)  
*Used only in combined PWM mode.*
- bool [enableDeadtime](#)  
*Used only in combined PWM mode with enable complementary.*

#### 22.5.1.0.0.9 Field Documentation

##### 22.5.1.0.0.9.1 [ftm\\_chnl\\_t](#) [ftm\\_chnl\\_pwm\\_signal\\_param\\_t::chnlNumber](#)

In combined mode, this represents the channel pair number.

##### 22.5.1.0.0.9.2 [ftm\\_pwm\\_level\\_select\\_t](#) [ftm\\_chnl\\_pwm\\_signal\\_param\\_t::level](#)

##### 22.5.1.0.0.9.3 [uint8\\_t](#) [ftm\\_chnl\\_pwm\\_signal\\_param\\_t::dutyCyclePercent](#)

100 = always active signal (100% duty cycle).

##### 22.5.1.0.0.9.4 [uint8\\_t](#) [ftm\\_chnl\\_pwm\\_signal\\_param\\_t::firstEdgeDelayPercent](#)

Specifies the delay to the first edge in a PWM period. If unsure leave as 0; Should be specified as a percentage of the PWM period

**22.5.1.0.0.9.5 bool ftm\_chnl\_pwm\_signal\_param\_t::enableComplementary**

true: The combined channels output complementary signals; false: The combined channels output same signals;

**22.5.1.0.0.9.6 bool ftm\_chnl\_pwm\_signal\_param\_t::enableDeadtime**

true: The deadtime insertion in this pair of channels is enabled; false: The deadtime insertion in this pair of channels is disabled.

**22.5.2 struct ftm\_chnl\_pwm\_config\_param\_t****Data Fields**

- [ftm\\_chnl\\_t chnlNumber](#)  
*The channel/channel pair number.*
- [ftm\\_pwm\\_level\\_select\\_t level](#)  
*PWM output active level select.*
- [uint16\\_t dutyValue](#)  
*PWM pulse width, the uint of this value is timer ticks.*
- [uint16\\_t firstEdgeValue](#)  
*Used only in kFTM\_AsymmetricalCombinedPwm mode to generate an asymmetrical PWM.*
- [bool enableComplementary](#)  
*Used only in combined PWM mode.*
- [bool enableDeadtime](#)  
*Used only in combined PWM mode with enable complementary.*

**22.5.2.0.0.10 Field Documentation****22.5.2.0.0.10.1 ftm\_chnl\_t ftm\_chnl\_pwm\_config\_param\_t::chnlNumber**

In combined mode, this represents the channel pair number.

**22.5.2.0.0.10.2 ftm\_pwm\_level\_select\_t ftm\_chnl\_pwm\_config\_param\_t::level****22.5.2.0.0.10.3 uint16\_t ftm\_chnl\_pwm\_config\_param\_t::dutyValue****22.5.2.0.0.10.4 uint16\_t ftm\_chnl\_pwm\_config\_param\_t::firstEdgeValue**

Specifies the delay to the first edge in a PWM period. If unsure leave as 0, uint of this value is timer ticks.

**22.5.2.0.0.10.5 bool ftm\_chnl\_pwm\_config\_param\_t::enableComplementary**

true: The combined channels output complementary signals; false: The combined channels output same signals;

**22.5.2.0.0.10.6 bool ftm\_chnl\_pwm\_config\_param\_t::enableDeadtime**

true: The deadtime insertion in this pair of channels is enabled; false: The deadtime insertion in this pair of channels is disabled.

**22.5.3 struct ftm\_dual\_edge\_capture\_param\_t****Data Fields**

- [ftm\\_dual\\_edge\\_capture\\_mode\\_t mode](#)  
*Dual Edge Capture mode.*
- [ftm\\_input\\_capture\\_edge\\_t currChanEdgeMode](#)  
*Input capture edge select for channel n.*
- [ftm\\_input\\_capture\\_edge\\_t nextChanEdgeMode](#)  
*Input capture edge select for channel n+1.*

**22.5.4 struct ftm\_phase\_params\_t****Data Fields**

- bool [enablePhaseFilter](#)  
*True: enable phase filter; false: disable filter.*
- uint32\_t [phaseFilterVal](#)  
*Filter value, used only if phase filter is enabled.*
- [ftm\\_phase\\_polarity\\_t phasePolarity](#)  
*Phase polarity.*

**22.5.5 struct ftm\_fault\_param\_t****Data Fields**

- bool [enableFaultInput](#)  
*True: Fault input is enabled; false: Fault input is disabled.*
- bool [faultLevel](#)  
*True: Fault polarity is active low; in other words, '0' indicates a fault; False: Fault polarity is active high.*
- bool [useFaultFilter](#)  
*True: Use the filtered fault signal; False: Use the direct path from fault input.*

**22.5.6 struct ftm\_config\_t**

This structure holds the configuration settings for the FTM peripheral. To initialize this structure to reasonable defaults, call the [FTM\\_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

## Data Fields

- [ftm\\_clock\\_prescale\\_t](#) `prescale`  
*FTM clock prescale value.*
- [ftm\\_bdm\\_mode\\_t](#) `bdmMode`  
*FTM behavior in BDM mode.*
- [uint32\\_t](#) `pwmSyncMode`  
*Synchronization methods to use to update buffered registers; Multiple update modes can be used by providing an OR'ed list of options available in enumeration [ftm\\_pwm\\_sync\\_method\\_t](#).*
- [uint32\\_t](#) `reloadPoints`  
*FTM reload points; When using this, the PWM synchronization is not required.*
- [ftm\\_fault\\_mode\\_t](#) `faultMode`  
*FTM fault control mode.*
- [uint8\\_t](#) `faultFilterValue`  
*Fault input filter value.*
- [ftm\\_deadtime\\_prescale\\_t](#) `deadTimePrescale`  
*The dead time prescalar value.*
- [uint32\\_t](#) `deadTimeValue`  
*The dead time value `deadTimeValue`'s available range is 0-1023 when register has DTVALEX, otherwise its available range is 0-63.*
- [uint32\\_t](#) `extTriggers`  
*External triggers to enable.*
- [uint8\\_t](#) `chnlInitState`  
*Defines the initialization value of the channels in OUTINT register.*
- [uint8\\_t](#) `chnlPolarity`  
*Defines the output polarity of the channels in POL register.*
- [bool](#) `useGlobalTimeBase`  
*True: Use of an external global time base is enabled; False: disabled.*

### 22.5.6.0.0.11 Field Documentation

#### 22.5.6.0.0.11.1 [uint32\\_t](#) `ftm_config_t::pwmSyncMode`

#### 22.5.6.0.0.11.2 [uint32\\_t](#) `ftm_config_t::reloadPoints`

Multiple reload points can be used by providing an OR'ed list of options available in enumeration [ftm\\_reload\\_point\\_t](#).

#### 22.5.6.0.0.11.3 [uint32\\_t](#) `ftm_config_t::deadTimeValue`

#### 22.5.6.0.0.11.4 [uint32\\_t](#) `ftm_config_t::extTriggers`

Multiple trigger sources can be enabled by providing an OR'ed list of options available in enumeration [ftm\\_external\\_trigger\\_t](#).

## Macro Definition Documentation

### 22.6.1 #define FSL\_FTM\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 0))

## Enumeration Type Documentation

### 22.7.1 enum ftm\_chnl\_t

Note

Actual number of available channels is SoC dependent

Enumerator

*kFTM\_Chnl\_0* FTM channel number 0.  
*kFTM\_Chnl\_1* FTM channel number 1.  
*kFTM\_Chnl\_2* FTM channel number 2.  
*kFTM\_Chnl\_3* FTM channel number 3.  
*kFTM\_Chnl\_4* FTM channel number 4.  
*kFTM\_Chnl\_5* FTM channel number 5.  
*kFTM\_Chnl\_6* FTM channel number 6.  
*kFTM\_Chnl\_7* FTM channel number 7.

### 22.7.2 enum ftm\_fault\_input\_t

Enumerator

*kFTM\_Fault\_0* FTM fault 0 input pin.  
*kFTM\_Fault\_1* FTM fault 1 input pin.  
*kFTM\_Fault\_2* FTM fault 2 input pin.  
*kFTM\_Fault\_3* FTM fault 3 input pin.

### 22.7.3 enum ftm\_pwm\_mode\_t

Enumerator

*kFTM\_EdgeAlignedPwm* Edge-aligned PWM.  
*kFTM\_CenterAlignedPwm* Center-aligned PWM.  
*kFTM\_EdgeAlignedCombinedPwm* Edge-aligned combined PWM.  
*kFTM\_CenterAlignedCombinedPwm* Center-aligned combined PWM.  
*kFTM\_AsymmetricalCombinedPwm* Asymmetrical combined PWM.

### 22.7.4 enum ftm\_pwm\_level\_select\_t

Enumerator

*kFTM\_NoPwmSignal* No PWM output on pin.  
*kFTM\_LowTrue* Low true pulses.  
*kFTM\_HighTrue* High true pulses.

### 22.7.5 enum ftm\_output\_compare\_mode\_t

Enumerator

*kFTM\_NoOutputSignal* No channel output when counter reaches CnV.  
*kFTM\_ToggleOnMatch* Toggle output.  
*kFTM\_ClearOnMatch* Clear output.  
*kFTM\_SetOnMatch* Set output.

### 22.7.6 enum ftm\_input\_capture\_edge\_t

Enumerator

*kFTM\_RisingEdge* Capture on rising edge only.  
*kFTM\_FallingEdge* Capture on falling edge only.  
*kFTM\_RiseAndFallEdge* Capture on rising or falling edge.

### 22.7.7 enum ftm\_dual\_edge\_capture\_mode\_t

Enumerator

*kFTM\_OneShot* One-shot capture mode.  
*kFTM\_Continuous* Continuous capture mode.

### 22.7.8 enum ftm\_quad\_decode\_mode\_t

Enumerator

*kFTM\_QuadPhaseEncode* Phase A and Phase B encoding mode.  
*kFTM\_QuadCountAndDir* Count and direction encoding mode.

### 22.7.9 enum ftm\_phase\_polarity\_t

Enumerator

*kFTM\_QuadPhaseNormal* Phase input signal is not inverted.

*kFTM\_QuadPhaseInvert* Phase input signal is inverted.

### 22.7.10 enum ftm\_deadtime\_prescale\_t

Enumerator

*kFTM\_Deadtime\_Prescale\_1* Divide by 1.

*kFTM\_Deadtime\_Prescale\_4* Divide by 4.

*kFTM\_Deadtime\_Prescale\_16* Divide by 16.

### 22.7.11 enum ftm\_clock\_source\_t

Enumerator

*kFTM\_SystemClock* System clock selected.

*kFTM\_FixedClock* Fixed frequency clock.

*kFTM\_ExternalClock* External clock.

### 22.7.12 enum ftm\_clock\_prescale\_t

Enumerator

*kFTM\_Prescale\_Divide\_1* Divide by 1.

*kFTM\_Prescale\_Divide\_2* Divide by 2.

*kFTM\_Prescale\_Divide\_4* Divide by 4.

*kFTM\_Prescale\_Divide\_8* Divide by 8.

*kFTM\_Prescale\_Divide\_16* Divide by 16.

*kFTM\_Prescale\_Divide\_32* Divide by 32.

*kFTM\_Prescale\_Divide\_64* Divide by 64.

*kFTM\_Prescale\_Divide\_128* Divide by 128.

### 22.7.13 enum ftm\_bdm\_mode\_t

Enumerator

*kFTM\_BdmMode\_0* FTM counter stopped, CH(n)F bit can be set, FTM channels in functional mode, writes to MOD,CNTIN and C(n)V registers bypass the register buffers.



***kFTM\_BdmMode\_1*** FTM counter stopped, CH(n)F bit is not set, FTM channels outputs are forced to their safe value , writes to MOD,CNTIN and C(n)V registers bypass the register buffers.

***kFTM\_BdmMode\_2*** FTM counter stopped, CH(n)F bit is not set, FTM channels outputs are frozen when chip enters in BDM mode, writes to MOD,CNTIN and C(n)V registers bypass the register buffers.

***kFTM\_BdmMode\_3*** FTM counter in functional mode, CH(n)F bit can be set, FTM channels in functional mode, writes to MOD,CNTIN and C(n)V registers is in fully functional mode.

### 22.7.14 enum ftm\_fault\_mode\_t

Enumerator

***kFTM\_Fault\_Disable*** Fault control is disabled for all channels.

***kFTM\_Fault\_EvenChnls*** Enabled for even channels only(0,2,4,6) with manual fault clearing.

***kFTM\_Fault\_AllChnlsMan*** Enabled for all channels with manual fault clearing.

***kFTM\_Fault\_AllChnlsAuto*** Enabled for all channels with automatic fault clearing.

### 22.7.15 enum ftm\_external\_trigger\_t

Note

Actual available external trigger sources are SoC-specific

Enumerator

***kFTM\_Chnl0Trigger*** Generate trigger when counter equals chnl 0 CnV reg.

***kFTM\_Chnl1Trigger*** Generate trigger when counter equals chnl 1 CnV reg.

***kFTM\_Chnl2Trigger*** Generate trigger when counter equals chnl 2 CnV reg.

***kFTM\_Chnl3Trigger*** Generate trigger when counter equals chnl 3 CnV reg.

***kFTM\_Chnl4Trigger*** Generate trigger when counter equals chnl 4 CnV reg.

***kFTM\_Chnl5Trigger*** Generate trigger when counter equals chnl 5 CnV reg.

***kFTM\_InitTrigger*** Generate Trigger when counter is updated with CNTIN.

### 22.7.16 enum ftm\_pwm\_sync\_method\_t

Enumerator

***kFTM\_SoftwareTrigger*** Software triggers PWM sync.

***kFTM\_HardwareTrigger\_0*** Hardware trigger 0 causes PWM sync.

***kFTM\_HardwareTrigger\_1*** Hardware trigger 1 causes PWM sync.

***kFTM\_HardwareTrigger\_2*** Hardware trigger 2 causes PWM sync.

### 22.7.17 enum ftm\_reload\_point\_t

Note

Actual available reload points are SoC-specific

Enumerator

- kFTM\_Chnl0Match*** Channel 0 match included as a reload point.
- kFTM\_Chnl1Match*** Channel 1 match included as a reload point.
- kFTM\_Chnl2Match*** Channel 2 match included as a reload point.
- kFTM\_Chnl3Match*** Channel 3 match included as a reload point.
- kFTM\_Chnl4Match*** Channel 4 match included as a reload point.
- kFTM\_Chnl5Match*** Channel 5 match included as a reload point.
- kFTM\_Chnl6Match*** Channel 6 match included as a reload point.
- kFTM\_Chnl7Match*** Channel 7 match included as a reload point.
- kFTM\_CntMax*** Use in up-down count mode only, reload when counter reaches the maximum value.
- kFTM\_CntMin*** Use in up-down count mode only, reload when counter reaches the minimum value.
- kFTM\_HalfCycMatch*** Available on certain SoC's, half cycle match reload point.

### 22.7.18 enum ftm\_interrupt\_enable\_t

Note

Actual available interrupts are SoC-specific

Enumerator

- kFTM\_Chnl0InterruptEnable*** Channel 0 interrupt.
- kFTM\_Chnl1InterruptEnable*** Channel 1 interrupt.
- kFTM\_Chnl2InterruptEnable*** Channel 2 interrupt.
- kFTM\_Chnl3InterruptEnable*** Channel 3 interrupt.
- kFTM\_Chnl4InterruptEnable*** Channel 4 interrupt.
- kFTM\_Chnl5InterruptEnable*** Channel 5 interrupt.
- kFTM\_Chnl6InterruptEnable*** Channel 6 interrupt.
- kFTM\_Chnl7InterruptEnable*** Channel 7 interrupt.
- kFTM\_FaultInterruptEnable*** Fault interrupt.
- kFTM\_TimeOverflowInterruptEnable*** Time overflow interrupt.
- kFTM\_ReloadInterruptEnable*** Reload interrupt; Available only on certain SoC's.

### 22.7.19 enum ftm\_status\_flags\_t

## Note

Actual available flags are SoC-specific

## Enumerator

***kFTM\_Chnl0Flag*** Channel 0 Flag.  
***kFTM\_Chnl1Flag*** Channel 1 Flag.  
***kFTM\_Chnl2Flag*** Channel 2 Flag.  
***kFTM\_Chnl3Flag*** Channel 3 Flag.  
***kFTM\_Chnl4Flag*** Channel 4 Flag.  
***kFTM\_Chnl5Flag*** Channel 5 Flag.  
***kFTM\_Chnl6Flag*** Channel 6 Flag.  
***kFTM\_Chnl7Flag*** Channel 7 Flag.  
***kFTM\_FaultFlag*** Fault Flag.  
***kFTM\_TimeOverflowFlag*** Time overflow Flag.  
***kFTM\_ChnlTriggerFlag*** Channel trigger Flag.  
***kFTM\_ReloadFlag*** Reload Flag; Available only on certain SoC's.

## 22.7.20 anonymous enum

## Enumerator

***kFTM\_QuadDecoderCountingIncreaseFlag*** Counting direction is increasing (FTM counter increment), or the direction is decreasing.  
***kFTM\_QuadDecoderCountingOverflowOnTopFlag*** Indicates if the TOF bit was set on the top or the bottom of counting.

## Function Documentation

### 22.8.1 status\_t FTM\_Init ( FTM\_Type \* *base*, const ftm\_config\_t \* *config* )

## Note

This API should be called at the beginning of the application which is using the FTM driver. If the FTM instance has only TPM features, please use the TPM driver.

## Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

<i>config</i>	Pointer to the user configuration structure.
---------------	--

Returns

kStatus\_Success indicates success; Else indicates failure.

## 22.8.2 void FTM\_Deinit ( FTM\_Type \* *base* )

Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

## 22.8.3 void FTM\_GetDefaultConfig ( ftm\_config\_t \* *config* )

The default values are:

```
* config->prescale = kFTM_Prescale_Divide_1;
* config->bdmMode = kFTM_BdmMode_0;
* config->pwmSyncMode = kFTM_SoftwareTrigger;
* config->reloadPoints = 0;
* config->faultMode = kFTM_Fault_Disable;
* config->faultFilterValue = 0;
* config->deadTimePrescale = kFTM_Deadtime_Prescale_1;
* config->deadTimeValue = 0;
* config->extTriggers = 0;
* config->chnlInitState = 0;
* config->chnlPolarity = 0;
* config->useGlobalTimeBase = false;
*
```

Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	--

## 22.8.4 status\_t FTM\_SetupPwm ( FTM\_Type \* *base*, const ftm\_chnl\_pwm\_signal\_param\_t \* *chnlParams*, uint8\_t *numOfChnls*, ftm\_pwm\_mode\_t *mode*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz* )

Call this function to configure the PWM signal period, mode, duty cycle, and edge. Use this function to configure all FTM channels that are used to output a PWM signal.

## Parameters

<i>base</i>	FTM peripheral base address
<i>chnlParams</i>	Array of PWM channel parameters to configure the channel(s)
<i>numOfChnls</i>	Number of channels to configure; This should be the size of the array passed in
<i>mode</i>	PWM operation mode, options available in enumeration <a href="#">ftm_pwm_mode_t</a>
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	FTM counter clock in Hz

## Returns

kStatus\_Success if the PWM setup was successful kStatus\_Error on failure

### 22.8.5 void FTM\_UpdatePwmDutycycle ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlNumber*, ftm\_pwm\_mode\_t *currentPwmMode*, uint8\_t *dutyCyclePercent* )

## Parameters

<i>base</i>	FTM peripheral base address
<i>chnlNumber</i>	The channel/channel pair number. In combined mode, this represents the channel pair number
<i>currentPwm-Mode</i>	The current PWM mode set during PWM setup
<i>dutyCycle-Percent</i>	New PWM pulse width; The value should be between 0 to 100 0=inactive signal(0% duty cycle)... 100=active signal (100% duty cycle)

### 22.8.6 void FTM\_UpdateChnlEdgeLevelSelect ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlNumber*, uint8\_t *level* )

## Parameters

<i>base</i>	FTM peripheral base address
<i>chnlNumber</i>	The channel number
<i>level</i>	The level to be set to the ELSnB:ELSnA field; Valid values are 00, 01, 10, 11. See the Kinetis SoC reference manual for details about this field.

### 22.8.7 **status\_t FTM\_SetupPwmMode ( FTM\_Type \* *base*, const ftm\_chnl\_pwm\_config\_param\_t \* *chnlParams*, uint8\_t *numOfChnls*, ftm\_pwm\_mode\_t *mode* )**

Call this function to configure the PWM signal mode, duty cycle in ticks, and edge. Use this function to configure all FTM channels that are used to output a PWM signal. Please note that: This API is similar with [FTM\\_SetupPwm\(\)](#) API, but will not set the timer period, and this API will set channel match value in timer ticks, not period percent.

Parameters

<i>base</i>	FTM peripheral base address
<i>chnlParams</i>	Array of PWM channel parameters to configure the channel(s)
<i>numOfChnls</i>	Number of channels to configure; This should be the size of the array passed in
<i>mode</i>	PWM operation mode, options available in enumeration <a href="#">ftm_pwm_mode_t</a>

Returns

kStatus\_Success if the PWM setup was successful kStatus\_Error on failure

### 22.8.8 **void FTM\_SetupInputCapture ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlNumber*, ftm\_input\_capture\_edge\_t *captureMode*, uint32\_t *filterValue* )**

When the edge specified in the captureMode argument occurs on the channel, the FTM counter is captured into the CnV register. The user has to read the CnV register separately to get this value. The filter function is disabled if the filterVal argument passed in is 0. The filter function is available only for channels 0, 1, 2, 3.

Parameters

<i>base</i>	FTM peripheral base address
<i>chnlNumber</i>	The channel number
<i>captureMode</i>	Specifies which edge to capture
<i>filterValue</i>	Filter value, specify 0 to disable filter. Available only for channels 0-3.

### 22.8.9 void FTM\_SetupOutputCompare ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlNumber*, ftm\_output\_compare\_mode\_t *compareMode*, uint32\_t *compareValue* )

When the FTM counter matches the value of compareVal argument (this is written into CnV reg), the channel output is changed based on what is specified in the compareMode argument.

Parameters

<i>base</i>	FTM peripheral base address
<i>chnlNumber</i>	The channel number
<i>compareMode</i>	Action to take on the channel output when the compare condition is met
<i>compareValue</i>	Value to be programmed in the CnV register.

### 22.8.10 void FTM\_SetupDualEdgeCapture ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlPairNumber*, const ftm\_dual\_edge\_capture\_param\_t \* *edgeParam*, uint32\_t *filterValue* )

This function sets up the dual edge capture mode on a channel pair. The capture edge for the channel pair and the capture mode (one-shot or continuous) is specified in the parameter argument. The filter function is disabled if the filterVal argument passed is zero. The filter function is available only on channels 0 and 2. The user has to read the channel CnV registers separately to get the capture values.

Parameters

<i>base</i>	FTM peripheral base address
<i>chnlPair- Number</i>	The FTM channel pair number; options are 0, 1, 2, 3

<i>edgeParam</i>	Sets up the dual edge capture function
<i>filterValue</i>	Filter value, specify 0 to disable filter. Available only for channel pair 0 and 1.

### 22.8.11 void FTM\_SetupFaultInput ( FTM\_Type \* *base*, ftm\_fault\_input\_t *faultNumber*, const ftm\_fault\_param\_t \* *faultParams* )

FTM can have up to 4 fault inputs. This function sets up fault parameters, fault level, and input filter.

Parameters

<i>base</i>	FTM peripheral base address
<i>faultNumber</i>	FTM fault to configure.
<i>faultParams</i>	Parameters passed in to set up the fault

### 22.8.12 void FTM\_EnableInterrupts ( FTM\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	FTM peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">ftm_interrupt_enable_t</a>

### 22.8.13 void FTM\_DisableInterrupts ( FTM\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	FTM peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">ftm_interrupt_enable_t</a>

### 22.8.14 uint32\_t FTM\_GetEnabledInterrupts ( FTM\_Type \* *base* )



## Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [ftm\\_interrupt\\_enable\\_t](#)

### 22.8.15 uint32\_t FTM\_GetStatusFlags ( FTM\_Type \* *base* )

## Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration [ftm\\_status\\_flags\\_t](#)

### 22.8.16 void FTM\_ClearStatusFlags ( FTM\_Type \* *base*, uint32\_t *mask* )

## Parameters

<i>base</i>	FTM peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">ftm_status_flags_t</a>

### 22.8.17 static void FTM\_SetTimerPeriod ( FTM\_Type \* *base*, uint32\_t *ticks* ) [inline], [static]

Timers counts from 0 until it equals the count value set here. The count value is written to the MOD register.

## Note

1. This API allows the user to use the FTM module as a timer. Do not mix usage of this API with FTM's PWM setup API's.
2. Call the utility macros provided in the fsl\_common.h to convert usec or msec to ticks.

## Parameters

<i>base</i>	FTM peripheral base address
<i>ticks</i>	A timer period in units of ticks, which should be equal or greater than 1.

### 22.8.18 static uint32\_t FTM\_GetCurrentTimerCount ( FTM\_Type \* *base* ) [inline], [static]

This function returns the real-time timer counting value in a range from 0 to a timer period.

## Note

Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

## Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

## Returns

The current counter value in ticks

### 22.8.19 static void FTM\_StartTimer ( FTM\_Type \* *base*, ftm\_clock\_source\_t *clockSource* ) [inline], [static]

## Parameters

<i>base</i>	FTM peripheral base address
<i>clockSource</i>	FTM clock source; After the clock source is set, the counter starts running.

### 22.8.20 static void FTM\_StopTimer ( FTM\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

**22.8.21** `static void FTM_SetSoftwareCtrlEnable ( FTM_Type * base, ftm_chnl_t chnlNumber, bool value ) [inline], [static]`

Parameters

<i>base</i>	FTM peripheral base address
<i>chnlNumber</i>	Channel to be enabled or disabled
<i>value</i>	true: channel output is affected by software output control false: channel output is unaffected by software output control

**22.8.22** `static void FTM_SetSoftwareCtrlVal ( FTM_Type * base, ftm_chnl_t chnlNumber, bool value ) [inline], [static]`

Parameters

<i>base</i>	FTM peripheral base address.
<i>chnlNumber</i>	Channel to be configured
<i>value</i>	true to set 1, false to set 0

**22.8.23** `static void FTM_SetGlobalTimeBaseOutputEnable ( FTM_Type * base, bool enable ) [inline], [static]`

Parameters

<i>base</i>	FTM peripheral base address
<i>enable</i>	true to enable, false to disable

**22.8.24** `static void FTM_SetOutputMask ( FTM_Type * base, ftm_chnl_t chnlNumber, bool mask ) [inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address
<i>chnlNumber</i>	Channel to be configured
<i>mask</i>	true: masked, channel is forced to its inactive state; false: unmasked

**22.8.25** `static void FTM_SetFaultControlEnable ( FTM_Type * base, ftm_chnl_t chnlPairNumber, bool value ) [inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address
<i>chnlPair-Number</i>	The FTM channel pair number; options are 0, 1, 2, 3
<i>value</i>	true: Enable fault control for this channel pair; false: No fault control

**22.8.26** `static void FTM_SetDeadTimeEnable ( FTM_Type * base, ftm_chnl_t chnlPairNumber, bool value ) [inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address
<i>chnlPair-Number</i>	The FTM channel pair number; options are 0, 1, 2, 3
<i>value</i>	true: Insert dead time in this channel pair; false: No dead time inserted

**22.8.27** `static void FTM_SetComplementaryEnable ( FTM_Type * base, ftm_chnl_t chnlPairNumber, bool value ) [inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address
-------------	-----------------------------

<i>chnlPair-Number</i>	The FTM channel pair number; options are 0, 1, 2, 3
<i>value</i>	true: enable complementary mode; false: disable complementary mode

**22.8.28 static void FTM\_SetInvertEnable ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlPairNumber*, bool *value* ) [inline], [static]**

Parameters

<i>base</i>	FTM peripheral base address
<i>chnlPair-Number</i>	The FTM channel pair number; options are 0, 1, 2, 3
<i>value</i>	true: enable inverting; false: disable inverting

**22.8.29 void FTM\_SetupQuadDecode ( FTM\_Type \* *base*, const ftm\_phase\_params\_t \* *phaseAParams*, const ftm\_phase\_params\_t \* *phaseBParams*, ftm\_quad\_decode\_mode\_t *quadMode* )**

Parameters

<i>base</i>	FTM peripheral base address
<i>phaseAParams</i>	Phase A configuration parameters
<i>phaseBParams</i>	Phase B configuration parameters
<i>quadMode</i>	Selects encoding mode used in quadrature decoder mode

**22.8.30 static uint32\_t FTM\_GetQuadDecoderFlags ( FTM\_Type \* *base* ) [inline], [static]**

Parameters

<i>base</i>	FTM peripheral base address.
-------------	------------------------------

Returns

Flag mask of FTM Quad Decoder, see `_ftm_quad_decoder_flags`.

**22.8.31** `static void FTM_SetQuadDecoderModuloValue ( FTM_Type * base,  
uint32_t startValue, uint32_t overValue ) [inline], [static]`

The modulo values configure the minimum and maximum values that the Quad decoder counter can reach. After the counter goes over, the counter value goes to the other side and decrease/increase again.

## Parameters

<i>base</i>	FTM peripheral base address.
<i>startValue</i>	The low limit value for Quad Decoder counter.
<i>overValue</i>	The high limit value for Quad Decoder counter.

**22.8.32** `static uint32_t FTM_GetQuadDecoderCounterValue ( FTM_Type * base )  
[inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address.
-------------	------------------------------

## Returns

Current quad Decoder counter value.

**22.8.33** `static void FTM_ClearQuadDecoderCounterValue ( FTM_Type * base )  
[inline], [static]`

The counter is set as the initial value.

## Parameters

<i>base</i>	FTM peripheral base address.
-------------	------------------------------

**22.8.34** `static void FTM_SetSoftwareTrigger ( FTM_Type * base, bool enable )  
[inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address
<i>enable</i>	true: software trigger is selected, false: software trigger is not selected

**22.8.35** `static void FTM_SetWriteProtection ( FTM_Type * base, bool enable )  
[inline], [static]`

## Parameters

<i>base</i>	FTM peripheral base address
<i>enable</i>	true: Write-protection is enabled, false: Write-protection is disabled

### 22.8.36 static void FTM\_EnableDmaTransfer ( FTM\_Type \* *base*, ftm\_chnl\_t *chnlNumber*, bool *enable* ) [inline], [static]

Note: CHnIE bit needs to be set when calling this API. The channel DMA transfer request is generated and the channel interrupt is not generated if (CHnF = 1) when DMA and CHnIE bits are set.

## Parameters

<i>base</i>	FTM peripheral base address.
<i>chnlNumber</i>	Channel to be configured
<i>enable</i>	true to enable, false to disable



## Chapter 23

# GPIO: General-Purpose Input/Output Driver

### Overview

### Modules

- [FGPIO Driver](#)
- [GPIO Driver](#)

### Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
*The GPIO pin configuration structure. [More...](#)*

### Enumerations

- enum [gpio\\_pin\\_direction\\_t](#) {  
    [kGPIO\\_DigitalInput](#) = 0U,  
    [kGPIO\\_DigitalOutput](#) = 1U }  
*GPIO direction definition.*

### Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 5, 1))  
*GPIO driver version 2.5.1.*

## Data Structure Documentation

### 23.2.1 struct [gpio\\_pin\\_config\\_t](#)

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, leave the outputConfig unused. Note that in some use cases, the corresponding port property should be configured in advance with the [PORT\\_SetPinConfig\(\)](#).

### Data Fields

- [gpio\\_pin\\_direction\\_t](#) [pinDirection](#)  
*GPIO direction, input or output.*
- uint8\_t [outputLogic](#)  
*Set a default output logic, which has no use in input.*

**Macro Definition Documentation****23.3.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 5, 1))****Enumeration Type Documentation****23.4.1 enum gpio\_pin\_direction\_t**

Enumerator

***kGPIO\_DigitalInput*** Set current pin as digital input.

***kGPIO\_DigitalOutput*** Set current pin as digital output.

## GPIO Driver

### 23.5.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

### 23.5.2 Typical use case

#### 23.5.2.1 Output Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`

#### 23.5.2.2 Input Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`

## GPIO Configuration

- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, uint32\_t pin, const [gpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a GPIO pin used by the board.*

## GPIO Output Operations

- static void [GPIO\\_PinWrite](#) (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)  
*Sets the output level of the multiple GPIO pins to the logic 1 or 0.*
- static void [GPIO\\_PortSet](#) (GPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_PortClear](#) (GPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_PortToggle](#) (GPIO\_Type \*base, uint32\_t mask)  
*Reverses the current output logic of the multiple GPIO pins.*

## GPIO Input Operations

- static uint32\_t [GPIO\\_PinRead](#) (GPIO\_Type \*base, uint32\_t pin)  
*Reads the current input value of the GPIO port.*

## GPIO Interrupt

- uint32\_t [GPIO\\_PortGetInterruptFlags](#) (GPIO\_Type \*base)  
*Reads the GPIO port interrupt status flag.*

- void [GPIO\\_PortClearInterruptFlags](#) (GPIO\_Type \*base, uint32\_t mask)  
*Clears multiple GPIO pin interrupt status flags.*

## 23.5.3 Function Documentation

### 23.5.3.1 void GPIO\_PinInit ( GPIO\_Type \* *base*, uint32\_t *pin*, const gpio\_pin\_config\_t \* *config* )

To initialize the GPIO, define a pin configuration, as either input or output, in the user file. Then, call the [GPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or an output pin configuration.

```
* Define a digital input pin configuration,
* gpio_pin_config_t config =
* {
*     kGPIO_DigitalInput,
*     0,
* }
* Define a digital output pin configuration,
* gpio_pin_config_t config =
* {
*     kGPIO_DigitalOutput,
*     0,
* }
*
```

#### Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO port pin number
<i>config</i>	GPIO pin configuration pointer

### 23.5.3.2 static void GPIO\_PinWrite ( GPIO\_Type \* *base*, uint32\_t *pin*, uint8\_t *output* ) [inline], [static]

#### Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO pin number

<i>output</i>	GPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul>
---------------	--

### 23.5.3.3 static void GPIO\_PortSet ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

### 23.5.3.4 static void GPIO\_PortClear ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

### 23.5.3.5 static void GPIO\_PortToggle ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

### 23.5.3.6 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* *base*, uint32\_t *pin* ) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO pin number

Return values

<i>GPIO</i>	port input value <ul style="list-style-type: none"> <li>• 0: corresponding pin input low-logic level.</li> <li>• 1: corresponding pin input high-logic level.</li> </ul>
-------------	--

### 23.5.3.7 uint32\_t GPIO\_PortGetInterruptFlags ( GPIO\_Type \* *base* )

If a pin is configured to generate the DMA request, the corresponding flag is cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted, the flag is set again immediately.

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
-------------	--

Return values

<i>The</i>	current GPIO port interrupt status flag, for example, 0x00010001 means the pin 0 and 17 have the interrupt.
------------	---

### 23.5.3.8 void GPIO\_PortClearInterruptFlags ( GPIO\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

## FGPIO Driver

This section describes the programming interface of the FGPIO driver. The FGPIO driver configures the FGPIO module and provides a functional interface to build the GPIO application.

### Note

FGPIO (Fast GPIO) is only available in a few MCUs. FGPIO and GPIO share the same peripheral but use different registers. FGPIO is closer to the core than the regular GPIO and it's faster to read and write.

### 23.6.1 Typical use case

#### 23.6.1.1 Output Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`

#### 23.6.1.2 Input Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`



## Chapter 24

### I2C: Inter-Integrated Circuit Driver

#### Overview

#### Modules

- [I2C Driver](#)



## I2C Driver

### 24.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MCUXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions [I2C\\_MasterTransferNonBlocking\(\)](#) set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

### 24.2.2 Typical use case

#### 24.2.2.1 Master Operation in functional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

#### 24.2.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

#### 24.2.2.3 Master Operation in DMA transactional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

#### 24.2.2.4 Slave Operation in functional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

#### 24.2.2.5 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

## Data Structures

- struct [i2c\\_master\\_config\\_t](#)  
*I2C master user configuration. [More...](#)*
- struct [i2c\\_slave\\_config\\_t](#)  
*I2C slave user configuration. [More...](#)*
- struct [i2c\\_master\\_transfer\\_t](#)  
*I2C master transfer structure. [More...](#)*
- struct [i2c\\_master\\_handle\\_t](#)  
*I2C master handle structure. [More...](#)*
- struct [i2c\\_slave\\_transfer\\_t](#)  
*I2C slave transfer structure. [More...](#)*
- struct [i2c\\_slave\\_handle\\_t](#)  
*I2C slave handle structure. [More...](#)*

## Macros

- #define [I2C\\_RETRY\\_TIMES](#) 0U /\* Define to zero means keep waiting until the flag is asserted/deassert. \*/  
*Retry times for waiting flag.*
- #define [I2C\\_MASTER\\_FACK\\_CONTROL](#) 0U /\* Default defines to zero means master will send ack automatically. \*/  
*Master Fast ack control, control if master needs to manually write ack, this is used to low the speed of transfer for SoCs with feature FSL\_FEATURE\_I2C\_HAS\_DOUBLE\_BUFFERING.*

## Typedefs

- typedef void(\* [i2c\\_master\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*I2C master transfer callback typedef.*
- typedef void(\* [i2c\\_slave\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, [i2c\\_slave\\_transfer\\_t](#) \*xfer, void \*userData)  
*I2C slave transfer callback typedef.*

## Enumerations

- enum {  
[kStatus\\_I2C\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_I2C, 0),  
[kStatus\\_I2C\\_Idle](#) = MAKE\_STATUS(kStatusGroup\_I2C, 1),  
[kStatus\\_I2C\\_Nak](#) = MAKE\_STATUS(kStatusGroup\_I2C, 2),  
[kStatus\\_I2C\\_ArbitrationLost](#) = MAKE\_STATUS(kStatusGroup\_I2C, 3),  
[kStatus\\_I2C\\_Timeout](#) = MAKE\_STATUS(kStatusGroup\_I2C, 4),  
[kStatus\\_I2C\\_Addr\\_Nak](#) = MAKE\_STATUS(kStatusGroup\_I2C, 5) }  
*I2C status return codes.*

- enum `_i2c_flags` {  
`kI2C_ReceiveNakFlag` = `I2C_S_RXAK_MASK`,  
`kI2C_IntPendingFlag` = `I2C_S_IICIF_MASK`,  
`kI2C_TransferDirectionFlag` = `I2C_S_SRW_MASK`,  
`kI2C_RangeAddressMatchFlag` = `I2C_S_RAM_MASK`,  
`kI2C_ArbitrationLostFlag` = `I2C_S_ARBL_MASK`,  
`kI2C_BusBusyFlag` = `I2C_S_BUSY_MASK`,  
`kI2C_AddressMatchFlag` = `I2C_S_IAAS_MASK`,  
`kI2C_TransferCompleteFlag` = `I2C_S_TCF_MASK`,  
`kI2C_StopDetectFlag` = `I2C_FLT_STOPF_MASK` << 8,  
`kI2C_StartDetectFlag` = `I2C_FLT_STARTF_MASK` << 8 }  
*I2C peripheral flags.*
- enum `_i2c_interrupt_enable` {  
`kI2C_GlobalInterruptEnable` = `I2C_C1_IICIE_MASK`,  
`kI2C_StartStopDetectInterruptEnable` = `I2C_FLT_SSIE_MASK` }  
*I2C feature interrupt source.*
- enum `i2c_direction_t` {  
`kI2C_Write` = `0x0U`,  
`kI2C_Read` = `0x1U` }  
*The direction of master and slave transfers.*
- enum `i2c_slave_address_mode_t` {  
`kI2C_Address7bit` = `0x0U`,  
`kI2C_RangeMatch` = `0x2U` }  
*Addressing mode.*
- enum `_i2c_master_transfer_flags` {  
`kI2C_TransferDefaultFlag` = `0x0U`,  
`kI2C_TransferNoStartFlag` = `0x1U`,  
`kI2C_TransferRepeatedStartFlag` = `0x2U`,  
`kI2C_TransferNoStopFlag` = `0x4U` }  
*I2C transfer control flag.*
- enum `i2c_slave_transfer_event_t` {  
`kI2C_SlaveAddressMatchEvent` = `0x01U`,  
`kI2C_SlaveTransmitEvent` = `0x02U`,  
`kI2C_SlaveReceiveEvent` = `0x04U`,  
`kI2C_SlaveTransmitAckEvent` = `0x08U`,  
`kI2C_SlaveStartEvent` = `0x10U`,  
`kI2C_SlaveCompletionEvent` = `0x20U`,  
`kI2C_SlaveGeneralCallEvent` = `0x40U`,  
`kI2C_SlaveAllEvents` }  
*Set of events sent to the callback for nonblocking slave transfers.*
- enum { `kClearFlags` = `kI2C_ArbitrationLostFlag` | `kI2C_IntPendingFlag` | `kI2C_StartDetectFlag` | `kI2C_StopDetectFlag` }  
*Common sets of flags used by the driver.*

## Driver version

- #define **FSL\_I2C\_DRIVER\_VERSION** (MAKE\_VERSION(2, 0, 9))  
*I2C driver version.*

## Initialization and deinitialization

- void **I2C\_MasterInit** (I2C\_Type \*base, const **i2c\_master\_config\_t** \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes the I2C peripheral.*
- void **I2C\_SlaveInit** (I2C\_Type \*base, const **i2c\_slave\_config\_t** \*slaveConfig, uint32\_t srcClock\_Hz)  
*Initializes the I2C peripheral.*
- void **I2C\_MasterDeinit** (I2C\_Type \*base)  
*De-initializes the I2C master peripheral.*
- void **I2C\_SlaveDeinit** (I2C\_Type \*base)  
*De-initializes the I2C slave peripheral.*
- uint32\_t **I2C\_GetInstance** (I2C\_Type \*base)  
*Get instance number for I2C module.*
- void **I2C\_MasterGetDefaultConfig** (**i2c\_master\_config\_t** \*masterConfig)  
*Sets the I2C master configuration structure to default values.*
- void **I2C\_SlaveGetDefaultConfig** (**i2c\_slave\_config\_t** \*slaveConfig)  
*Sets the I2C slave configuration structure to default values.*
- static void **I2C\_Enable** (I2C\_Type \*base, bool enable)  
*Enables or disables the I2C peripheral operation.*

## Status

- uint32\_t **I2C\_MasterGetStatusFlags** (I2C\_Type \*base)  
*Gets the I2C status flags.*
- static uint32\_t **I2C\_SlaveGetStatusFlags** (I2C\_Type \*base)  
*Gets the I2C status flags.*
- static void **I2C\_MasterClearStatusFlags** (I2C\_Type \*base, uint32\_t statusMask)  
*Clears the I2C status flag state.*
- static void **I2C\_SlaveClearStatusFlags** (I2C\_Type \*base, uint32\_t statusMask)  
*Clears the I2C status flag state.*

## Interrupts

- void **I2C\_EnableInterrupts** (I2C\_Type \*base, uint32\_t mask)  
*Enables I2C interrupt requests.*
- void **I2C\_DisableInterrupts** (I2C\_Type \*base, uint32\_t mask)  
*Disables I2C interrupt requests.*

## DMA Control

- static void [I2C\\_EnableDMA](#) (I2C\_Type \*base, bool enable)  
*Enables/disables the I2C DMA interrupt.*
- static uint32\_t [I2C\\_GetDataRegAddr](#) (I2C\_Type \*base)  
*Gets the I2C tx/rx data register address.*

## Bus Operations

- void [I2C\\_MasterSetBaudRate](#) (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the I2C master transfer baud rate.*
- [status\\_t I2C\\_MasterStart](#) (I2C\_Type \*base, uint8\_t address, [i2c\\_direction\\_t](#) direction)  
*Sends a START on the I2C bus.*
- [status\\_t I2C\\_MasterStop](#) (I2C\_Type \*base)  
*Sends a STOP signal on the I2C bus.*
- [status\\_t I2C\\_MasterRepeatedStart](#) (I2C\_Type \*base, uint8\_t address, [i2c\\_direction\\_t](#) direction)  
*Sends a REPEATED START on the I2C bus.*
- [status\\_t I2C\\_MasterWriteBlocking](#) (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize, uint32\_t flags)  
*Performs a polling send transaction on the I2C bus.*
- [status\\_t I2C\\_MasterReadBlocking](#) (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize, uint32\_t flags)  
*Performs a polling receive transaction on the I2C bus.*
- [status\\_t I2C\\_SlaveWriteBlocking](#) (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize)  
*Performs a polling send transaction on the I2C bus.*
- [status\\_t I2C\\_SlaveReadBlocking](#) (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize)  
*Performs a polling receive transaction on the I2C bus.*
- [status\\_t I2C\\_MasterTransferBlocking](#) (I2C\_Type \*base, [i2c\\_master\\_transfer\\_t](#) \*xfer)  
*Performs a master polling transfer on the I2C bus.*

## Transactional

- void [I2C\\_MasterTransferCreateHandle](#) (I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle, [i2c\\_master\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the I2C handle which is used in transactional functions.*
- [status\\_t I2C\\_MasterTransferNonBlocking](#) (I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle, [i2c\\_master\\_transfer\\_t](#) \*xfer)  
*Performs a master interrupt non-blocking transfer on the I2C bus.*
- [status\\_t I2C\\_MasterTransferGetCount](#) (I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle, size\_t \*count)  
*Gets the master transfer status during a interrupt non-blocking transfer.*
- [status\\_t I2C\\_MasterTransferAbort](#) (I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle)  
*Aborts an interrupt non-blocking transfer early.*
- void [I2C\\_MasterTransferHandleIRQ](#) (I2C\_Type \*base, void \*i2cHandle)  
*Master interrupt handler.*
- void [I2C\\_SlaveTransferCreateHandle](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle, [i2c\\_slave\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the I2C handle which is used in transactional functions.*

- [status\\_t I2C\\_SlaveTransferNonBlocking](#) (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, uint32\_t eventMask)  
*Starts accepting slave transfers.*
- void [I2C\\_SlaveTransferAbort](#) (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)  
*Aborts the slave transfer.*
- [status\\_t I2C\\_SlaveTransferGetCount](#) (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, size\_t \*count)  
*Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.*
- void [I2C\\_SlaveTransferHandleIRQ](#) (I2C\_Type \*base, void \*i2cHandle)  
*Slave interrupt handler.*

## 24.2.3 Data Structure Documentation

### 24.2.3.1 struct i2c\_master\_config\_t

#### Data Fields

- bool [enableMaster](#)  
*Enables the I2C peripheral at initialization time.*
- bool [enableStopHold](#)  
*Controls the stop hold enable.*
- uint32\_t [baudRate\\_Bps](#)  
*Baud rate configuration of I2C peripheral.*
- uint8\_t [glitchFilterWidth](#)  
*Controls the width of the glitch.*

#### 24.2.3.1.0.12 Field Documentation

24.2.3.1.0.12.1 bool i2c\_master\_config\_t::enableMaster

24.2.3.1.0.12.2 bool i2c\_master\_config\_t::enableStopHold

24.2.3.1.0.12.3 uint32\_t i2c\_master\_config\_t::baudRate\_Bps

24.2.3.1.0.12.4 uint8\_t i2c\_master\_config\_t::glitchFilterWidth

### 24.2.3.2 struct i2c\_slave\_config\_t

#### Data Fields

- bool [enableSlave](#)  
*Enables the I2C peripheral at initialization time.*
- bool [enableGeneralCall](#)  
*Enables the general call addressing mode.*
- bool [enableWakeUp](#)  
*Enables/disables waking up MCU from low-power mode.*
- bool [enableBaudRateCtl](#)  
*Enables/disables independent slave baud rate on SCL in very fast I2C modes.*
- uint16\_t [slaveAddress](#)  
*A slave address configuration.*

- `uint16_t upperAddress`  
*A maximum boundary slave address used in a range matching mode.*
- `i2c_slave_address_mode_t addressingMode`  
*An addressing mode configuration of `i2c_slave_address_mode_config_t`.*
- `uint32_t sclStopHoldTime_ns`  
*the delay from the rising edge of SCL (I2C clock) to the rising edge of SDA (I2C data) while SCL is high (stop condition), SDA hold time and SCL start hold time are also configured according to the SCL stop hold time.*

#### 24.2.3.2.0.13 Field Documentation

24.2.3.2.0.13.1 `bool i2c_slave_config_t::enableSlave`

24.2.3.2.0.13.2 `bool i2c_slave_config_t::enableGeneralCall`

24.2.3.2.0.13.3 `bool i2c_slave_config_t::enableWakeUp`

24.2.3.2.0.13.4 `bool i2c_slave_config_t::enableBaudRateCtl`

24.2.3.2.0.13.5 `uint16_t i2c_slave_config_t::slaveAddress`

24.2.3.2.0.13.6 `uint16_t i2c_slave_config_t::upperAddress`

24.2.3.2.0.13.7 `i2c_slave_address_mode_t i2c_slave_config_t::addressingMode`

24.2.3.2.0.13.8 `uint32_t i2c_slave_config_t::sclStopHoldTime_ns`

#### 24.2.3.3 `struct i2c_master_transfer_t`

##### Data Fields

- `uint32_t flags`  
*A transfer flag which controls the transfer.*
- `uint8_t slaveAddress`  
*7-bit slave address.*
- `i2c_direction_t direction`  
*A transfer direction, read or write.*
- `uint32_t subaddress`  
*A sub address.*
- `uint8_t subaddressSize`  
*A size of the command buffer.*
- `uint8_t *volatile data`  
*A transfer buffer.*
- `volatile size_t dataSize`  
*A transfer size.*

**24.2.3.3.0.14 Field Documentation****24.2.3.3.0.14.1** `uint32_t i2c_master_transfer_t::flags`**24.2.3.3.0.14.2** `uint8_t i2c_master_transfer_t::slaveAddress`**24.2.3.3.0.14.3** `i2c_direction_t i2c_master_transfer_t::direction`**24.2.3.3.0.14.4** `uint32_t i2c_master_transfer_t::subaddress`

Transferred MSB first.

**24.2.3.3.0.14.5** `uint8_t i2c_master_transfer_t::subaddressSize`**24.2.3.3.0.14.6** `uint8_t* volatile i2c_master_transfer_t::data`**24.2.3.3.0.14.7** `volatile size_t i2c_master_transfer_t::dataSize`**24.2.3.4 struct \_i2c\_master\_handle**

I2C master handle typedef.

**Data Fields**

- [i2c\\_master\\_transfer\\_t transfer](#)  
*I2C master transfer copy.*
- `size_t` [transferSize](#)  
*Total bytes to be transferred.*
- `uint8_t` [state](#)  
*A transfer state maintained during transfer.*
- [i2c\\_master\\_transfer\\_callback\\_t completionCallback](#)  
*A callback function called when the transfer is finished.*
- `void *` [userData](#)  
*A callback parameter passed to the callback function.*



**24.2.3.4.0.15 Field Documentation****24.2.3.4.0.15.1** `i2c_master_transfer_t i2c_master_handle_t::transfer`**24.2.3.4.0.15.2** `size_t i2c_master_handle_t::transferSize`**24.2.3.4.0.15.3** `uint8_t i2c_master_handle_t::state`**24.2.3.4.0.15.4** `i2c_master_transfer_callback_t i2c_master_handle_t::completionCallback`**24.2.3.4.0.15.5** `void* i2c_master_handle_t::userData`**24.2.3.5 struct i2c\_slave\_transfer\_t****Data Fields**

- `i2c_slave_transfer_event_t event`  
*A reason that the callback is invoked.*
- `uint8_t *volatile data`  
*A transfer buffer.*
- `volatile size_t dataSize`  
*A transfer size.*
- `status_t completionStatus`  
*Success or error code describing how the transfer completed.*
- `size_t transferredCount`  
*A number of bytes actually transferred since the start or since the last repeated start.*

**24.2.3.5.0.16 Field Documentation****24.2.3.5.0.16.1** `i2c_slave_transfer_event_t i2c_slave_transfer_t::event`**24.2.3.5.0.16.2** `uint8_t* volatile i2c_slave_transfer_t::data`**24.2.3.5.0.16.3** `volatile size_t i2c_slave_transfer_t::dataSize`**24.2.3.5.0.16.4** `status_t i2c_slave_transfer_t::completionStatus`Only applies for `kI2C_SlaveCompletionEvent`.**24.2.3.5.0.16.5** `size_t i2c_slave_transfer_t::transferredCount`**24.2.3.6 struct \_i2c\_slave\_handle**

I2C slave handle typedef.

**Data Fields**

- `volatile bool isBusy`  
*Indicates whether a transfer is busy.*
- `i2c_slave_transfer_t transfer`

- I2C slave transfer copy.*
- uint32\_t [eventMask](#)  
*A mask of enabled events.*
- [i2c\\_slave\\_transfer\\_callback\\_t](#) callback  
*A callback function called at the transfer event.*
- void \* [userData](#)  
*A callback parameter passed to the callback.*

#### 24.2.3.6.0.17 Field Documentation

24.2.3.6.0.17.1 volatile bool i2c\_slave\_handle\_t::isBusy

24.2.3.6.0.17.2 i2c\_slave\_transfer\_t i2c\_slave\_handle\_t::transfer

24.2.3.6.0.17.3 uint32\_t i2c\_slave\_handle\_t::eventMask

24.2.3.6.0.17.4 i2c\_slave\_transfer\_callback\_t i2c\_slave\_handle\_t::callback

24.2.3.6.0.17.5 void\* i2c\_slave\_handle\_t::userData

#### 24.2.4 Macro Definition Documentation

24.2.4.1 #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 9))

24.2.4.2 #define I2C\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

#### 24.2.5 Typedef Documentation

24.2.5.1 typedef void(\* i2c\_master\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status\_t status, void \*userData)

24.2.5.2 typedef void(\* i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

#### 24.2.6 Enumeration Type Documentation

##### 24.2.6.1 anonymous enum

Enumerator

*kStatus\_I2C\_Busy* I2C is busy with current transfer.  
*kStatus\_I2C\_Idle* Bus is Idle.  
*kStatus\_I2C\_Nak* NAK received during transfer.  
*kStatus\_I2C\_ArbitrationLost* Arbitration lost during transfer.  
*kStatus\_I2C\_Timeout* Timeout polling status flags.  
*kStatus\_I2C\_Addr\_Nak* NAK received during the address probe.

### 24.2.6.2 enum \_i2c\_flags

Note

These enumerations are meant to be OR'd together to form a bit mask.

Enumerator

***kI2C\_ReceiveNakFlag*** I2C receive NAK flag.  
***kI2C\_IntPendingFlag*** I2C interrupt pending flag. This flag can be cleared.  
***kI2C\_TransferDirectionFlag*** I2C transfer direction flag.  
***kI2C\_RangeAddressMatchFlag*** I2C range address match flag.  
***kI2C\_ArbitrationLostFlag*** I2C arbitration lost flag. This flag can be cleared.  
***kI2C\_BusBusyFlag*** I2C bus busy flag.  
***kI2C\_AddressMatchFlag*** I2C address match flag.  
***kI2C\_TransferCompleteFlag*** I2C transfer complete flag.  
***kI2C\_StopDetectFlag*** I2C stop detect flag. This flag can be cleared.  
***kI2C\_StartDetectFlag*** I2C start detect flag. This flag can be cleared.

### 24.2.6.3 enum \_i2c\_interrupt\_enable

Enumerator

***kI2C\_GlobalInterruptEnable*** I2C global interrupt.  
***kI2C\_StartStopDetectInterruptEnable*** I2C start&stop detect interrupt.

### 24.2.6.4 enum i2c\_direction\_t

Enumerator

***kI2C\_Write*** Master transmits to the slave.  
***kI2C\_Read*** Master receives from the slave.

### 24.2.6.5 enum i2c\_slave\_address\_mode\_t

Enumerator

***kI2C\_Address7bit*** 7-bit addressing mode.  
***kI2C\_RangeMatch*** Range address match addressing mode.

### 24.2.6.6 enum `_i2c_master_transfer_flags`

Enumerator

***kI2C\_TransferDefaultFlag*** A transfer starts with a start signal, stops with a stop signal.

***kI2C\_TransferNoStartFlag*** A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

***kI2C\_TransferRepeatedStartFlag*** A transfer starts with a repeated start signal.

***kI2C\_TransferNoStopFlag*** A transfer ends without a stop signal.

### 24.2.6.7 enum `i2c_slave_transfer_event_t`

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to `I2C_SlaveTransferNonBlocking()` to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

***kI2C\_SlaveAddressMatchEvent*** Received the slave address after a start or repeated start.

***kI2C\_SlaveTransmitEvent*** A callback is requested to provide data to transmit (slave-transmitter role).

***kI2C\_SlaveReceiveEvent*** A callback is requested to provide a buffer in which to place received data (slave-receiver role).

***kI2C\_SlaveTransmitAckEvent*** A callback needs to either transmit an ACK or NACK.

***kI2C\_SlaveStartEvent*** A start/repeated start was detected.

***kI2C\_SlaveCompletionEvent*** A stop was detected or finished transfer, completing the transfer.

***kI2C\_SlaveGeneralCallEvent*** Received the general call address after a start or repeated start.

***kI2C\_SlaveAllEvents*** A bit mask of all available events.

### 24.2.6.8 anonymous enum

Enumerator

***kClearFlags*** All flags which are cleared by the driver upon starting a transfer.

## 24.2.7 Function Documentation

### 24.2.7.1 void `I2C_MasterInit ( I2C_Type * base, const i2c_master_config_t * masterConfig, uint32_t srcClock_Hz )`

Call this API to ungate the I2C clock and configure the I2C with master configuration.

## Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the [I2C\\_MasterGetDefaultConfig\(\)](#). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {
* .enableMaster = true,
* .enableStopHold = false,
* .highDrive = false,
* .baudRate_Bps = 100000,
* .glitchFilterWidth = 0
* };
* I2C_MasterInit(I2C0, &config, 12000000U);
*
```

## Parameters

<i>base</i>	I2C base pointer
<i>masterConfig</i>	A pointer to the master configuration structure
<i>srcClock_Hz</i>	I2C peripheral clock frequency in Hz

#### 24.2.7.2 void I2C\_SlaveInit ( I2C\_Type \* *base*, const i2c\_slave\_config\_t \* *slaveConfig*, uint32\_t *srcClock\_Hz* )

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

## Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by [I2C\\_SlaveGetDefaultConfig\(\)](#) or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .enableGeneralCall = false,
* .addressingMode = kI2C_Address7bit,
* .slaveAddress = 0x1DU,
* .enableWakeUp = false,
* .enablehighDrive = false,
* .enableBaudRateCtl = false,
* .sclStopHoldTime_ns = 4000
* };
* I2C_SlaveInit(I2C0, &config, 12000000U);
*
```

## Parameters

<i>base</i>	I2C base pointer
<i>slaveConfig</i>	A pointer to the slave configuration structure
<i>srcClock_Hz</i>	I2C peripheral clock frequency in Hz

**24.2.7.3 void I2C\_MasterDeinit ( I2C\_Type \* *base* )**

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C\_MasterInit is called.

## Parameters

<i>base</i>	I2C base pointer
-------------	------------------

**24.2.7.4 void I2C\_SlaveDeinit ( I2C\_Type \* *base* )**

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C\_SlaveInit is called to enable the clock.

## Parameters

<i>base</i>	I2C base pointer
-------------	------------------

**24.2.7.5 uint32\_t I2C\_GetInstance ( I2C\_Type \* *base* )**

## Parameters

<i>base</i>	I2C peripheral base address.
-------------	------------------------------

**24.2.7.6 void I2C\_MasterGetDefaultConfig ( i2c\_master\_config\_t \* *masterConfig* )**

The purpose of this API is to get the configuration structure initialized for use in the I2C\_MasterConfigure(). Use the initialized structure unchanged in the I2C\_MasterConfigure() or modify the structure before calling the I2C\_MasterConfigure(). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
*
```

## Parameters

<i>masterConfig</i>	A pointer to the master configuration structure.
---------------------	--

**24.2.7.7 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* *slaveConfig* )**

The purpose of this API is to get the configuration structure initialized for use in the I2C\_SlaveConfigure(). Modify fields of the structure before calling the I2C\_SlaveConfigure(). This is an example.

```
* i2c_slave_config_t config;
* I2C_SlaveGetDefaultConfig(&config);
*
```

## Parameters

<i>slaveConfig</i>	A pointer to the slave configuration structure.
--------------------	---

**24.2.7.8 static void I2C\_Enable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

<i>base</i>	I2C base pointer
<i>enable</i>	Pass true to enable and false to disable the module.

**24.2.7.9 uint32\_t I2C\_MasterGetStatusFlags ( I2C\_Type \* *base* )**

## Parameters

<i>base</i>	I2C base pointer
-------------	------------------

## Returns

status flag, use status flag to AND [\\_i2c\\_flags](#) to get the related status.

**24.2.7.10 static uint32\_t I2C\_SlaveGetStatusFlags ( I2C\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	I2C base pointer
-------------	------------------

## Returns

status flag, use status flag to AND [\\_i2c\\_flags](#) to get the related status.

#### 24.2.7.11 static void I2C\_MasterClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag.

## Parameters

<i>base</i>	I2C base pointer
<i>statusMask</i>	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: <ul style="list-style-type: none"> <li>• kI2C_StartDetectFlag (if available)</li> <li>• kI2C_StopDetectFlag (if available)</li> <li>• kI2C_ArbitrationLostFlag</li> <li>• kI2C_IntPendingFlagFlag</li> </ul>

#### 24.2.7.12 static void I2C\_SlaveClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag

## Parameters

<i>base</i>	I2C base pointer
<i>statusMask</i>	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: <ul style="list-style-type: none"> <li>• kI2C_StartDetectFlag (if available)</li> <li>• kI2C_StopDetectFlag (if available)</li> <li>• kI2C_ArbitrationLostFlag</li> <li>• kI2C_IntPendingFlagFlag</li> </ul>

#### 24.2.7.13 void I2C\_EnableInterrupts ( I2C\_Type \* *base*, uint32\_t *mask* )



## Parameters

<i>base</i>	I2C base pointer
<i>mask</i>	interrupt source The parameter can be combination of the following source if defined: <ul style="list-style-type: none"> <li>• kI2C_GlobalInterruptEnable</li> <li>• kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>• kI2C_SdaTimeoutInterruptEnable</li> </ul>

**24.2.7.14 void I2C\_DisableInterrupts ( I2C\_Type \* *base*, uint32\_t *mask* )**

## Parameters

<i>base</i>	I2C base pointer
<i>mask</i>	interrupt source The parameter can be combination of the following source if defined: <ul style="list-style-type: none"> <li>• kI2C_GlobalInterruptEnable</li> <li>• kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>• kI2C_SdaTimeoutInterruptEnable</li> </ul>

**24.2.7.15 static void I2C\_EnableDMA ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

<i>base</i>	I2C base pointer
<i>enable</i>	true to enable, false to disable

**24.2.7.16 static uint32\_t I2C\_GetDataRegAddr ( I2C\_Type \* *base* ) [inline], [static]**

This API is used to provide a transfer address for I2C DMA transfer configuration.

## Parameters

---

<i>base</i>	I2C base pointer
-------------	------------------

Returns

data register address

**24.2.7.17 void I2C\_MasterSetBaudRate ( I2C\_Type \* *base*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz* )**

Parameters

<i>base</i>	I2C base pointer
<i>baudRate_Bps</i>	the baud rate value in bps
<i>srcClock_Hz</i>	Source clock

**24.2.7.18 status\_t I2C\_MasterStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* )**

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy.

**24.2.7.19 status\_t I2C\_MasterStop ( I2C\_Type \* *base* )**

Return values

<i>kStatus_Success</i>	Successfully send the stop signal.
<i>kStatus_I2C_Timeout</i>	Send stop signal failed, timeout.

#### 24.2.7.20 **status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* )**

Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy but not occupied by current I2C master.

#### 24.2.7.21 **status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* *base*, const uint8\_t \* *txBuff*, size\_t *txSize*, uint32\_t *flags* )**

Parameters

<i>base</i>	The I2C peripheral base pointer.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.
<i>flags</i>	Transfer control flag to decide whether need to send a stop, use kI2C_TransferDefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.

<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.
------------------------	--

#### 24.2.7.22 **status\_t I2C\_MasterReadBlocking ( I2C\_Type \* *base*, uint8\_t \* *rxBuff*, size\_t *rxSize*, uint32\_t *flags* )**

##### Note

The I2C\_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

##### Parameters

<i>base</i>	I2C peripheral base pointer.
<i>rxBuff</i>	The pointer to the data to store the received data.
<i>rxSize</i>	The length in bytes of the data to be received.
<i>flags</i>	Transfer control flag to decide whether need to send a stop, use kI2C_TransferDefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

##### Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Timeout</i>	Send stop signal failed, timeout.

#### 24.2.7.23 **status\_t I2C\_SlaveWriteBlocking ( I2C\_Type \* *base*, const uint8\_t \* *txBuff*, size\_t *txSize* )**

##### Parameters

<i>base</i>	The I2C peripheral base pointer.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

##### Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

#### 24.2.7.24 **status\_t I2C\_SlaveReadBlocking ( I2C\_Type \* *base*, uint8\_t \* *rxBuff*, size\_t *rxSize* )**

Parameters

<i>base</i>	I2C peripheral base pointer.
<i>rxBuff</i>	The pointer to the data to store the received data.
<i>rxSize</i>	The length in bytes of the data to be received.

Return values

<i>kStatus_Success</i>	Successfully complete data receive.
<i>kStatus_I2C_Timeout</i>	Wait status flag timeout.

#### 24.2.7.25 **status\_t I2C\_MasterTransferBlocking ( I2C\_Type \* *base*, i2c\_master\_transfer\_t \* *xfer* )**

Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

<i>base</i>	I2C peripheral base address.
<i>xfer</i>	Pointer to the transfer structure.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
------------------------	--

<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

#### 24.2.7.26 void I2C\_MasterTransferCreateHandle ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_callback\_t *callback*, void \* *userData* )

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure to store the transfer state.
<i>callback</i>	pointer to user callback function.
<i>userData</i>	user parameter passed to the callback function.

#### 24.2.7.27 status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *xfer* )

Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C\_MasterGetTransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus\_I2C\_Busy, the transfer is finished.

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure which stores the transfer state.
<i>xfer</i>	pointer to <a href="#">i2c_master_transfer_t</a> structure.

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
------------------------	---

<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.

#### 24.2.7.28 **status\_t I2C\_MasterTransferGetCount ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure which stores the transfer state.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

#### 24.2.7.29 **status\_t I2C\_MasterTransferAbort ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle* )**

Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure which stores the transfer state

Return values

<i>kStatus_I2C_Timeout</i>	Timeout during polling flag.
<i>kStatus_Success</i>	Successfully abort the transfer.

#### 24.2.7.30 **void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* *base*, void \* *i2cHandle* )**

## Parameters

<i>base</i>	I2C base pointer.
<i>i2cHandle</i>	pointer to <code>i2c_master_handle_t</code> structure.

**24.2.7.31** `void I2C_SlaveTransferCreateHandle ( I2C_Type * base, i2c_slave_handle_t * handle, i2c_slave_transfer_callback_t callback, void * userData )`

## Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to <code>i2c_slave_handle_t</code> structure to store the transfer state.
<i>callback</i>	pointer to user callback function.
<i>userData</i>	user parameter passed to the callback function.

**24.2.7.32** `status_t I2C_SlaveTransferNonBlocking ( I2C_Type * base, i2c_slave_handle_t * handle, uint32_t eventMask )`

Call this API after calling the [I2C\\_SlaveInit\(\)](#) and [I2C\\_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to [I2C\\_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The `kI2C_SlaveTransmitEvent` and `kLPI2C_SlaveReceiveEvent` events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to <code>i2c_slave_handle_t</code> structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events.



## Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_I2C_Busy</i>	Slave transfers have already been started on this handle.

### 24.2.7.33 void I2C\_SlaveTransferAbort ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle* )

## Note

This API can be called at any time to stop slave for handling the bus events.

## Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_slave_handle_t structure which stores the transfer state.

### 24.2.7.34 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, size\_t \* *count* )

## Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_slave_handle_t structure.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

## Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

### 24.2.7.35 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* *base*, void \* *i2cHandle* )

## Parameters

<i>base</i>	I2C base pointer.
<i>i2cHandle</i>	pointer to i2c_slave_handle_t structure which stores the transfer state

## Chapter 25

# LLWU: Low-Leakage Wakeup Unit Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Low-Leakage Wakeup Unit (LLWU) module of MCUXpresso SDK devices. The LLWU module allows the user to select external pin sources and internal modules as a wake-up source from low-leakage power modes.

### External wakeup pins configurations

Configures the external wakeup pins' working modes, gets, and clears the wake pin flags. External wakeup pins are accessed by the `pinIndex`, which is started from 1. Numbers of the external pins depend on the SoC configuration.

### Internal wakeup modules configurations

Enables/disables the internal wakeup modules and gets the module flags. Internal modules are accessed by `moduleIndex`, which is started from 1. Numbers of external pins depend the on SoC configuration.

### Digital pin filter for external wakeup pin configurations

Configures the digital pin filter of the external wakeup pins' working modes, gets, and clears the pin filter flags. Digital pin filters are accessed by the `filterIndex`, which is started from 1. Numbers of external pins depend on the SoC configuration.

### Data Structures

- struct `llwu_external_pin_filter_mode_t`  
*An external input pin filter control structure. [More...](#)*

### Enumerations

- enum `llwu_external_pin_mode_t` {  
    `kLLWU_ExternalPinDisable` = 0U,  
    `kLLWU_ExternalPinRisingEdge` = 1U,  
    `kLLWU_ExternalPinFallingEdge` = 2U,  
    `kLLWU_ExternalPinAnyEdge` = 3U }  
*External input pin control modes.*
- enum `llwu_pin_filter_mode_t` {  
    `kLLWU_PinFilterDisable` = 0U,  
    `kLLWU_PinFilterRisingEdge` = 1U,  
    `kLLWU_PinFilterFallingEdge` = 2U,  
    `kLLWU_PinFilterAnyEdge` = 3U }  
*Digital filter control modes.*

## Driver version

- #define **FSL\_LLWU\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 0, 5))  
*LLWU driver version.*

## Low-Leakage Wakeup Unit Control APIs

- void **LLWU\_SetExternalWakeupPinMode** (LLWU\_Type \*base, uint32\_t pinIndex, **llwu\_external\_pin\_mode\_t** pinMode)  
*Sets the external input pin source mode.*
- bool **LLWU\_GetExternalWakeupPinFlag** (LLWU\_Type \*base, uint32\_t pinIndex)  
*Gets the external wakeup source flag.*
- void **LLWU\_ClearExternalWakeupPinFlag** (LLWU\_Type \*base, uint32\_t pinIndex)  
*Clears the external wakeup source flag.*
- static void **LLWU\_EnableInternalModuleInterruptWakeup** (LLWU\_Type \*base, uint32\_t moduleIndex, bool enable)  
*Enables/disables the internal module source.*
- static bool **LLWU\_GetInternalWakeupModuleFlag** (LLWU\_Type \*base, uint32\_t moduleIndex)  
*Gets the external wakeup source flag.*
- void **LLWU\_SetPinFilterMode** (LLWU\_Type \*base, uint32\_t filterIndex, **llwu\_external\_pin\_filter\_mode\_t** filterMode)  
*Sets the pin filter configuration.*
- bool **LLWU\_GetPinFilterFlag** (LLWU\_Type \*base, uint32\_t filterIndex)  
*Gets the pin filter configuration.*
- void **LLWU\_ClearPinFilterFlag** (LLWU\_Type \*base, uint32\_t filterIndex)  
*Clears the pin filter configuration.*
- #define **INTERNAL\_WAKEUP\_MODULE\_FLAG\_REG** MF5

## Data Structure Documentation

### 25.5.1 struct llwu\_external\_pin\_filter\_mode\_t

#### Data Fields

- uint32\_t **pinIndex**  
*A pin number.*
- **llwu\_pin\_filter\_mode\_t** filterMode  
*Filter mode.*

## Macro Definition Documentation

### 25.6.1 #define FSL\_LLWU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))

## Enumeration Type Documentation

### 25.7.1 enum llwu\_external\_pin\_mode\_t

Enumerator

**kLLWU\_ExternalPinDisable** Pin disabled as a wakeup input.

***kLLWU\_ExternalPinRisingEdge*** Pin enabled with the rising edge detection.

***kLLWU\_ExternalPinFallingEdge*** Pin enabled with the falling edge detection.

***kLLWU\_ExternalPinAnyEdge*** Pin enabled with any change detection.

## 25.7.2 enum llwu\_pin\_filter\_mode\_t

Enumerator

***kLLWU\_PinFilterDisable*** Filter disabled.

***kLLWU\_PinFilterRisingEdge*** Filter positive edge detection.

***kLLWU\_PinFilterFallingEdge*** Filter negative edge detection.

***kLLWU\_PinFilterAnyEdge*** Filter any edge detection.

## Function Documentation

### 25.8.1 void LLWU\_SetExternalWakeupPinMode ( LLWU\_Type \* *base*, uint32\_t *pinIndex*, llwu\_external\_pin\_mode\_t *pinMode* )

This function sets the external input pin source mode that is used as a wake up source.

Parameters

<i>base</i>	LLWU peripheral base address.
<i>pinIndex</i>	A pin index to be enabled as an external wakeup source starting from 1.
<i>pinMode</i>	A pin configuration mode defined in the llwu_external_pin_modes_t.

### 25.8.2 bool LLWU\_GetExternalWakeupPinFlag ( LLWU\_Type \* *base*, uint32\_t *pinIndex* )

This function checks the external pin flag to detect whether the MCU is woken up by the specific pin.

Parameters

<i>base</i>	LLWU peripheral base address.
<i>pinIndex</i>	A pin index, which starts from 1.

Returns

True if the specific pin is a wakeup source.

### 25.8.3 void LLWU\_ClearExternalWakeupPinFlag ( LLWU\_Type \* *base*, uint32\_t *pinIndex* )

This function clears the external wakeup source flag for a specific pin.

## Parameters

<i>base</i>	LLWU peripheral base address.
<i>pinIndex</i>	A pin index, which starts from 1.

#### 25.8.4 static void LLWU\_EnableInternalModuleInterruptWakeup ( LLWU\_Type \* *base*, uint32\_t *moduleIndex*, bool *enable* ) [inline], [static]

This function enables/disables the internal module source mode that is used as a wake up source.

## Parameters

<i>base</i>	LLWU peripheral base address.
<i>moduleIndex</i>	A module index to be enabled as an internal wakeup source starting from 1.
<i>enable</i>	An enable or a disable setting

#### 25.8.5 static bool LLWU\_GetInternalWakeupModuleFlag ( LLWU\_Type \* *base*, uint32\_t *moduleIndex* ) [inline], [static]

This function checks the external pin flag to detect whether the system is woken up by the specific pin.

## Parameters

<i>base</i>	LLWU peripheral base address.
<i>moduleIndex</i>	A module index, which starts from 1.

## Returns

True if the specific pin is a wake up source.

#### 25.8.6 void LLWU\_SetPinFilterMode ( LLWU\_Type \* *base*, uint32\_t *filterIndex*, llwu\_external\_pin\_filter\_mode\_t *filterMode* )

This function sets the pin filter configuration.

## Parameters

<i>base</i>	LLWU peripheral base address.
<i>filterIndex</i>	A pin filter index used to enable/disable the digital filter, starting from 1.
<i>filterMode</i>	A filter mode configuration

### 25.8.7 bool LLWU\_GetPinFilterFlag ( LLWU\_Type \* *base*, uint32\_t *filterIndex* )

This function gets the pin filter flag.

## Parameters

<i>base</i>	LLWU peripheral base address.
<i>filterIndex</i>	A pin filter index, which starts from 1.

## Returns

True if the flag is a source of the existing low-leakage power mode.

### 25.8.8 void LLWU\_ClearPinFilterFlag ( LLWU\_Type \* *base*, uint32\_t *filterIndex* )

This function clears the pin filter flag.

## Parameters

<i>base</i>	LLWU peripheral base address.
<i>filterIndex</i>	A pin filter index to clear the flag, starting from 1.



# Chapter 26

## LMEM: Local Memory Controller Cache Control Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Local Memory Controller Cache Controller module of MCUXpresso SDK devices.

### Descriptions

The LMEM Cache peripheral driver allows the user to enable/disable the cache and to perform cache maintenance operations such as invalidate, push, and clear. These maintenance operations may be performed on the Processor Code (PC) bus or Both Processor Code (PC) and Processor System (PS) bus.

The devices contain a Processor Code (PC) bus and a Processor System (PS) bus as follows. The Processor Code (PC) bus - a 32-bit address space bus with low-order addresses (0x0000\_0000 through 0x1FFF\_FFF) used normally for code access. The Processor System (PS) bus - a 32-bit address space bus with high-order addresses (0x2000\_0000 through 0xFFFF\_FFFF) used normally for data accesses.

Some MCU devices have caches available for the PC bus and PS bus, others may only have a PC bus cache, while some do not have PC or PS caches at all. See the appropriate reference manual for cache availability.

Cache maintenance operations:

command		description	
	Invalidate		U
cline1-2	Push	P	ush a cache entry if it is valid and modified, then clear the m
cline1-2	Clear	P	ush a cache entry if it is valid

The above cache maintenance operations may be performed on the entire cache or on a line-basis. The peripheral driver API names distinguish between the two using the terms "All" or Line".

### Function groups

#### 26.3.1 Local Memory Processor Code Bus Cache Control

The invalidate command can be performed on the entire cache, one line, or multiple lines by calling [LMEM\\_CodeCacheInvalidateAll\(\)](#), [LMEM\\_CodeCacheInvalidateLine\(\)](#), and [LMEM\\_CodeCacheInvalidateMultiLines\(\)](#).

The push command can be performed on the entire cache, one line, or multiple lines by calling [LMEM\\_CodeCachePushAll\(\)](#), [LMEM\\_CodeCachePushLine\(\)](#), and [LMEM\\_CodeCachePushMultiLines\(\)](#).

The clear command can be performed on the entire cache, one line, or multiple lines by calling [LMEM\\_CodeCacheClearAll\(\)](#), [LMEM\\_CodeCacheClearLine\(\)](#), and [LMEM\\_CodeCacheClearMultiLines\(\)](#).

Note that the parameter "address" must be supplied, which indicates the physical address of the line to perform the one line cache maintenance operation. In addition, the length of the number of bytes should be supplied for multiple line operation. The function determines if the length meets or exceeds 1/2 the cache size because the cache contains 2 WAYs, half of the cache is in WAY0 and the other half in WAY1 and if so, performs a cache maintenance "all" operation which is faster than performing the cache maintenance on a line-basis.

Cache Demotion: Cache region demotion - Demoting the cache mode reduces the cache function applied to a memory region from write-back to write-through to non-cacheable. The cache region demote function checks to see if the requested cache mode is higher than or equal to the current cache mode, and if so, returns an error. After a region is demoted, its cache mode can only be raised by a reset, which returns it to its default state. To demote a cache region, call the [LMEM\\_CodeCacheDemoteRegion\(\)](#).

Note that the address region assignment of the 16 subregions is device-specific and is detailed in the Chip Configuration section of the SoC reference manual. The LMEM provides typedef enums for each of the 16 regions, starting with "kLMEM\_CacheRegion0" and ending with "kLMEM\_CacheRegion15". The parameter cacheMode is of type `lmem_cache_mode_t`. This provides typedef enums for each of the cache modes, such as "kLMEM\_CacheNonCacheable", "kLMEM\_CacheWriteThrough", and "kLMEM\_CacheWriteBack".

Cache Enable and Disable: The cache enable function enables the PC bus cache and the write buffer. However, before enabling these, the function first performs an invalidate all. Call [LMEM\\_EnableCodeCache\(\)](#) to enable a particular bus cache.

### 26.3.2 Local Memory Processor System Bus Cache Control

The invalidate command can be performed on the entire cache, one line, or multiple lines by calling [LMEM\\_SystemCacheInvalidateAll\(\)](#), [LMEM\\_SystemCacheInvalidateLine\(\)](#), and [LMEM\\_SystemCacheInvalidateMultiLines\(\)](#).

The push command can be performed on the entire cache, one line, or multiple lines by calling [LMEM\\_SystemCachePushAll\(\)](#), [LMEM\\_SystemCachePushLine\(\)](#), and [LMEM\\_SystemCachePushMultiLines\(\)](#).

The clear command can be performed on the entire cache, one line, or multiple lines by calling [LMEM\\_SystemCacheClearAll\(\)](#), [LMEM\\_SystemCacheClearLine\(\)](#), and [LMEM\\_SystemCacheClearMultiLines\(\)](#).

Note that the parameter "address" must be supplied, which indicates the physical address of the line to perform the one line cache maintenance operation. In addition, the length of the number of bytes should be supplied for multiple lines operation. The function determines if the length meets or exceeds 1/2 the cache size because the cache contains 2 WAYs, half of the cache is in WAY0 and the other half in WAY1 and if so, performs a cache maintenance "all" operation which is faster than performing the cache

maintenance on a line-basis.

**Cache Demotion:** Cache region demotion - Demoting the cache mode reduces the cache function applied to a memory region from write-back to write-through to non-cacheable. The cache region demote function checks to see if the requested cache mode is higher than or equal to the current cache mode, and if so, returns an error. After a region is demoted, its cache mode can only be raised by a reset, which returns it to its default state. To demote a cache region, call the `LMEM_SystemCacheDemoteRegion()`.

Note that the address region assignment of the 16 subregions is device-specific and is described in the Chip Configuration section of the SoC reference manual. The LMEM provides typedef enumerations for each of the 16 regions, starting with "kLMEM\_CacheRegion0" and ending with "kLMEM\_CacheRegion15". The parameter `cacheMode` is of type `lmem_cache_mode_t`. This provides typedef enumerations for each of the cache modes, such as "kLMEM\_CacheNonCacheable", "kLMEM\_CacheWriteThrough", and "kLMEM\_CacheWriteBack".

**Cache Enable and Disable:** The cache enable function enables the PS bus cache and the write buffer. However, before enabling these, the function first performs an invalidate all. Call `LMEM_EnableSystemCache()` to enable a particular bus cache.

## Macros

- #define `LMEM_CACHE_LINE_SIZE` (0x10U)  
*Cache line is 16-bytes.*
- #define `LMEM_CACHE_SIZE_ONEWAY` (4096U)  
*Cache size is 4K-bytes one way.*

## Enumerations

- enum `lmem_cache_mode_t` {  
    `kLMEM_NonCacheable` = 0x0U,  
    `kLMEM_CacheWriteThrough` = 0x2U,  
    `kLMEM_CacheWriteBack` = 0x3U }  
*LMEM cache mode options.*
- enum `lmem_cache_region_t` {

```

kLMEM_CacheRegion15 = 0U,
kLMEM_CacheRegion14,
kLMEM_CacheRegion13,
kLMEM_CacheRegion12,
kLMEM_CacheRegion11,
kLMEM_CacheRegion10,
kLMEM_CacheRegion9,
kLMEM_CacheRegion8,
kLMEM_CacheRegion7,
kLMEM_CacheRegion6,
kLMEM_CacheRegion5,
kLMEM_CacheRegion4,
kLMEM_CacheRegion3,
kLMEM_CacheRegion2,
kLMEM_CacheRegion1,
kLMEM_CacheRegion0 }

```

*LMEM cache regions.*

- enum `lmem_cache_line_command_t` {  
`kLMEM_CacheLineSearchReadOrWrite` = 0U,  
`kLMEM_CacheLineInvalidate`,  
`kLMEM_CacheLinePush`,  
`kLMEM_CacheLineClear` }

*LMEM cache line command.*

## Driver version

- #define `FSL_LMEM_DRIVER_VERSION` (`MAKE_VERSION`(2, 1, 2))  
*LMEM controller driver version 2.1.2.*

## Local Memory Processor Code Bus Cache Control

- void `LMEM_EnableCodeCache` (LMEM\_Type \*base, bool enable)  
*Enables/disables the processor code bus cache.*
- static void `LMEM_EnableCodeWriteBuffer` (LMEM\_Type \*base, bool enable)  
*Enables/disables the processor code bus write buffer.*
- void `LMEM_CodeCacheInvalidateAll` (LMEM\_Type \*base)  
*Invalidates the processor code bus cache.*
- void `LMEM_CodeCachePushAll` (LMEM\_Type \*base)  
*Pushes all modified lines in the processor code bus cache.*
- void `LMEM_CodeCacheClearAll` (LMEM\_Type \*base)  
*Clears the processor code bus cache.*
- void `LMEM_CodeCacheInvalidateLine` (LMEM\_Type \*base, uint32\_t address)  
*Invalidates a specific line in the processor code bus cache.*
- void `LMEM_CodeCacheInvalidateMultiLines` (LMEM\_Type \*base, uint32\_t address, uint32\_t length)  
*Invalidates multiple lines in the processor code bus cache.*
- void `LMEM_CodeCachePushLine` (LMEM\_Type \*base, uint32\_t address)  
*Pushes a specific modified line in the processor code bus cache.*

- void [LMEM\\_CodeCachePushMultiLines](#) (LMEM\_Type \*base, uint32\_t address, uint32\_t length)  
*Pushes multiple modified lines in the processor code bus cache.*
- void [LMEM\\_CodeCacheClearLine](#) (LMEM\_Type \*base, uint32\_t address)  
*Clears a specific line in the processor code bus cache.*
- void [LMEM\\_CodeCacheClearMultiLines](#) (LMEM\_Type \*base, uint32\_t address, uint32\_t length)  
*Clears multiple lines in the processor code bus cache.*
- [status\\_t LMEM\\_CodeCacheDemoteRegion](#) (LMEM\_Type \*base, [lmem\\_cache\\_region\\_t](#) region, [lmem\\_cache\\_mode\\_t](#) cacheMode)  
*Demotes the cache mode of a region in processor code bus cache.*

## Macro Definition Documentation

**26.4.1 #define FSL\_LMEM\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2))**

**26.4.2 #define LMEM\_CACHE\_LINE\_SIZE (0x10U)**

**26.4.3 #define LMEM\_CACHE\_SIZE\_ONeway (4096U)**

## Enumeration Type Documentation

**26.5.1 enum lmem\_cache\_mode\_t**

Enumerator

***kLMEM\_NonCacheable*** Cache mode: non-cacheable.  
***kLMEM\_CacheWriteThrough*** Cache mode: write-through.  
***kLMEM\_CacheWriteBack*** Cache mode: write-back.

**26.5.2 enum lmem\_cache\_region\_t**

Enumerator

***kLMEM\_CacheRegion15*** Cache Region 15.  
***kLMEM\_CacheRegion14*** Cache Region 14.  
***kLMEM\_CacheRegion13*** Cache Region 13.  
***kLMEM\_CacheRegion12*** Cache Region 12.  
***kLMEM\_CacheRegion11*** Cache Region 11.  
***kLMEM\_CacheRegion10*** Cache Region 10.  
***kLMEM\_CacheRegion9*** Cache Region 9.  
***kLMEM\_CacheRegion8*** Cache Region 8.  
***kLMEM\_CacheRegion7*** Cache Region 7.  
***kLMEM\_CacheRegion6*** Cache Region 6.  
***kLMEM\_CacheRegion5*** Cache Region 5.  
***kLMEM\_CacheRegion4*** Cache Region 4.  
***kLMEM\_CacheRegion3*** Cache Region 3.

***kLMEM\_CacheRegion2*** Cache Region 2.  
***kLMEM\_CacheRegion1*** Cache Region 1.  
***kLMEM\_CacheRegion0*** Cache Region 0.

### 26.5.3 enum lmem\_cache\_line\_command\_t

Enumerator

***kLMEM\_CacheLineSearchReadOrWrite*** Cache line search and read or write.  
***kLMEM\_CacheLineInvalidate*** Cache line invalidate.  
***kLMEM\_CacheLinePush*** Cache line push.  
***kLMEM\_CacheLineClear*** Cache line clear.

## Function Documentation

### 26.6.1 void LMEM\_EnableCodeCache ( LMEM\_Type \* *base*, bool *enable* )

This function enables/disables the cache. The function first invalidates the entire cache and then enables/disables both the cache and write buffers.

Parameters

<i>base</i>	LMEM peripheral base address.
<i>enable</i>	The enable or disable flag. true - enable the code cache. false - disable the code cache.

### 26.6.2 static void LMEM\_EnableCodeWriteBuffer ( LMEM\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

<i>base</i>	LMEM peripheral base address.
<i>enable</i>	The enable or disable flag. true - enable the code bus write buffer. false - disable the code bus write buffer.

### 26.6.3 void LMEM\_CodeCacheInvalidateAll ( LMEM\_Type \* *base* )

This function invalidates the cache both ways, which means that it unconditionally clears valid bits and modifies bits of a cache entry.

## Parameters

<i>base</i>	LMEM peripheral base address.
-------------	-------------------------------

**26.6.4 void LMEM\_CodeCachePushAll ( LMEM\_Type \* *base* )**

This function pushes all modified lines in both ways in the entire cache. It pushes a cache entry if it is valid and modified and clears the modified bit. If the entry is not valid or not modified, leave as is. This action does not clear the valid bit. A cache push is synonymous with a cache flush.

## Parameters

<i>base</i>	LMEM peripheral base address.
-------------	-------------------------------

**26.6.5 void LMEM\_CodeCacheClearAll ( LMEM\_Type \* *base* )**

This function clears the entire cache and pushes (flushes) and invalidates the operation. Clear - Pushes a cache entry if it is valid and modified, then clears the valid and modified bits. If the entry is not valid or not modified, clear the valid bit.

## Parameters

<i>base</i>	LMEM peripheral base address.
-------------	-------------------------------

**26.6.6 void LMEM\_CodeCacheInvalidateLine ( LMEM\_Type \* *base*, uint32\_t *address* )**

This function invalidates a specific line in the cache based on the physical address passed in by the user. Invalidate - Unconditionally clears valid and modified bits of a cache entry.

## Parameters

<i>base</i>	LMEM peripheral base address.
<i>address</i>	The physical address of the cache line. Should be 16-byte aligned address. If not, it is changed to the 16-byte aligned memory address.

### 26.6.7 void LMEM\_CodeCacheInvalidateMultiLines ( LMEM\_Type \* *base*, uint32\_t *address*, uint32\_t *length* )

This function invalidates multiple lines in the cache based on the physical address and length in bytes passed in by the user. If the function detects that the length meets or exceeds half the cache, the function performs an entire cache invalidate function, which is more efficient than invalidating the cache line-by-line. Because the cache consists of two ways and line commands based on the physical address searches both ways, check half the total amount of cache. Invalidate - Unconditionally clear valid and modified bits of a cache entry.

Parameters

<i>base</i>	LMEM peripheral base address.
<i>address</i>	The physical address of the cache line. Should be 16-byte aligned address. If not, it is changed to the 16-byte aligned memory address.
<i>length</i>	The length in bytes of the total amount of cache lines.

### 26.6.8 void LMEM\_CodeCachePushLine ( LMEM\_Type \* *base*, uint32\_t *address* )

This function pushes a specific modified line based on the physical address passed in by the user. Push - Push a cache entry if it is valid and modified, then clear the modified bit. If the entry is not valid or not modified, leave as is. This action does not clear the valid bit. A cache push is synonymous with a cache flush.

Parameters

<i>base</i>	LMEM peripheral base address.
<i>address</i>	The physical address of the cache line. Should be 16-byte aligned address. If not, it is changed to the 16-byte aligned memory address.

### 26.6.9 void LMEM\_CodeCachePushMultiLines ( LMEM\_Type \* *base*, uint32\_t *address*, uint32\_t *length* )

This function pushes multiple modified lines in the cache based on the physical address and length in bytes passed in by the user. If the function detects that the length meets or exceeds half of the cache, the function performs an cache push function, which is more efficient than pushing the modified lines in the cache line-by-line. Because the cache consists of two ways and line commands based on the physical address searches both ways, check half the total amount of cache. Push - Push a cache entry if it is valid and modified, then clear the modified bit. If the entry is not valid or not modified, leave as is. This action does not clear the valid bit. A cache push is synonymous with a cache flush.



## Parameters

<i>base</i>	LMEM peripheral base address.
<i>address</i>	The physical address of the cache line. Should be 16-byte aligned address. If not, it is changed to the 16-byte aligned memory address.
<i>length</i>	The length in bytes of the total amount of cache lines.

**26.6.10 void LMEM\_CodeCacheClearLine ( LMEM\_Type \* *base*, uint32\_t *address* )**

This function clears a specific line based on the physical address passed in by the user. Clear - Push a cache entry if it is valid and modified, then clear the valid and modify bits. If entry not valid or not modified, clear the valid bit.

## Parameters

<i>base</i>	LMEM peripheral base address.
<i>address</i>	The physical address of the cache line. Should be 16-byte aligned address. If not, it is changed to the 16-byte aligned memory address.

**26.6.11 void LMEM\_CodeCacheClearMultiLines ( LMEM\_Type \* *base*, uint32\_t *address*, uint32\_t *length* )**

This function clears multiple lines in the cache based on the physical address and length in bytes passed in by the user. If the function detects that the length meets or exceeds half the total amount of cache, the function performs a cache clear function which is more efficient than clearing the lines in the cache line-by-line. Because the cache consists of two ways and line commands based on the physical address searches both ways, check half the total amount of cache. Clear - Push a cache entry if it is valid and modified, then clear the valid and modify bits. If entry not valid or not modified, clear the valid bit.

## Parameters

<i>base</i>	LMEM peripheral base address.
<i>address</i>	The physical address of the cache line. Should be 16-byte aligned address. If not, it is changed to the 16-byte aligned memory address.

<i>length</i>	The length in bytes of the total amount of cache lines.
---------------	---

### 26.6.12 **status\_t LMEM\_CodeCacheDemoteRegion ( LMEM\_Type \* *base*, lmem\_cache\_region\_t *region*, lmem\_cache\_mode\_t *cacheMode* )**

This function allows the user to demote the cache mode of a region within the device's memory map. Demoting the cache mode reduces the cache function applied to a memory region from write-back to write-through to non-cacheable. The function checks to see if the requested cache mode is higher than or equal to the current cache mode, and if so, returns an error. After a region is demoted, its cache mode can only be raised by a reset, which returns it to its default state which is the highest cache configure for each region. To maintain cache coherency, changes to the cache mode should be completed while the address space being changed is not being accessed or the cache is disabled. Before a cache mode change, this function completes a cache clear all command to push and invalidate any cache entries that may have changed.

#### Parameters

<i>base</i>	LMEM peripheral base address.
<i>region</i>	The desired region to demote of type lmem_cache_region_t.
<i>cacheMode</i>	The new, demoted cache mode of type lmem_cache_mode_t.

#### Returns

The execution result. kStatus\_Success The cache demote operation is successful. kStatus\_Fail The cache demote operation is failure.

## Chapter 27

# LPTMR: Low-Power Timer

### Overview

The MCUXpresso SDK provides a driver for the Low-Power Timer (LPTMR) of MCUXpresso SDK devices.

### Function groups

The LPTMR driver supports operating the module as a time counter or as a pulse counter.

#### 27.2.1 Initialization and deinitialization

The function [LPTMR\\_Init\(\)](#) initializes the LPTMR with specified configurations. The function [LPTMR\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the LPTMR for a timer or a pulse counter mode. It also sets up the LPTMR's free running mode operation and a clock source.

The function [LPTMR\\_DeInit\(\)](#) disables the LPTMR module and gates the module clock.

#### 27.2.2 Timer period Operations

The function [LPTMR\\_SetTimerPeriod\(\)](#) sets the timer period in units of count. Timers counts from 0 to the count value set here.

The function [LPTMR\\_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value ranging from 0 to a timer period.

The timer period operation function takes the count value in ticks. Call the utility macros provided in the `fsl_common.h` file to convert to microseconds or milliseconds.

#### 27.2.3 Start and Stop timer operations

The function [LPTMR\\_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer counts up to the counter value set earlier by using the [LPTMR\\_SetPeriod\(\)](#) function. Each time the timer reaches the count value and increments, it generates a trigger pulse and sets the timeout interrupt flag. An interrupt is also triggered if the timer interrupt is enabled.

The function [LPTMR\\_StopTimer\(\)](#) stops the timer counting and resets the timer's counter register.

## 27.2.4 Status

Provides functions to get and clear the LPTMR status.

## 27.2.5 Interrupt

Provides functions to enable/disable LPTMR interrupts and get the currently enabled interrupts.

## Typical use case

### 27.3.1 LPTMR tick example

Updates the LPTMR period and toggles an LED periodically. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/lptmr`

## Data Structures

- struct `lptmr_config_t`  
LPTMR config structure. [More...](#)

## Enumerations

- enum `lptmr_pin_select_t` {  
  `kLPTMR_PinSelectInput_0` = 0x0U,  
  `kLPTMR_PinSelectInput_1` = 0x1U,  
  `kLPTMR_PinSelectInput_2` = 0x2U,  
  `kLPTMR_PinSelectInput_3` = 0x3U }  
  LPTMR pin selection used in pulse counter mode.
- enum `lptmr_pin_polarity_t` {  
  `kLPTMR_PinPolarityActiveHigh` = 0x0U,  
  `kLPTMR_PinPolarityActiveLow` = 0x1U }  
  LPTMR pin polarity used in pulse counter mode.
- enum `lptmr_timer_mode_t` {  
  `kLPTMR_TimerModeTimeCounter` = 0x0U,  
  `kLPTMR_TimerModePulseCounter` = 0x1U }  
  LPTMR timer mode selection.
- enum `lptmr_prescaler_glitch_value_t` {

```

kLPTMR_Prescale_Glitch_0 = 0x0U,
kLPTMR_Prescale_Glitch_1 = 0x1U,
kLPTMR_Prescale_Glitch_2 = 0x2U,
kLPTMR_Prescale_Glitch_3 = 0x3U,
kLPTMR_Prescale_Glitch_4 = 0x4U,
kLPTMR_Prescale_Glitch_5 = 0x5U,
kLPTMR_Prescale_Glitch_6 = 0x6U,
kLPTMR_Prescale_Glitch_7 = 0x7U,
kLPTMR_Prescale_Glitch_8 = 0x8U,
kLPTMR_Prescale_Glitch_9 = 0x9U,
kLPTMR_Prescale_Glitch_10 = 0xAU,
kLPTMR_Prescale_Glitch_11 = 0xBU,
kLPTMR_Prescale_Glitch_12 = 0xCU,
kLPTMR_Prescale_Glitch_13 = 0xDU,
kLPTMR_Prescale_Glitch_14 = 0xEU,
kLPTMR_Prescale_Glitch_15 = 0xFU }

```

*LPTMR prescaler/glitch filter values.*

- enum `lptmr_prescaler_clock_select_t` {  
`kLPTMR_PrescalerClock_0` = 0x0U,  
`kLPTMR_PrescalerClock_1` = 0x1U,  
`kLPTMR_PrescalerClock_2` = 0x2U,  
`kLPTMR_PrescalerClock_3` = 0x3U }

*LPTMR prescaler/glitch filter clock select.*

- enum `lptmr_interrupt_enable_t` { `kLPTMR_TimerInterruptEnable` = `LPTMR_CSR_TIE_MASK` }

*List of the LPTMR interrupts.*

- enum `lptmr_status_flags_t` { `kLPTMR_TimerCompareFlag` = `LPTMR_CSR_TCF_MASK` }

*List of the LPTMR status flags.*

## Driver version

- #define `FSL_LPTMR_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 1)`)  
*Version 2.1.1.*

## Initialization and deinitialization

- void `LPTMR_Init` (`LPTMR_Type` \*base, const `lptmr_config_t` \*config)  
*Ungates the LPTMR clock and configures the peripheral for a basic operation.*
- void `LPTMR_Deinit` (`LPTMR_Type` \*base)  
*Gates the LPTMR clock.*
- void `LPTMR_GetDefaultConfig` (`lptmr_config_t` \*config)  
*Fills in the LPTMR configuration structure with default settings.*

## Interrupt Interface

- static void `LPTMR_EnableInterrupts` (`LPTMR_Type` \*base, `uint32_t` mask)  
*Enables the selected LPTMR interrupts.*
- static void `LPTMR_DisableInterrupts` (`LPTMR_Type` \*base, `uint32_t` mask)  
*Disables the selected LPTMR interrupts.*

- static uint32\_t [LPTMR\\_GetEnabledInterrupts](#) (LPTMR\_Type \*base)  
*Gets the enabled LPTMR interrupts.*

## Status Interface

- static uint32\_t [LPTMR\\_GetStatusFlags](#) (LPTMR\_Type \*base)  
*Gets the LPTMR status flags.*
- static void [LPTMR\\_ClearStatusFlags](#) (LPTMR\_Type \*base, uint32\_t mask)  
*Clears the LPTMR status flags.*

## Read and write the timer period

- static void [LPTMR\\_SetTimerPeriod](#) (LPTMR\_Type \*base, uint32\_t ticks)  
*Sets the timer period in units of count.*
- static uint32\_t [LPTMR\\_GetCurrentTimerCount](#) (LPTMR\_Type \*base)  
*Reads the current timer counting value.*

## Timer Start and Stop

- static void [LPTMR\\_StartTimer](#) (LPTMR\_Type \*base)  
*Starts the timer.*
- static void [LPTMR\\_StopTimer](#) (LPTMR\_Type \*base)  
*Stops the timer.*

## Data Structure Documentation

### 27.4.1 struct lptmr\_config\_t

This structure holds the configuration settings for the LPTMR peripheral. To initialize this structure to reasonable defaults, call the [LPTMR\\_GetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration struct can be made constant so it resides in flash.

### Data Fields

- [lptmr\\_timer\\_mode\\_t](#) timerMode  
*Time counter mode or pulse counter mode.*
- [lptmr\\_pin\\_select\\_t](#) pinSelect  
*LPTMR pulse input pin select; used only in pulse counter mode.*
- [lptmr\\_pin\\_polarity\\_t](#) pinPolarity  
*LPTMR pulse input pin polarity; used only in pulse counter mode.*
- bool [enableFreeRunning](#)  
*True: enable free running, counter is reset on overflow False: counter is reset when the compare flag is set.*
- bool [bypassPrescaler](#)  
*True: bypass prescaler; false: use clock from prescaler.*
- [lptmr\\_prescaler\\_clock\\_select\\_t](#) prescalerClockSource

- *LPTMR clock source.*  
**lptmr\_prescaler\_glitch\_value\_t** value  
*Prescaler or glitch filter value.*

## Enumeration Type Documentation

### 27.5.1 enum lptmr\_pin\_select\_t

Enumerator

- kLPTMR\_PinSelectInput\_0** Pulse counter input 0 is selected.
- kLPTMR\_PinSelectInput\_1** Pulse counter input 1 is selected.
- kLPTMR\_PinSelectInput\_2** Pulse counter input 2 is selected.
- kLPTMR\_PinSelectInput\_3** Pulse counter input 3 is selected.

### 27.5.2 enum lptmr\_pin\_polarity\_t

Enumerator

- kLPTMR\_PinPolarityActiveHigh** Pulse Counter input source is active-high.
- kLPTMR\_PinPolarityActiveLow** Pulse Counter input source is active-low.

### 27.5.3 enum lptmr\_timer\_mode\_t

Enumerator

- kLPTMR\_TimerModeTimeCounter** Time Counter mode.
- kLPTMR\_TimerModePulseCounter** Pulse Counter mode.

### 27.5.4 enum lptmr\_prescaler\_glitch\_value\_t

Enumerator

- kLPTMR\_Prescale\_Glitch\_0** Prescaler divide 2, glitch filter does not support this setting.
- kLPTMR\_Prescale\_Glitch\_1** Prescaler divide 4, glitch filter 2.
- kLPTMR\_Prescale\_Glitch\_2** Prescaler divide 8, glitch filter 4.
- kLPTMR\_Prescale\_Glitch\_3** Prescaler divide 16, glitch filter 8.
- kLPTMR\_Prescale\_Glitch\_4** Prescaler divide 32, glitch filter 16.
- kLPTMR\_Prescale\_Glitch\_5** Prescaler divide 64, glitch filter 32.
- kLPTMR\_Prescale\_Glitch\_6** Prescaler divide 128, glitch filter 64.
- kLPTMR\_Prescale\_Glitch\_7** Prescaler divide 256, glitch filter 128.
- kLPTMR\_Prescale\_Glitch\_8** Prescaler divide 512, glitch filter 256.

*kLPTMR\_Prescale\_Glitch\_9* Prescaler divide 1024, glitch filter 512.  
*kLPTMR\_Prescale\_Glitch\_10* Prescaler divide 2048 glitch filter 1024.  
*kLPTMR\_Prescale\_Glitch\_11* Prescaler divide 4096, glitch filter 2048.  
*kLPTMR\_Prescale\_Glitch\_12* Prescaler divide 8192, glitch filter 4096.  
*kLPTMR\_Prescale\_Glitch\_13* Prescaler divide 16384, glitch filter 8192.  
*kLPTMR\_Prescale\_Glitch\_14* Prescaler divide 32768, glitch filter 16384.  
*kLPTMR\_Prescale\_Glitch\_15* Prescaler divide 65536, glitch filter 32768.

### 27.5.5 enum lptmr\_prescaler\_clock\_select\_t

Note

Clock connections are SoC-specific

Enumerator

*kLPTMR\_PrescalerClock\_0* Prescaler/glitch filter clock 0 selected.  
*kLPTMR\_PrescalerClock\_1* Prescaler/glitch filter clock 1 selected.  
*kLPTMR\_PrescalerClock\_2* Prescaler/glitch filter clock 2 selected.  
*kLPTMR\_PrescalerClock\_3* Prescaler/glitch filter clock 3 selected.

### 27.5.6 enum lptmr\_interrupt\_enable\_t

Enumerator

*kLPTMR\_TimerInterruptEnable* Timer interrupt enable.

### 27.5.7 enum lptmr\_status\_flags\_t

Enumerator

*kLPTMR\_TimerCompareFlag* Timer compare flag.

## Function Documentation

### 27.6.1 void LPTMR\_Init ( LPTMR\_Type \* *base*, const lptmr\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the LPTMR driver.



## Parameters

<i>base</i>	LPTMR peripheral base address
<i>config</i>	A pointer to the LPTMR configuration structure.

**27.6.2 void LPTMR\_Deinit ( LPTMR\_Type \* *base* )**

## Parameters

<i>base</i>	LPTMR peripheral base address
-------------	-------------------------------

**27.6.3 void LPTMR\_GetDefaultConfig ( lptmr\_config\_t \* *config* )**

The default values are as follows.

```
*  config->timerMode = kLPTMR_TimerModeTimeCounter;
*  config->pinSelect = kLPTMR_PinSelectInput_0;
*  config->pinPolarity = kLPTMR_PinPolarityActiveHigh;
*  config->enableFreeRunning = false;
*  config->bypassPrescaler = true;
*  config->prescalerClockSource = kLPTMR_PrescalerClock_1;
*  config->value = kLPTMR_Prescale_Glitch_0;
*
```

## Parameters

<i>config</i>	A pointer to the LPTMR configuration structure.
---------------	---

**27.6.4 static void LPTMR\_EnableInterrupts ( LPTMR\_Type \* *base*, uint32\_t *mask* )  
[inline], [static]**

## Parameters

<i>base</i>	LPTMR peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">lptmr- _interrupt_enable_t</a>

**27.6.5 static void LPTMR\_DisableInterrupts ( LPTMR\_Type \* *base*, uint32\_t *mask* )  
[inline], [static]**

## Parameters

<i>base</i>	LPTMR peripheral base address
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">lptmr-_interrupt_enable_t</a> .

### 27.6.6 static uint32\_t LPTMR\_GetEnabledInterrupts ( LPTMR\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	LPTMR peripheral base address
-------------	-------------------------------

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [lptmr\\_interrupt\\_enable\\_t](#)

### 27.6.7 static uint32\_t LPTMR\_GetStatusFlags ( LPTMR\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	LPTMR peripheral base address
-------------	-------------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration [lptmr\\_status\\_flags\\_t](#)

### 27.6.8 static void LPTMR\_ClearStatusFlags ( LPTMR\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	LPTMR peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">lptmr_status_flags_t</a> .

### 27.6.9 static void LPTMR\_SetTimerPeriod ( LPTMR\_Type \* *base*, uint32\_t *ticks* ) [inline], [static]

Timers counts from 0 until it equals the count value set here. The count value is written to the CMR register.

Note

1. The TCF flag is set with the CNR equals the count provided here and then increments.
2. Call the utility macros provided in the fsl\_common.h to convert to ticks.

Parameters

<i>base</i>	LPTMR peripheral base address
<i>ticks</i>	A timer period in units of ticks, which should be equal or greater than 1.

### 27.6.10 static uint32\_t LPTMR\_GetCurrentTimerCount ( LPTMR\_Type \* *base* ) [inline], [static]

This function returns the real-time timer counting value in a range from 0 to a timer period.

Note

Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

Parameters

<i>base</i>	LPTMR peripheral base address
-------------	-------------------------------

Returns

The current counter value in ticks

### 27.6.11 static void LPTMR\_StartTimer ( LPTMR\_Type \* *base* ) [inline], [static]

After calling this function, the timer counts up to the CMR register value. Each time the timer reaches the CMR value and then increments, it generates a trigger pulse and sets the timeout interrupt flag. An interrupt is also triggered if the timer interrupt is enabled.

Parameters

<i>base</i>	LPTMR peripheral base address
-------------	-------------------------------

### 27.6.12 static void LPTMR\_StopTimer ( LPTMR\_Type \* *base* ) [inline], [static]

This function stops the timer and resets the timer's counter register.

Parameters

<i>base</i>	LPTMR peripheral base address
-------------	-------------------------------



## **Chapter 28**

# **LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver**

**Overview**

**Modules**

- [LPUART Driver](#)

## LPUART Driver

### 28.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Low Power UART (LPUART) module of MCUXpresso SDK devices.

### 28.2.2 Typical use case

#### 28.2.2.1 LPUART Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/lpuart

## Data Structures

- struct [lpuart\\_config\\_t](#)  
*LPUART configuration structure. [More...](#)*
- struct [lpuart\\_transfer\\_t](#)  
*LPUART transfer structure. [More...](#)*
- struct [lpuart\\_handle\\_t](#)  
*LPUART handle structure. [More...](#)*

## Macros

- #define [UART\\_RETRY\\_TIMES](#) 0U /\* Defining to zero means to keep waiting for the flag until it is assert/deassert. \*/  
*Retry times for waiting flag.*

## Typedefs

- typedef void(\* [lpuart\\_transfer\\_callback\\_t](#))(LPUART\_Type \*base, lpuart\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*LPUART transfer callback function.*

## Enumerations

- enum {
  - kStatus\_LPUART\_TxBusy = MAKE\_STATUS(kStatusGroup\_LPUART, 0),
  - kStatus\_LPUART\_RxBusy = MAKE\_STATUS(kStatusGroup\_LPUART, 1),
  - kStatus\_LPUART\_TxIdle = MAKE\_STATUS(kStatusGroup\_LPUART, 2),
  - kStatus\_LPUART\_RxIdle = MAKE\_STATUS(kStatusGroup\_LPUART, 3),
  - kStatus\_LPUART\_TxWatermarkTooLarge = MAKE\_STATUS(kStatusGroup\_LPUART, 4),
  - kStatus\_LPUART\_RxWatermarkTooLarge = MAKE\_STATUS(kStatusGroup\_LPUART, 5),
  - kStatus\_LPUART\_FlagCannotClearManually = MAKE\_STATUS(kStatusGroup\_LPUART, 6),
  - kStatus\_LPUART\_Error = MAKE\_STATUS(kStatusGroup\_LPUART, 7),
  - kStatus\_LPUART\_RxRingBufferOverrun,
  - kStatus\_LPUART\_RxHardwareOverrun = MAKE\_STATUS(kStatusGroup\_LPUART, 9),
  - kStatus\_LPUART\_NoiseError = MAKE\_STATUS(kStatusGroup\_LPUART, 10),
  - kStatus\_LPUART\_FramingError = MAKE\_STATUS(kStatusGroup\_LPUART, 11),
  - kStatus\_LPUART\_ParityError = MAKE\_STATUS(kStatusGroup\_LPUART, 12),
  - kStatus\_LPUART\_BaudrateNotSupport,
  - kStatus\_LPUART\_IdleLineDetected = MAKE\_STATUS(kStatusGroup\_LPUART, 14),
  - kStatus\_LPUART\_Timeout = MAKE\_STATUS(kStatusGroup\_LPUART, 15) }

*Error codes for the LPUART driver.*
- enum lpuart\_parity\_mode\_t {
  - kLPUART\_ParityDisabled = 0x0U,
  - kLPUART\_ParityEven = 0x2U,
  - kLPUART\_ParityOdd = 0x3U }

*LPUART parity mode.*
- enum lpuart\_data\_bits\_t { kLPUART\_EightDataBits = 0x0U }
- LPUART data bits count.*
- enum lpuart\_stop\_bit\_count\_t {
  - kLPUART\_OneStopBit = 0U,
  - kLPUART\_TwoStopBit = 1U }

*LPUART stop bit count.*
- enum lpuart\_transmit\_cts\_source\_t {
  - kLPUART\_CtsSourcePin = 0U,
  - kLPUART\_CtsSourceMatchResult = 1U }

*LPUART transmit CTS source.*
- enum lpuart\_transmit\_cts\_config\_t {
  - kLPUART\_CtsSampleAtStart = 0U,
  - kLPUART\_CtsSampleAtIdle = 1U }

*LPUART transmit CTS configure.*
- enum lpuart\_idle\_type\_select\_t {
  - kLPUART\_IdleTypeStartBit = 0U,
  - kLPUART\_IdleTypeStopBit = 1U }

*LPUART idle flag type defines when the receiver starts counting.*
- enum lpuart\_idle\_config\_t {

```

kLPUART_IdleCharacter1 = 0U,
kLPUART_IdleCharacter2 = 1U,
kLPUART_IdleCharacter4 = 2U,
kLPUART_IdleCharacter8 = 3U,
kLPUART_IdleCharacter16 = 4U,
kLPUART_IdleCharacter32 = 5U,
kLPUART_IdleCharacter64 = 6U,
kLPUART_IdleCharacter128 = 7U }

```

*LPUART idle detected configuration.*

- enum `_lpuart_interrupt_enable` {
 

```

kLPUART_LinBreakInterruptEnable = (LPUART_BAUD_LBKDIE_MASK >> 8),
kLPUART_RxActiveEdgeInterruptEnable = (LPUART_BAUD_RXEDGIE_MASK >> 8),
kLPUART_TxDataRegEmptyInterruptEnable = (LPUART_CTRL_TIE_MASK),
kLPUART_TransmissionCompleteInterruptEnable = (LPUART_CTRL_TCIE_MASK),
kLPUART_RxDataRegFullInterruptEnable = (LPUART_CTRL_RIE_MASK),
kLPUART_IdleLineInterruptEnable = (LPUART_CTRL_ILIE_MASK),
kLPUART_RxOverrunInterruptEnable = (LPUART_CTRL_ORIE_MASK),
kLPUART_NoiseErrorInterruptEnable = (LPUART_CTRL_NEIE_MASK),
kLPUART_FramingErrorInterruptEnable = (LPUART_CTRL_FEIE_MASK),
kLPUART_ParityErrorInterruptEnable = (LPUART_CTRL_PEIE_MASK) }

```

*LPUART interrupt configuration structure, default settings all disabled.*

- enum `_lpuart_flags` {
 

```

kLPUART_TxDataRegEmptyFlag,
kLPUART_TransmissionCompleteFlag,
kLPUART_RxDataRegFullFlag,
kLPUART_IdleLineFlag = (LPUART_STAT_IDLE_MASK),
kLPUART_RxOverrunFlag = (LPUART_STAT_OR_MASK),
kLPUART_NoiseErrorFlag = (LPUART_STAT_NF_MASK),
kLPUART_FramingErrorFlag,
kLPUART_ParityErrorFlag = (LPUART_STAT_PF_MASK),
kLPUART_LinBreakFlag = (int)(LPUART_STAT_LBKDIF_MASK),
kLPUART_RxActiveEdgeFlag,
kLPUART_RxActiveFlag,
kLPUART_DataMatch1Flag = LPUART_STAT_MA1F_MASK,
kLPUART_DataMatch2Flag = LPUART_STAT_MA2F_MASK,
kLPUART_NoiseErrorInRxDataRegFlag,
kLPUART_ParityErrorInRxDataRegFlag }

```

*LPUART status flags.*

## Driver version

- #define `FSL_LPUART_DRIVER_VERSION` (`MAKE_VERSION(2, 4, 1)`)  
*LPUART driver version.*



## Initialization and deinitialization

- `status_t LPUART_Init` (LPUART\_Type \*base, const `lpuart_config_t` \*config, uint32\_t srcClock\_Hz)  
*Initializes an LPUART instance with the user configuration structure and the peripheral clock.*
- `void LPUART_Deinit` (LPUART\_Type \*base)  
*Deinitializes a LPUART instance.*
- `void LPUART_GetDefaultConfig` (`lpuart_config_t` \*config)  
*Gets the default configuration structure.*
- `status_t LPUART_SetBaudRate` (LPUART\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the LPUART instance baudrate.*
- `void LPUART_Enable9bitMode` (LPUART\_Type \*base, bool enable)  
*Enable 9-bit data mode for LPUART.*
- `static void LPUART_SetMatchAddress` (LPUART\_Type \*base, uint16\_t address1, uint16\_t address2)  
*Set the LPUART address.*
- `static void LPUART_EnableMatchAddress` (LPUART\_Type \*base, bool match1, bool match2)  
*Enable the LPUART match address feature.*

## Status

- `uint32_t LPUART_GetStatusFlags` (LPUART\_Type \*base)  
*Gets LPUART status flags.*
- `status_t LPUART_ClearStatusFlags` (LPUART\_Type \*base, uint32\_t mask)  
*Clears status flags with a provided mask.*

## Interrupts

- `void LPUART_EnableInterrupts` (LPUART\_Type \*base, uint32\_t mask)  
*Enables LPUART interrupts according to a provided mask.*
- `void LPUART_DisableInterrupts` (LPUART\_Type \*base, uint32\_t mask)  
*Disables LPUART interrupts according to a provided mask.*
- `uint32_t LPUART_GetEnabledInterrupts` (LPUART\_Type \*base)  
*Gets enabled LPUART interrupts.*
- `static uint32_t LPUART_GetDataRegisterAddress` (LPUART\_Type \*base)  
*Gets the LPUART data register address.*
- `static void LPUART_EnableTxDMA` (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART transmitter DMA request.*
- `static void LPUART_EnableRxDMA` (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART receiver DMA.*

## Bus Operations

- `uint32_t LPUART_GetInstance` (LPUART\_Type \*base)  
*Get the LPUART instance from peripheral base address.*

- static void [LPUART\\_EnableTx](#) (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART transmitter.*
- static void [LPUART\\_EnableRx](#) (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART receiver.*
- static void [LPUART\\_WriteByte](#) (LPUART\_Type \*base, uint8\_t data)  
*Writes to the transmitter register.*
- static uint8\_t [LPUART\\_ReadByte](#) (LPUART\_Type \*base)  
*Reads the receiver register.*
- void [LPUART\\_SendAddress](#) (LPUART\_Type \*base, uint8\_t address)  
*Transmit an address frame in 9-bit data mode.*
- status\_t [LPUART\\_WriteBlocking](#) (LPUART\_Type \*base, const uint8\_t \*data, size\_t length)  
*Writes to the transmitter register using a blocking method.*
- status\_t [LPUART\\_ReadBlocking](#) (LPUART\_Type \*base, uint8\_t \*data, size\_t length)  
*Reads the receiver data register using a blocking method.*

## Transactional

- void [LPUART\\_TransferCreateHandle](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [lpuart\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the LPUART handle.*
- status\_t [LPUART\\_TransferSendNonBlocking](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [lpuart\\_transfer\\_t](#) \*xfer)  
*Transmits a buffer of data using the interrupt method.*
- void [LPUART\\_TransferStartRingBuffer](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, uint8\_t \*ringBuffer, size\_t ringBufferSize)  
*Sets up the RX ring buffer.*
- void [LPUART\\_TransferStopRingBuffer](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Aborts the background transfer and uninstalls the ring buffer.*
- size\_t [LPUART\\_TransferGetRxRingBufferLength](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Get the length of received data in RX ring buffer.*
- void [LPUART\\_TransferAbortSend](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Aborts the interrupt-driven data transmit.*
- status\_t [LPUART\\_TransferGetSendCount](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, uint32\_t \*count)  
*Gets the number of bytes that have been sent out to bus.*
- status\_t [LPUART\\_TransferReceiveNonBlocking](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [lpuart\\_transfer\\_t](#) \*xfer, size\_t \*receivedBytes)  
*Receives a buffer of data using the interrupt method.*
- void [LPUART\\_TransferAbortReceive](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Aborts the interrupt-driven data receiving.*
- status\_t [LPUART\\_TransferGetReceiveCount](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, uint32\_t \*count)  
*Gets the number of bytes that have been received.*
- void [LPUART\\_TransferHandleIRQ](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*LPUART IRQ handle function.*
- void [LPUART\\_TransferHandleErrorIRQ](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*LPUART Error IRQ handle function.*

## 28.2.3 Data Structure Documentation

### 28.2.3.1 struct lpuart\_config\_t

#### Data Fields

- uint32\_t [baudRate\\_Bps](#)  
*LPUART baud rate.*
- [lpuart\\_parity\\_mode\\_t](#) [parityMode](#)  
*Parity mode, disabled (default), even, odd.*
- [lpuart\\_data\\_bits\\_t](#) [dataBitsCount](#)  
*Data bits count, eight (default), seven.*
- bool [isMsb](#)  
*Data bits order, LSB (default), MSB.*
- [lpuart\\_stop\\_bit\\_count\\_t](#) [stopBitCount](#)  
*Number of stop bits, 1 stop bit (default) or 2 stop bits.*
- bool [enableRxRTS](#)  
*RX RTS enable.*
- bool [enableTxCTS](#)  
*TX CTS enable.*
- [lpuart\\_transmit\\_cts\\_source\\_t](#) [txCtsSource](#)  
*TX CTS source.*
- [lpuart\\_transmit\\_cts\\_config\\_t](#) [txCtsConfig](#)  
*TX CTS configure.*
- [lpuart\\_idle\\_type\\_select\\_t](#) [rxIdleType](#)  
*RX IDLE type.*
- [lpuart\\_idle\\_config\\_t](#) [rxIdleConfig](#)  
*RX IDLE configuration.*
- bool [enableTx](#)  
*Enable TX.*
- bool [enableRx](#)  
*Enable RX.*

#### 28.2.3.1.0.18 Field Documentation

##### 28.2.3.1.0.18.1 [lpuart\\_idle\\_type\\_select\\_t](#) [lpuart\\_config\\_t::rxIdleType](#)

##### 28.2.3.1.0.18.2 [lpuart\\_idle\\_config\\_t](#) [lpuart\\_config\\_t::rxIdleConfig](#)

### 28.2.3.2 struct lpuart\_transfer\_t

#### Data Fields

- uint8\_t \* [data](#)  
*The buffer of data to be transfer.*
- size\_t [dataSize](#)  
*The byte count to be transfer.*

### 28.2.3.2.0.19 Field Documentation

28.2.3.2.0.19.1 `uint8_t* lpuart_transfer_t::data`

28.2.3.2.0.19.2 `size_t lpuart_transfer_t::dataSize`

### 28.2.3.3 `struct _lpuart_handle`

#### Data Fields

- `uint8_t *volatile txData`  
*Address of remaining data to send.*
- `volatile size_t txDataSize`  
*Size of the remaining data to send.*
- `size_t txDataSizeAll`  
*Size of the data to send out.*
- `uint8_t *volatile rxData`  
*Address of remaining data to receive.*
- `volatile size_t rxDataSize`  
*Size of the remaining data to receive.*
- `size_t rxDataSizeAll`  
*Size of the data to receive.*
- `uint8_t * rxRingBuffer`  
*Start address of the receiver ring buffer.*
- `size_t rxRingBufferSize`  
*Size of the ring buffer.*
- `volatile uint16_t rxRingBufferHead`  
*Index for the driver to store received data into ring buffer.*
- `volatile uint16_t rxRingBufferTail`  
*Index for the user to get data from the ring buffer.*
- `lpuart_transfer_callback_t callback`  
*Callback function.*
- `void * userData`  
*LPUART callback function parameter.*
- `volatile uint8_t txState`  
*TX transfer state.*
- `volatile uint8_t rxState`  
*RX transfer state.*



### 28.2.3.3.0.20 Field Documentation

- 28.2.3.3.0.20.1 `uint8_t* volatile lpuart_handle_t::txData`
- 28.2.3.3.0.20.2 `volatile size_t lpuart_handle_t::txDataSize`
- 28.2.3.3.0.20.3 `size_t lpuart_handle_t::txDataSizeAll`
- 28.2.3.3.0.20.4 `uint8_t* volatile lpuart_handle_t::rxData`
- 28.2.3.3.0.20.5 `volatile size_t lpuart_handle_t::rxDataSize`
- 28.2.3.3.0.20.6 `size_t lpuart_handle_t::rxDataSizeAll`
- 28.2.3.3.0.20.7 `uint8_t* lpuart_handle_t::rxRingBuffer`
- 28.2.3.3.0.20.8 `size_t lpuart_handle_t::rxRingBufferSize`
- 28.2.3.3.0.20.9 `volatile uint16_t lpuart_handle_t::rxRingBufferHead`
- 28.2.3.3.0.20.10 `volatile uint16_t lpuart_handle_t::rxRingBufferTail`
- 28.2.3.3.0.20.11 `lpuart_transfer_callback_t lpuart_handle_t::callback`
- 28.2.3.3.0.20.12 `void* lpuart_handle_t::userData`
- 28.2.3.3.0.20.13 `volatile uint8_t lpuart_handle_t::txState`
- 28.2.3.3.0.20.14 `volatile uint8_t lpuart_handle_t::rxState`

### 28.2.4 Macro Definition Documentation

- 28.2.4.1 `#define FSL_LPUART_DRIVER_VERSION (MAKE_VERSION(2, 4, 1))`
- 28.2.4.2 `#define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */`

### 28.2.5 Typedef Documentation

- 28.2.5.1 `typedef void(* lpuart_transfer_callback_t)(LPUART_Type *base, lpuart_handle_t *handle, status_t status, void *userData)`

### 28.2.6 Enumeration Type Documentation

#### 28.2.6.1 anonymous enum

Enumerator

*kStatus\_LPUART\_TxBusy* TX busy.

***kStatus\_LPUART\_RxBusy*** RX busy.  
***kStatus\_LPUART\_TxIdle*** LPUART transmitter is idle.  
***kStatus\_LPUART\_RxIdle*** LPUART receiver is idle.  
***kStatus\_LPUART\_TxWatermarkTooLarge*** TX FIFO watermark too large.  
***kStatus\_LPUART\_RxWatermarkTooLarge*** RX FIFO watermark too large.  
***kStatus\_LPUART\_FlagCannotClearManually*** Some flag can't manually clear.  
***kStatus\_LPUART\_Error*** Error happens on LPUART.  
***kStatus\_LPUART\_RxRingBufferOverflow*** LPUART RX software ring buffer overrun.  
***kStatus\_LPUART\_RxHardwareOverflow*** LPUART RX receiver overrun.  
***kStatus\_LPUART\_NoiseError*** LPUART noise error.  
***kStatus\_LPUART\_FramingError*** LPUART framing error.  
***kStatus\_LPUART\_ParityError*** LPUART parity error.  
***kStatus\_LPUART\_BaudrateNotSupport*** Baudrate is not support in current clock source.  
***kStatus\_LPUART\_IdleLineDetected*** IDLE flag.  
***kStatus\_LPUART\_Timeout*** LPUART times out.

#### 28.2.6.2 enum lpuart\_parity\_mode\_t

Enumerator

***kLPUART\_ParityDisabled*** Parity disabled.  
***kLPUART\_ParityEven*** Parity enabled, type even, bit setting: PE|PT = 10.  
***kLPUART\_ParityOdd*** Parity enabled, type odd, bit setting: PE|PT = 11.

#### 28.2.6.3 enum lpuart\_data\_bits\_t

Enumerator

***kLPUART\_EightDataBits*** Eight data bit.

#### 28.2.6.4 enum lpuart\_stop\_bit\_count\_t

Enumerator

***kLPUART\_OneStopBit*** One stop bit.  
***kLPUART\_TwoStopBit*** Two stop bits.

#### 28.2.6.5 enum lpuart\_transmit\_cts\_source\_t

Enumerator

***kLPUART\_CtsSourcePin*** CTS resource is the LPUART\_CTS pin.  
***kLPUART\_CtsSourceMatchResult*** CTS resource is the match result.

### 28.2.6.6 enum lpuart\_transmit\_cts\_config\_t

Enumerator

***kLPUART\_CtsSampleAtStart*** CTS input is sampled at the start of each character.

***kLPUART\_CtsSampleAtIdle*** CTS input is sampled when the transmitter is idle.

### 28.2.6.7 enum lpuart\_idle\_type\_select\_t

Enumerator

***kLPUART\_IdleTypeStartBit*** Start counting after a valid start bit.

***kLPUART\_IdleTypeStopBit*** Start counting after a stop bit.

### 28.2.6.8 enum lpuart\_idle\_config\_t

This structure defines the number of idle characters that must be received before the IDLE flag is set.

Enumerator

***kLPUART\_IdleCharacter1*** the number of idle characters.

***kLPUART\_IdleCharacter2*** the number of idle characters.

***kLPUART\_IdleCharacter4*** the number of idle characters.

***kLPUART\_IdleCharacter8*** the number of idle characters.

***kLPUART\_IdleCharacter16*** the number of idle characters.

***kLPUART\_IdleCharacter32*** the number of idle characters.

***kLPUART\_IdleCharacter64*** the number of idle characters.

***kLPUART\_IdleCharacter128*** the number of idle characters.

### 28.2.6.9 enum \_lpuart\_interrupt\_enable

This structure contains the settings for all LPUART interrupt configurations.

Enumerator

***kLPUART\_LinBreakInterruptEnable*** LIN break detect.

***kLPUART\_RxActiveEdgeInterruptEnable*** Receive Active Edge.

***kLPUART\_TxDataRegEmptyInterruptEnable*** Transmit data register empty.

***kLPUART\_TransmissionCompleteInterruptEnable*** Transmission complete.

***kLPUART\_RxDataRegFullInterruptEnable*** Receiver data register full.

***kLPUART\_IdleLineInterruptEnable*** Idle line.

***kLPUART\_RxOverrunInterruptEnable*** Receiver Overrun.

***kLPUART\_NoiseErrorInterruptEnable*** Noise error flag.

***kLPUART\_FramingErrorInterruptEnable*** Framing error flag.

***kLPUART\_ParityErrorInterruptEnable*** Parity error flag.



### 28.2.6.10 enum \_lpuart\_flags

This provides constants for the LPUART status flags for use in the LPUART functions.

Enumerator

- kLPUART\_TxDataRegEmptyFlag*** Transmit data register empty flag, sets when transmit buffer is empty.
- kLPUART\_TransmissionCompleteFlag*** Transmission complete flag, sets when transmission activity complete.
- kLPUART\_RxDataRegFullFlag*** Receive data register full flag, sets when the receive data buffer is full.
- kLPUART\_IdleLineFlag*** Idle line detect flag, sets when idle line detected.
- kLPUART\_RxOverrunFlag*** Receive Overrun, sets when new data is received before data is read from receive register.
- kLPUART\_NoiseErrorFlag*** Receive takes 3 samples of each received bit. If any of these samples differ, noise flag sets
- kLPUART\_FramingErrorFlag*** Frame error flag, sets if logic 0 was detected where stop bit expected.
- kLPUART\_ParityErrorFlag*** If parity enabled, sets upon parity error detection.
- kLPUART\_LinBreakFlag*** LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled.
- kLPUART\_RxActiveEdgeFlag*** Receive pin active edge interrupt flag, sets when active edge detected.
- kLPUART\_RxActiveFlag*** Receiver Active Flag (RAF), sets at beginning of valid start bit.
- kLPUART\_DataMatch1Flag*** The next character to be read from LPUART\_DATA matches MA1.
- kLPUART\_DataMatch2Flag*** The next character to be read from LPUART\_DATA matches MA2.
- kLPUART\_NoiseErrorInRxDataRegFlag*** NOISY bit, sets if noise detected in current data word.
- kLPUART\_ParityErrorInRxDataRegFlag*** PARITY bit, sets if noise detected in current data word.

## 28.2.7 Function Documentation

### 28.2.7.1 status\_t LPUART\_Init ( LPUART\_Type \* *base*, const lpuart\_config\_t \* *config*, uint32\_t *srcClock\_Hz* )

This function configures the LPUART module with user-defined settings. Call the [LPUART\\_GetDefaultConfig\(\)](#) function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the LPUART.

```
* lpuart_config_t lpuartConfig;
* lpuartConfig.baudRate_Bps = 115200U;
* lpuartConfig.parityMode = kLPUART_ParityDisabled;
* lpuartConfig.dataBitsCount = kLPUART_EightDataBits;
* lpuartConfig.isMsb = false;
* lpuartConfig.stopBitCount = kLPUART_OneStopBit;
* lpuartConfig.txFifoWatermark = 0;
* lpuartConfig.rxFifoWatermark = 1;
```

```
* LPUART_Init(LPUART1, &lpuartConfig, 20000000U);
*
```

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>config</i>	Pointer to a user-defined configuration structure.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

## Return values

<i>kStatus_LPUART_-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	LPUART initialize succeed

### 28.2.7.2 void LPUART\_Deinit ( LPUART\_Type \* *base* )

This function waits for transmit to complete, disables TX and RX, and disables the LPUART clock.

## Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

### 28.2.7.3 void LPUART\_GetDefaultConfig ( lpuart\_config\_t \* *config* )

This function initializes the LPUART configuration structure to a default value. The default values are:  
 : lpuartConfig->baudRate\_Bps = 115200U; lpuartConfig->parityMode = kLPUART\_ParityDisabled;  
 lpuartConfig->dataBitsCount = kLPUART\_EightDataBits; lpuartConfig->isMsb = false; lpuartConfig->stopBitCount = kLPUART\_OneStopBit; lpuartConfig->txFifoWatermark = 0; lpuartConfig->rxFifoWatermark = 1; lpuartConfig->rxIdleType = kLPUART\_IdleTypeStartBit; lpuartConfig->rxIdleConfig = kLPUART\_IdleCharacter1; lpuartConfig->enableTx = false; lpuartConfig->enableRx = false;

## Parameters

<i>config</i>	Pointer to a configuration structure.
---------------	---------------------------------------

### 28.2.7.4 status\_t LPUART\_SetBaudRate ( LPUART\_Type \* *base*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz* )

This function configures the LPUART module baudrate. This function is used to update the LPUART module baudrate after the LPUART module is initialized by the LPUART\_Init.

```
* LPUART_SetBaudRate (LPUART1, 115200U, 200000000U);
*
```

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>baudRate_Bps</i>	LPUART baudrate to be set.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

## Return values

<i>kStatus_LPUART_-BaudrateNotSupport</i>	Baudrate is not supported in the current clock source.
<i>kStatus_Success</i>	Set baudrate succeeded.

### 28.2.7.5 void LPUART\_Enable9bitMode ( LPUART\_Type \* *base*, bool *enable* )

This function set the 9-bit mode for LPUART module. The 9th bit is not used for parity thus can be modified by user.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	true to enable, false to disable.

### 28.2.7.6 static void LPUART\_SetMatchAddress ( LPUART\_Type \* *base*, uint16\_t *address1*, uint16\_t *address2* ) [inline], [static]

This function configures the address for LPUART module that works as slave in 9-bit data mode. One or two address fields can be configured. When the address field's match enable bit is set, the frame it receives with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches one of slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

## Note

Any LPUART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>address1</i>	LPUART slave address1.
<i>address2</i>	LPUART slave address2.

### 28.2.7.7 static void LPUART\_EnableMatchAddress ( LPUART\_Type \* *base*, bool *match1*, bool *match2* ) [inline], [static]

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>match1</i>	true to enable match address1, false to disable.
<i>match2</i>	true to enable match address2, false to disable.

### 28.2.7.8 uint32\_t LPUART\_GetStatusFlags ( LPUART\_Type \* *base* )

This function gets all LPUART status flags. The flags are returned as the logical OR value of the enumerators [\\_lpuart\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_lpuart\\_flags](#). For example, to check whether the TX is empty:

```
*  if (kLPUART_TxDataRegEmptyFlag &
*      LPUART_GetStatusFlags(LPUART1))
*  {
*      ...
*  }
*
```

## Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

## Returns

LPUART status flags which are ORed by the enumerators in the [\\_lpuart\\_flags](#).

### 28.2.7.9 status\_t LPUART\_ClearStatusFlags ( LPUART\_Type \* *base*, uint32\_t *mask* )

This function clears LPUART status flags with a provided mask. Automatically cleared flags can't be cleared by this function. Flags that can only be cleared or set by hardware are: kLPUART\_TxDataRegEmptyFlag, kLPUART\_TransmissionCompleteFlag, kLPUART\_RxDataRegFullFlag, kLPUART\_

RxActiveFlag, kLPUART\_NoiseErrorInRxDataRegFlag, kLPUART\_ParityErrorInRxDataRegFlag, kLPUART\_TxFifoEmptyFlag, kLPUART\_RxFifoEmptyFlag Note: This API should be called when the Tx/-Rx is idle, otherwise it takes no effects.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	the status flags to be cleared. The user can use the enumerators in the <code>_lpuart_status_flag_t</code> to do the OR operation and get the mask.

## Returns

0 succeed, others failed.

## Return values

<i>kStatus_LPUART_Flag- CannotClearManually</i>	The flag can't be cleared by this function but it is cleared automatically by hardware.
<i>kStatus_Success</i>	Status in the mask are cleared.

#### 28.2.7.10 void LPUART\_EnableInterrupts ( LPUART\_Type \* *base*, uint32\_t *mask* )

This function enables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See the [\\_lpuart\\_interrupt\\_enable](#). This examples shows how to enable TX empty interrupt and RX full interrupt:

```
*  LPUART_EnableInterrupts(LPUART1,
    kLPUART_TxDataRegEmptyInterruptEnable |
    kLPUART_RxDataRegFullInterruptEnable);
*
```

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of the enumeration <code>_uart_interrupt_enable</code> .

#### 28.2.7.11 void LPUART\_DisableInterrupts ( LPUART\_Type \* *base*, uint32\_t *mask* )

This function disables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [\\_lpuart\\_interrupt\\_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
*  LPUART_DisableInterrupts(LPUART1,
    kLPUART_TxDataRegEmptyInterruptEnable |
    kLPUART_RxDataRegFullInterruptEnable);
*
```

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of <a href="#">_lpuart_interrupt_enable</a> .

**28.2.7.12 uint32\_t LPUART\_GetEnabledInterrupts ( LPUART\_Type \* *base* )**

This function gets the enabled LPUART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators [\\_lpuart\\_interrupt\\_enable](#). To check a specific interrupt enable status, compare the return value with enumerators in [\\_lpuart\\_interrupt\\_enable](#). For example, to check whether the TX empty interrupt is enabled:

```
*  uint32_t enabledInterrupts = LPUART_GetEnabledInterrupts(LPUART1);
*
*  if (kLPUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
*  {
*      ...
*  }
*
```

## Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

## Returns

LPUART interrupt flags which are logical OR of the enumerators in [\\_lpuart\\_interrupt\\_enable](#).

**28.2.7.13 static uint32\_t LPUART\_GetDataRegisterAddress ( LPUART\_Type \* *base* )  
[inline], [static]**

This function returns the LPUART data register address, which is mainly used by the DMA/eDMA.

## Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

## Returns

LPUART data register addresses which are used both by the transmitter and receiver.

**28.2.7.14 static void LPUART\_EnableTxDMA ( LPUART\_Type \* *base*, bool *enable* )  
[inline], [static]**

This function enables or disables the transmit data register empty flag, STAT[TDRE], to generate DMA requests.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

### 28.2.7.15 static void LPUART\_EnableRxDMA ( LPUART\_Type \* *base*, bool *enable* ) [inline], [static]

This function enables or disables the receiver data register full flag, STAT[RDRF], to generate DMA requests.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

### 28.2.7.16 uint32\_t LPUART\_GetInstance ( LPUART\_Type \* *base* )

## Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

## Returns

LPUART instance.

### 28.2.7.17 static void LPUART\_EnableTx ( LPUART\_Type \* *base*, bool *enable* ) [inline], [static]

This function enables or disables the LPUART transmitter.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

### 28.2.7.18 static void LPUART\_EnableRx ( LPUART\_Type \* *base*, bool *enable* ) [inline], [static]

This function enables or disables the LPUART receiver.



#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

#### 28.2.7.19 static void LPUART\_WriteByte ( LPUART\_Type \* *base*, uint8\_t *data* ) [inline], [static]

This function writes data to the transmitter register directly. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Data write to the TX register.

#### 28.2.7.20 static uint8\_t LPUART\_ReadByte ( LPUART\_Type \* *base* ) [inline], [static]

This function reads data from the receiver register directly. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

#### Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

#### Returns

Data read from data register.

#### 28.2.7.21 void LPUART\_SendAddress ( LPUART\_Type \* *base*, uint8\_t *address* )

#### Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

<i>address</i>	LPUART slave address.
----------------	-----------------------

#### 28.2.7.22 **status\_t LPUART\_WriteBlocking ( LPUART\_Type \* *base*, const uint8\_t \* *data*, size\_t *length* )**

This function polls the transmitter register, first waits for the register to be empty or TX FIFO to have room, and writes data to the transmitter buffer, then waits for the data to be sent out to the bus.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

Return values

<i>kStatus_LPUART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully wrote all data.

#### 28.2.7.23 **status\_t LPUART\_ReadBlocking ( LPUART\_Type \* *base*, uint8\_t \* *data*, size\_t *length* )**

This function polls the receiver register, waits for the receiver register full or receiver FIFO has data, and reads data from the RX register.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_LPUART_Rx-HardwareOverrun</i>	Receiver overrun happened while receiving data.
--	---

<i>kStatus_LPUART_Noise-Error</i>	Noise error happened while receiving data.
<i>kStatus_LPUART_-FramingError</i>	Framing error happened while receiving data.
<i>kStatus_LPUART_Parity-Error</i>	Parity error happened while receiving data.
<i>kStatus_LPUART_-Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

#### 28.2.7.24 void LPUART\_TransferCreateHandle ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle*, lpuart\_transfer\_callback\_t *callback*, void \* *userData* )

This function initializes the LPUART handle, which can be used for other LPUART transactional APIs. Usually, for a specified LPUART instance, call this API once to get the initialized handle.

The LPUART driver supports the "background" receiving, which means that user can set up an RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn't call the [LPUART\\_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly. The ring buffer is disabled if passing NULL as *ringBuffer*.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>callback</i>	Callback function.
<i>userData</i>	User data.

#### 28.2.7.25 status\_t LPUART\_TransferSendNonBlocking ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle*, lpuart\_transfer\_t \* *xfer* )

This function send data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data written to the transmitter register. When all data is written to the TX register in the ISR, the LPUART driver calls the callback function and passes the [kStatus\\_LPUART\\_TxIdle](#) as status parameter.

**Note**

The `kStatus_LPUART_TxIdle` is passed to the upper layer when all data are written to the TX register. However, there is no check to ensure that all the data sent out. Before disabling the TX, check the `kLPUART_TransmissionCompleteFlag` to ensure that the transmit is finished.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see <a href="#">lpuart_transfer_t</a> .

## Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_LPUART_TxBusy</i>	Previous transmission still not finished, data not all written to the TX register.
<i>kStatus_InvalidArgument</i>	Invalid argument.

#### 28.2.7.26 void LPUART\_TransferStartRingBuffer ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle*, uint8\_t \* *ringBuffer*, size\_t *ringBufferSize* )

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn't call the [UART\\_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

## Note

When using RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>ringBuffer</i>	Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

#### 28.2.7.27 void LPUART\_TransferStopRingBuffer ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle* )

This function aborts the background transfer and uninstalls the ring buffer.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

### 28.2.7.28 **size\_t LPUART\_TransferGetRxRingBufferLength ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle* )**

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

## Returns

Length of received data in RX ring buffer.

### 28.2.7.29 **void LPUART\_TransferAbortSend ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle* )**

This function aborts the interrupt driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

### 28.2.7.30 **status\_t LPUART\_TransferGetSendCount ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle*, uint32\_t \* *count* )**

This function gets the number of bytes that have been sent out to bus by an interrupt method.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Send bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

### 28.2.7.31 `status_t LPUART_TransferReceiveNonBlocking ( LPUART_Type * base, lpuart_handle_t * handle, lpuart_transfer_t * xfer, size_t * receivedBytes )`

This function receives data using an interrupt method. This is a non-blocking function which returns without waiting to ensure that all data are received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough for read, the receive request is saved by the LPUART driver. When the new data arrives, the receive request is serviced first. When all data is received, the LPUART driver notifies the upper layer through a callback function and passes a status parameter `kStatus_UART_RxIdle`. For example, the upper layer needs 10 bytes but there are only 5 bytes in ring buffer. The 5 bytes are copied to `xfer->data`, which returns with the parameter `receivedBytes` set to 5. For the remaining 5 bytes, the newly arrived data is saved from `xfer->data[5]`. When 5 bytes are received, the LPUART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to `xfer->data`. When all data is received, the upper layer is notified.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see <a href="#">uart_transfer_t</a> .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

## Return values

<i>kStatus_Success</i>	Successfully queue the transfer into the transmit queue.
<i>kStatus_LPUART_Rx-Busy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 28.2.7.32 void LPUART\_TransferAbortReceive ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle* )

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

### 28.2.7.33 status\_t LPUART\_TransferGetReceiveCount ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

### 28.2.7.34 void LPUART\_TransferHandleIRQ ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle* )

This function handles the LPUART transmit and receive IRQ request.



Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

**28.2.7.35 void LPUART\_TransferHandleErrorIRQ ( LPUART\_Type \* *base*, lpuart\_handle\_t \* *handle* )**

This function handles the LPUART error IRQ request.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

## Chapter 29

# PDB: Programmable Delay Block

### Overview

The MCUXpresso SDK provides a peripheral driver for the Programmable Delay Block (PDB) module of MCUXpresso SDK devices.

The PDB driver includes a basic PDB counter, trigger generators for ADC, DAC, and pulse-out.

The basic PDB counter can be used as a general programmable timer with an interrupt. The counter increases automatically with the divided clock signal after it is triggered to start by an external trigger input or the software trigger. There are "milestones" for the output trigger event. When the counter is equal to any of these "milestones", the corresponding trigger is generated and sent out to other modules. These "milestones" are for the following events.

- Counter delay interrupt, which is the interrupt for the PDB module
- ADC pre-trigger to trigger the ADC conversion
- DAC interval trigger to trigger the DAC buffer and move the buffer read pointer
- Pulse-out triggers to generate a single of rising and falling edges, which can be assembled to a window.

The "milestone" values have a flexible load mode. To call the APIs to set these value is equivalent to writing data to their buffer. The loading event occurs as the load mode describes. This design ensures that all "milestones" can be updated at the same time.

### Typical use case

#### 29.2.1 Working as basic PDB counter with a PDB interrupt.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pdb`

#### 29.2.2 Working with an additional trigger. The ADC trigger is used as an example.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pdb`

### Data Structures

- struct `pdb_config_t`  
*PDB module configuration. [More...](#)*
- struct `pdb_adc_pretrigger_config_t`  
*PDB ADC Pre-trigger configuration. [More...](#)*
- struct `pdb_dac_trigger_config_t`  
*PDB DAC trigger configuration. [More...](#)*

## Enumerations

- enum `_pdb_status_flags` {  
`kPDB_LoadOKFlag` = `PDB_SC_LDOK_MASK`,  
`kPDB_DelayEventFlag` = `PDB_SC_PDBIF_MASK` }  
*PDB flags.*
- enum `_pdb_adc_pretrigger_flags` {  
`kPDB_ADCPreTriggerChannel0Flag` = `PDB_S_CF(1U << 0)`,  
`kPDB_ADCPreTriggerChannel1Flag` = `PDB_S_CF(1U << 1)`,  
`kPDB_ADCPreTriggerChannel0ErrorFlag` = `PDB_S_ERR(1U << 0)`,  
`kPDB_ADCPreTriggerChannel1ErrorFlag` = `PDB_S_ERR(1U << 1)` }  
*PDB ADC PreTrigger channel flags.*
- enum `_pdb_interrupt_enable` {  
`kPDB_SequenceErrorInterruptEnable` = `PDB_SC_PDBEIE_MASK`,  
`kPDB_DelayInterruptEnable` = `PDB_SC_PDBIE_MASK` }  
*PDB buffer interrupts.*
- enum `pdb_load_value_mode_t` {  
`kPDB_LoadValueImmediately` = `0U`,  
`kPDB_LoadValueOnCounterOverflow` = `1U`,  
`kPDB_LoadValueOnTriggerInput` = `2U`,  
`kPDB_LoadValueOnCounterOverflowOrTriggerInput` = `3U` }  
*PDB load value mode.*
- enum `pdb_prescaler_divider_t` {  
`kPDB_PrescalerDivider1` = `0U`,  
`kPDB_PrescalerDivider2` = `1U`,  
`kPDB_PrescalerDivider4` = `2U`,  
`kPDB_PrescalerDivider8` = `3U`,  
`kPDB_PrescalerDivider16` = `4U`,  
`kPDB_PrescalerDivider32` = `5U`,  
`kPDB_PrescalerDivider64` = `6U`,  
`kPDB_PrescalerDivider128` = `7U` }  
*Prescaler divider.*
- enum `pdb_divider_multiplication_factor_t` {  
`kPDB_DividerMultiplicationFactor1` = `0U`,  
`kPDB_DividerMultiplicationFactor10` = `1U`,  
`kPDB_DividerMultiplicationFactor20` = `2U`,  
`kPDB_DividerMultiplicationFactor40` = `3U` }  
*Multiplication factor select for prescaler.*
- enum `pdb_trigger_input_source_t` {

```

kPDB_TriggerInput0 = 0U,
kPDB_TriggerInput1 = 1U,
kPDB_TriggerInput2 = 2U,
kPDB_TriggerInput3 = 3U,
kPDB_TriggerInput4 = 4U,
kPDB_TriggerInput5 = 5U,
kPDB_TriggerInput6 = 6U,
kPDB_TriggerInput7 = 7U,
kPDB_TriggerInput8 = 8U,
kPDB_TriggerInput9 = 9U,
kPDB_TriggerInput10 = 10U,
kPDB_TriggerInput11 = 11U,
kPDB_TriggerInput12 = 12U,
kPDB_TriggerInput13 = 13U,
kPDB_TriggerInput14 = 14U,
kPDB_TriggerSoftware = 15U }

```

*Trigger input source.*

- enum `pdb_adc_trigger_channel_t` {  
`kPDB_ADCTriggerChannel0 = 0U,`  
`kPDB_ADCTriggerChannel1 = 1U,`  
`kPDB_ADCTriggerChannel2 = 2U,`  
`kPDB_ADCTriggerChannel3 = 3U` }

*List of PDB ADC trigger channels.*

- enum `pdb_adc_pretrigger_t` {  
`kPDB_ADCPreTrigger0 = 0U,`  
`kPDB_ADCPreTrigger1 = 1U,`  
`kPDB_ADCPreTrigger2 = 2U,`  
`kPDB_ADCPreTrigger3 = 3U,`  
`kPDB_ADCPreTrigger4 = 4U,`  
`kPDB_ADCPreTrigger5 = 5U,`  
`kPDB_ADCPreTrigger6 = 6U,`  
`kPDB_ADCPreTrigger7 = 7U` }

*List of PDB ADC pretrigger.*

- enum `pdb_dac_trigger_channel_t` {  
`kPDB_DACTriggerChannel0 = 0U,`  
`kPDB_DACTriggerChannel1 = 1U` }

*List of PDB DAC trigger channels.*

- enum `pdb_pulse_out_trigger_channel_t` {  
`kPDB_PulseOutTriggerChannel0 = 0U,`  
`kPDB_PulseOutTriggerChannel1 = 1U,`  
`kPDB_PulseOutTriggerChannel2 = 2U,`  
`kPDB_PulseOutTriggerChannel3 = 3U` }

*List of PDB pulse out trigger channels.*

- enum `pdb_pulse_out_channel_mask_t` {

```

kPDB_PulseOutChannel0Mask = (1U << 0U),
kPDB_PulseOutChannel1Mask = (1U << 1U),
kPDB_PulseOutChannel2Mask = (1U << 2U),
kPDB_PulseOutChannel3Mask = (1U << 3U) }

```

*List of PDB pulse out trigger channels mask.*

## Driver version

- #define `FSL_PDB_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 4)`)  
*PDB driver version 2.0.4.*

## Initialization

- void `PDB_Init` (`PDB_Type *base`, const `pdb_config_t *config`)  
*Initializes the PDB module.*
- void `PDB_Deinit` (`PDB_Type *base`)  
*De-initializes the PDB module.*
- void `PDB_GetDefaultConfig` (`pdb_config_t *config`)  
*Initializes the PDB user configuration structure.*
- static void `PDB_Enable` (`PDB_Type *base`, bool enable)  
*Enables the PDB module.*

## Basic Counter

- static void `PDB_DoSoftwareTrigger` (`PDB_Type *base`)  
*Triggers the PDB counter by software.*
- static void `PDB_DoLoadValues` (`PDB_Type *base`)  
*Loads the counter values.*
- static void `PDB_EnableDMA` (`PDB_Type *base`, bool enable)  
*Enables the DMA for the PDB module.*
- static void `PDB_EnableInterrupts` (`PDB_Type *base`, uint32\_t mask)  
*Enables the interrupts for the PDB module.*
- static void `PDB_DisableInterrupts` (`PDB_Type *base`, uint32\_t mask)  
*Disables the interrupts for the PDB module.*
- static uint32\_t `PDB_GetStatusFlags` (`PDB_Type *base`)  
*Gets the status flags of the PDB module.*
- static void `PDB_ClearStatusFlags` (`PDB_Type *base`, uint32\_t mask)  
*Clears the status flags of the PDB module.*
- static void `PDB_SetModulusValue` (`PDB_Type *base`, uint32\_t value)  
*Specifies the counter period.*
- static uint32\_t `PDB_GetCounterValue` (`PDB_Type *base`)  
*Gets the PDB counter's current value.*
- static void `PDB_SetCounterDelayValue` (`PDB_Type *base`, uint32\_t value)  
*Sets the value for the PDB counter delay event.*

## ADC Pre-trigger

- static void `PDB_SetADCPreTriggerConfig` (`PDB_Type *base`, `pdb_adc_trigger_channel_t channel`, `pdb_adc_pretrigger_config_t *config`)  
*Configures the ADC pre-trigger in the PDB module.*

- static void [PDB\\_SetADCPreTriggerDelayValue](#) (PDB\_Type \*base, [pdb\\_adc\\_trigger\\_channel\\_t](#) channel, [pdb\\_adc\\_pretrigger\\_t](#) pretriggerNumber, uint32\_t value)  
*Sets the value for the ADC pre-trigger delay event.*
- static uint32\_t [PDB\\_GetADCPreTriggerStatusFlags](#) (PDB\_Type \*base, [pdb\\_adc\\_trigger\\_channel\\_t](#) channel)  
*Gets the ADC pre-trigger's status flags.*
- static void [PDB\\_ClearADCPreTriggerStatusFlags](#) (PDB\_Type \*base, [pdb\\_adc\\_trigger\\_channel\\_t](#) channel, uint32\_t mask)  
*Clears the ADC pre-trigger status flags.*

## DAC Interval Trigger

- void [PDB\\_SetDACTriggerConfig](#) (PDB\_Type \*base, [pdb\\_dac\\_trigger\\_channel\\_t](#) channel, [pdb\\_dac\\_trigger\\_config\\_t](#) \*config)  
*Configures the DAC trigger in the PDB module.*
- static void [PDB\\_SetDACTriggerIntervalValue](#) (PDB\_Type \*base, [pdb\\_dac\\_trigger\\_channel\\_t](#) channel, uint32\_t value)  
*Sets the value for the DAC interval event.*

## Pulse-Out Trigger

- static void [PDB\\_EnablePulseOutTrigger](#) (PDB\_Type \*base, [pdb\\_pulse\\_out\\_channel\\_mask\\_t](#) channelMask, bool enable)  
*Enables the pulse out trigger channels.*
- static void [PDB\\_SetPulseOutTriggerDelayValue](#) (PDB\_Type \*base, [pdb\\_pulse\\_out\\_trigger\\_channel\\_t](#) channel, uint32\_t value1, uint32\_t value2)  
*Sets event values for the pulse out trigger.*

## Data Structure Documentation

### 29.3.1 struct [pdb\\_config\\_t](#)

#### Data Fields

- [pdb\\_load\\_value\\_mode\\_t](#) loadValueMode  
*Select the load value mode.*
- [pdb\\_prescaler\\_divider\\_t](#) prescalerDivider  
*Select the prescaler divider.*
- [pdb\\_divider\\_multiplication\\_factor\\_t](#) dividerMultiplicationFactor  
*Multiplication factor select for prescaler.*
- [pdb\\_trigger\\_input\\_source\\_t](#) triggerInputSource  
*Select the trigger input source.*
- bool [enableContinuousMode](#)  
*Enable the PDB operation in Continuous mode.*

**29.3.1.0.0.21 Field Documentation****29.3.1.0.0.21.1** `pdb_load_value_mode_t` `pdb_config_t::loadValueMode`**29.3.1.0.0.21.2** `pdb_prescaler_divider_t` `pdb_config_t::prescalerDivider`**29.3.1.0.0.21.3** `pdb_divider_multiplication_factor_t` `pdb_config_t::dividerMultiplicationFactor`**29.3.1.0.0.21.4** `pdb_trigger_input_source_t` `pdb_config_t::triggerInputSource`**29.3.1.0.0.21.5** `bool` `pdb_config_t::enableContinuousMode`**29.3.2 struct `pdb_adc_pretrigger_config_t`****Data Fields**

- `uint32_t` [`enablePreTriggerMask`](#)  
*PDB Channel Pre-trigger Enable.*
- `uint32_t` [`enableOutputMask`](#)  
*PDB Channel Pre-trigger Output Select.*
- `uint32_t` [`enableBackToBackOperationMask`](#)  
*PDB Channel pre-trigger Back-to-Back Operation Enable.*

**29.3.2.0.0.22 Field Documentation****29.3.2.0.0.22.1** `uint32_t` `pdb_adc_pretrigger_config_t::enablePreTriggerMask`**29.3.2.0.0.22.2** `uint32_t` `pdb_adc_pretrigger_config_t::enableOutputMask`

PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register.

**29.3.2.0.0.22.3** `uint32_t` `pdb_adc_pretrigger_config_t::enableBackToBackOperationMask`

Back-to-back operation enables the ADC conversions complete to trigger the next PDB channel pre-trigger and trigger output, so that the ADC conversions can be triggered on next set of configuration and results registers.

**29.3.3 struct `pdb_dac_trigger_config_t`****Data Fields**

- `bool` [`enableExternalTriggerInput`](#)  
*Enables the external trigger for DAC interval counter.*
- `bool` [`enableIntervalTrigger`](#)  
*Enables the DAC interval trigger.*

### 29.3.3.0.0.23 Field Documentation

29.3.3.0.0.23.1 bool pdb\_dac\_trigger\_config\_t::enableExternalTriggerInput

29.3.3.0.0.23.2 bool pdb\_dac\_trigger\_config\_t::enableIntervalTrigger

### Macro Definition Documentation

29.4.1 #define FSL\_PDB\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 4))

### Enumeration Type Documentation

#### 29.5.1 enum \_pdb\_status\_flags

Enumerator

***kPDB\_LoadOKFlag*** This flag is automatically cleared when the values in buffers are loaded into the internal registers after the LDOK bit is set or the PDBEN is cleared.

***kPDB\_DelayEventFlag*** PDB timer delay event flag.

#### 29.5.2 enum \_pdb\_adc\_pretrigger\_flags

Enumerator

***kPDB\_ADCPreTriggerChannel0Flag*** Pre-trigger 0 flag.

***kPDB\_ADCPreTriggerChannel1Flag*** Pre-trigger 1 flag.

***kPDB\_ADCPreTriggerChannel0ErrorFlag*** Pre-trigger 0 Error.

***kPDB\_ADCPreTriggerChannel1ErrorFlag*** Pre-trigger 1 Error.

#### 29.5.3 enum \_pdb\_interrupt\_enable

Enumerator

***kPDB\_SequenceErrorInterruptEnable*** PDB sequence error interrupt enable.

***kPDB\_DelayInterruptEnable*** PDB delay interrupt enable.

#### 29.5.4 enum pdb\_load\_value\_mode\_t

Selects the mode to load the internal values after doing the load operation (write 1 to PDBx\_SC[LDOK]). These values are for the following operations.

- PDB counter (PDBx\_MOD, PDBx\_IDLY)
- ADC trigger (PDBx\_CHnDLYm)



- DAC trigger (PDBx\_DACINTx)
- CMP trigger (PDBx\_POyDLY)

Enumerator

***kPDB\_LoadValueImmediately*** Load immediately after 1 is written to LDOK.

***kPDB\_LoadValueOnCounterOverflow*** Load when the PDB counter overflows (reaches the MOD register value).

***kPDB\_LoadValueOnTriggerInput*** Load a trigger input event is detected.

***kPDB\_LoadValueOnCounterOverflowOrTriggerInput*** Load either when the PDB counter overflows or a trigger input is detected.

### 29.5.5 enum pdb\_prescaler\_divider\_t

Counting uses the peripheral clock divided by multiplication factor selected by times of MULT.

Enumerator

***kPDB\_PrescalerDivider1*** Divider x1.

***kPDB\_PrescalerDivider2*** Divider x2.

***kPDB\_PrescalerDivider4*** Divider x4.

***kPDB\_PrescalerDivider8*** Divider x8.

***kPDB\_PrescalerDivider16*** Divider x16.

***kPDB\_PrescalerDivider32*** Divider x32.

***kPDB\_PrescalerDivider64*** Divider x64.

***kPDB\_PrescalerDivider128*** Divider x128.

### 29.5.6 enum pdb\_divider\_multiplication\_factor\_t

Selects the multiplication factor of the prescaler divider for the counter clock.

Enumerator

***kPDB\_DividerMultiplicationFactor1*** Multiplication factor is 1.

***kPDB\_DividerMultiplicationFactor10*** Multiplication factor is 10.

***kPDB\_DividerMultiplicationFactor20*** Multiplication factor is 20.

***kPDB\_DividerMultiplicationFactor40*** Multiplication factor is 40.

### 29.5.7 enum pdb\_trigger\_input\_source\_t

Selects the trigger input source for the PDB. The trigger input source can be internal or external (EXTRG pin), or the software trigger. See chip configuration details for the actual PDB input trigger connections.

## Enumerator

***kPDB\_TriggerInput0*** Trigger-In 0.  
***kPDB\_TriggerInput1*** Trigger-In 1.  
***kPDB\_TriggerInput2*** Trigger-In 2.  
***kPDB\_TriggerInput3*** Trigger-In 3.  
***kPDB\_TriggerInput4*** Trigger-In 4.  
***kPDB\_TriggerInput5*** Trigger-In 5.  
***kPDB\_TriggerInput6*** Trigger-In 6.  
***kPDB\_TriggerInput7*** Trigger-In 7.  
***kPDB\_TriggerInput8*** Trigger-In 8.  
***kPDB\_TriggerInput9*** Trigger-In 9.  
***kPDB\_TriggerInput10*** Trigger-In 10.  
***kPDB\_TriggerInput11*** Trigger-In 11.  
***kPDB\_TriggerInput12*** Trigger-In 12.  
***kPDB\_TriggerInput13*** Trigger-In 13.  
***kPDB\_TriggerInput14*** Trigger-In 14.  
***kPDB\_TriggerSoftware*** Trigger-In 15, software trigger.

### 29.5.8 enum pdb\_adc\_trigger\_channel\_t

## Note

Actual number of available channels is SoC dependent

## Enumerator

***kPDB\_ADCTriggerChannel0*** PDB ADC trigger channel number 0.  
***kPDB\_ADCTriggerChannel1*** PDB ADC trigger channel number 1.  
***kPDB\_ADCTriggerChannel2*** PDB ADC trigger channel number 2.  
***kPDB\_ADCTriggerChannel3*** PDB ADC trigger channel number 3.

### 29.5.9 enum pdb\_adc\_pretrigger\_t

## Note

Actual number of available pretrigger channels is SoC dependent

## Enumerator

***kPDB\_ADCPreTrigger0*** PDB ADC pretrigger number 0.  
***kPDB\_ADCPreTrigger1*** PDB ADC pretrigger number 1.  
***kPDB\_ADCPreTrigger2*** PDB ADC pretrigger number 2.  
***kPDB\_ADCPreTrigger3*** PDB ADC pretrigger number 3.

***kPDB\_ADCPreTrigger4*** PDB ADC pretrigger number 4.  
***kPDB\_ADCPreTrigger5*** PDB ADC pretrigger number 5.  
***kPDB\_ADCPreTrigger6*** PDB ADC pretrigger number 6.  
***kPDB\_ADCPreTrigger7*** PDB ADC pretrigger number 7.

### 29.5.10 enum pdb\_dac\_trigger\_channel\_t

Note

Actual number of available channels is SoC dependent

Enumerator

***kPDB\_DACTriggerChannel0*** PDB DAC trigger channel number 0.  
***kPDB\_DACTriggerChannel1*** PDB DAC trigger channel number 1.

### 29.5.11 enum pdb\_pulse\_out\_trigger\_channel\_t

Note

Actual number of available channels is SoC dependent

Enumerator

***kPDB\_PulseOutTriggerChannel0*** PDB pulse out trigger channel number 0.  
***kPDB\_PulseOutTriggerChannel1*** PDB pulse out trigger channel number 1.  
***kPDB\_PulseOutTriggerChannel2*** PDB pulse out trigger channel number 2.  
***kPDB\_PulseOutTriggerChannel3*** PDB pulse out trigger channel number 3.

### 29.5.12 enum pdb\_pulse\_out\_channel\_mask\_t

Note

Actual number of available channels mask is SoC dependent

Enumerator

***kPDB\_PulseOutChannel0Mask*** PDB pulse out trigger channel number 0 mask.  
***kPDB\_PulseOutChannel1Mask*** PDB pulse out trigger channel number 1 mask.  
***kPDB\_PulseOutChannel2Mask*** PDB pulse out trigger channel number 2 mask.  
***kPDB\_PulseOutChannel3Mask*** PDB pulse out trigger channel number 3 mask.

## Function Documentation

### 29.6.1 void PDB\_Init ( PDB\_Type \* *base*, const pdb\_config\_t \* *config* )

This function initializes the PDB module. The operations included are as follows.

- Enable the clock for PDB instance.
- Configure the PDB module.
- Enable the PDB module.

Parameters

<i>base</i>	PDB peripheral base address.
<i>config</i>	Pointer to the configuration structure. See "pdb_config_t".

### 29.6.2 void PDB\_Deinit ( PDB\_Type \* *base* )

Parameters

<i>base</i>	PDB peripheral base address.
-------------	------------------------------

### 29.6.3 void PDB\_GetDefaultConfig ( pdb\_config\_t \* *config* )

This function initializes the user configuration structure to a default value. The default values are as follows.

```
* config->loadValueMode = kPDB_LoadValueImmediately;
* config->prescalerDivider = kPDB_PrescalerDivider1;
* config->dividerMultiplicationFactor = kPDB_DividerMultiplicationFactor1
* ;
* config->triggerInputSource = kPDB_TriggerSoftware;
* config->enableContinuousMode = false;
*
```

Parameters

<i>config</i>	Pointer to configuration structure. See "pdb_config_t".
---------------	---

### 29.6.4 static void PDB\_Enable ( PDB\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	PDB peripheral base address.
<i>enable</i>	Enable the module or not.

### 29.6.5 static void PDB\_DoSoftwareTrigger ( PDB\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	PDB peripheral base address.
-------------	------------------------------

### 29.6.6 static void PDB\_DoLoadValues ( PDB\_Type \* *base* ) [inline], [static]

This function loads the counter values from the internal buffer. See "pdb\_load\_value\_mode\_t" about PDB's load mode.

## Parameters

<i>base</i>	PDB peripheral base address.
-------------	------------------------------

### 29.6.7 static void PDB\_EnableDMA ( PDB\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	PDB peripheral base address.
<i>enable</i>	Enable the feature or not.

### 29.6.8 static void PDB\_EnableInterrupts ( PDB\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	PDB peripheral base address.
<i>mask</i>	Mask value for interrupts. See "_pdb_interrupt_enable".

**29.6.9 static void PDB\_DisableInterrupts ( PDB\_Type \* *base*, uint32\_t *mask* )**  
**[inline], [static]**

## Parameters

<i>base</i>	PDB peripheral base address.
<i>mask</i>	Mask value for interrupts. See "_pdb_interrupt_enable".

**29.6.10 static uint32\_t PDB\_GetStatusFlags ( PDB\_Type \* *base* )** **[inline],**  
**[static]**

## Parameters

<i>base</i>	PDB peripheral base address.
-------------	------------------------------

## Returns

Mask value for asserted flags. See "\_pdb\_status\_flags".

**29.6.11 static void PDB\_ClearStatusFlags ( PDB\_Type \* *base*, uint32\_t *mask* )**  
**[inline], [static]**

## Parameters

<i>base</i>	PDB peripheral base address.
<i>mask</i>	Mask value of flags. See "_pdb_status_flags".

**29.6.12 static void PDB\_SetModulusValue ( PDB\_Type \* *base*, uint32\_t *value* )**  
**[inline], [static]**

## Parameters

<i>base</i>	PDB peripheral base address.
<i>value</i>	Setting value for the modulus. 16-bit is available.

**29.6.13** `static uint32_t PDB_GetCounterValue ( PDB_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	PDB peripheral base address.
-------------	------------------------------

## Returns

PDB counter's current value.

**29.6.14** `static void PDB_SetCounterDelayValue ( PDB_Type * base, uint32_t value ) [inline], [static]`

## Parameters

<i>base</i>	PDB peripheral base address.
<i>value</i>	Setting value for PDB counter delay event. 16-bit is available.

**29.6.15** `static void PDB_SetADCPreTriggerConfig ( PDB_Type * base,  
pdb_adc_trigger_channel_t channel, pdb_adc_pretrigger_config_t * config  
) [inline], [static]`

## Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for ADC instance.

<i>config</i>	Pointer to the configuration structure. See "pdb_adc_pretrigger_config_t".
---------------	--

**29.6.16 static void PDB\_SetADCPreTriggerDelayValue ( PDB\_Type \* *base*, pdb\_adc\_trigger\_channel\_t *channel*, pdb\_adc\_pretrigger\_t *pretriggerNumber*, uint32\_t *value* ) [inline], [static]**

This function sets the value for ADC pre-trigger delay event. It specifies the delay value for the channel's corresponding pre-trigger. The pre-trigger asserts when the PDB counter is equal to the set value.

Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for ADC instance.
<i>pretrigger-Number</i>	Channel group index for ADC instance.
<i>value</i>	Setting value for ADC pre-trigger delay event. 16-bit is available.

**29.6.17 static uint32\_t PDB\_GetADCPreTriggerStatusFlags ( PDB\_Type \* *base*, pdb\_adc\_trigger\_channel\_t *channel* ) [inline], [static]**

Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for ADC instance.

Returns

Mask value for asserted flags. See "\_pdb\_adc\_pretrigger\_flags".

**29.6.18 static void PDB\_ClearADCPreTriggerStatusFlags ( PDB\_Type \* *base*, pdb\_adc\_trigger\_channel\_t *channel*, uint32\_t *mask* ) [inline], [static]**



## Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for ADC instance.
<i>mask</i>	Mask value for flags. See "_pdb_adc_pretrigger_flags".

**29.6.19** `void PDB_SetDACTriggerConfig ( PDB_Type * base, pdb_dac_trigger_channel_t channel, pdb_dac_trigger_config_t * config )`

## Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for DAC instance.
<i>config</i>	Pointer to the configuration structure. See "pdb_dac_trigger_config_t".

**29.6.20** `static void PDB_SetDACTriggerIntervalValue ( PDB_Type * base, pdb_dac_trigger_channel_t channel, uint32_t value ) [inline], [static]`

This function sets the value for DAC interval event. DAC interval trigger triggers the DAC module to update the buffer when the DAC interval counter is equal to the set value.

## Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for DAC instance.
<i>value</i>	Setting value for the DAC interval event.

**29.6.21** `static void PDB_EnablePulseOutTrigger ( PDB_Type * base, pdb_pulse_out_channel_mask_t channelMask, bool enable ) [inline], [static]`

## Parameters

<i>base</i>	PDB peripheral base address.
<i>channelMask</i>	Channel mask value for multiple pulse out trigger channel.
<i>enable</i>	Whether the feature is enabled or not.

**29.6.22 static void PDB\_SetPulseOutTriggerDelayValue ( PDB\_Type \* *base*,  
 pdb\_pulse\_out\_trigger\_channel\_t *channel*, uint32\_t *value1*, uint32\_t  
*value2* ) [inline], [static]**

This function is used to set event values for the pulse output trigger. These pulse output trigger delay values specify the delay for the PDB Pulse-out. Pulse-out goes high when the PDB counter is equal to the pulse output high value (*value1*). Pulse-out goes low when the PDB counter is equal to the pulse output low value (*value2*).

## Parameters

<i>base</i>	PDB peripheral base address.
<i>channel</i>	Channel index for pulse out trigger channel.
<i>value1</i>	Setting value for pulse out high.
<i>value2</i>	Setting value for pulse out low.

## Chapter 30

# PIT: Periodic Interrupt Timer

### Overview

The MCUXpresso SDK provides a driver for the Periodic Interrupt Timer (PIT) of MCUXpresso SDK devices.

### Function groups

The PIT driver supports operating the module as a time counter.

#### 30.2.1 Initialization and deinitialization

The function [PIT\\_Init\(\)](#) initializes the PIT with specified configurations. The function [PIT\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the PIT operation in debug mode.

The function [PIT\\_SetTimerChainMode\(\)](#) configures the chain mode operation of each PIT channel.

The function [PIT\\_Deinit\(\)](#) disables the PIT timers and disables the module clock.

#### 30.2.2 Timer period Operations

The function [PITR\\_SetTimerPeriod\(\)](#) sets the timer period in units of count. Timers begin counting down from the value set by this function until it reaches 0.

The function [PIT\\_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value, in a range from 0 to a timer period.

The timer period operation functions takes the count value in ticks. Users can call the utility macros provided in `fsl_common.h` to convert to microseconds or milliseconds.

#### 30.2.3 Start and Stop timer operations

The function [PIT\\_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer loads the period value set earlier via the [PIT\\_SetPeriod\(\)](#) function and starts counting down to 0. When the timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

The function [PIT\\_StopTimer\(\)](#) stops the timer counting.

### 30.2.4 Status

Provides functions to get and clear the PIT status.

### 30.2.5 Interrupt

Provides functions to enable/disable PIT interrupts and get current enabled interrupts.

## Typical use case

### 30.3.1 PIT tick example

Updates the PIT period and toggles an LED periodically. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pit`

## Data Structures

- struct `pit_config_t`  
*PIT configuration structure. [More...](#)*

## Enumerations

- enum `pit_chnl_t` {  
    `kPIT_Chnl_0` = 0U,  
    `kPIT_Chnl_1`,  
    `kPIT_Chnl_2`,  
    `kPIT_Chnl_3` }  
*List of PIT channels.*
- enum `pit_interrupt_enable_t` { `kPIT_TimerInterruptEnable` = `PIT_TCTRL_TIE_MASK` }  
*List of PIT interrupts.*
- enum `pit_status_flags_t` { `kPIT_TimerFlag` = `PIT_TFLG_TIF_MASK` }  
*List of PIT status flags.*

## Functions

- `uint64_t PIT_GetLifetimeTimerCount (PIT_Type *base)`  
*Reads the current lifetime counter value.*

## Driver version

- `#define FSL_PIT_DRIVER_VERSION (MAKE_VERSION(2, 0, 4))`  
*PIT Driver Version 2.0.4.*

## Initialization and deinitialization

- `void PIT_Init (PIT_Type *base, const pit_config_t *config)`

- *Ungates the PIT clock, enables the PIT module, and configures the peripheral for basic operations.*
- void [PIT\\_Deinit](#) (PIT\_Type \*base)
- *Gates the PIT clock and disables the PIT module.*
- static void [PIT\\_GetDefaultConfig](#) ([pit\\_config\\_t](#) \*config)
- *Fills in the PIT configuration structure with the default settings.*
- static void [PIT\\_SetTimerChainMode](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel, bool enable)
- *Enables or disables chaining a timer with the previous timer.*

## Interrupt Interface

- static void [PIT\\_EnableInterrupts](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel, uint32\_t mask)
- *Enables the selected PIT interrupts.*
- static void [PIT\\_DisableInterrupts](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel, uint32\_t mask)
- *Disables the selected PIT interrupts.*
- static uint32\_t [PIT\\_GetEnabledInterrupts](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel)
- *Gets the enabled PIT interrupts.*

## Status Interface

- static uint32\_t [PIT\\_GetStatusFlags](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel)
- *Gets the PIT status flags.*
- static void [PIT\\_ClearStatusFlags](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel, uint32\_t mask)
- *Clears the PIT status flags.*

## Read and Write the timer period

- static void [PIT\\_SetTimerPeriod](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel, uint32\_t count)
- *Sets the timer period in units of count.*
- static uint32\_t [PIT\\_GetCurrentTimerCount](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel)
- *Reads the current timer counting value.*

## Timer Start and Stop

- static void [PIT\\_StartTimer](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel)
- *Starts the timer counting.*
- static void [PIT\\_StopTimer](#) (PIT\_Type \*base, [pit\\_chnl\\_t](#) channel)
- *Stops the timer counting.*

## Data Structure Documentation

### 30.4.1 struct pit\_config\_t

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the [PIT\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

## Data Fields

- bool [enableRunInDebug](#)  
*true: Timers run in debug mode; false: Timers stop in debug mode*

## Enumeration Type Documentation

### 30.5.1 enum pit\_chnl\_t

Note

Actual number of available channels is SoC dependent

Enumerator

*kPIT\_Chnl\_0* PIT channel number 0.  
*kPIT\_Chnl\_1* PIT channel number 1.  
*kPIT\_Chnl\_2* PIT channel number 2.  
*kPIT\_Chnl\_3* PIT channel number 3.

### 30.5.2 enum pit\_interrupt\_enable\_t

Enumerator

*kPIT\_TimerInterruptEnable* Timer interrupt enable.

### 30.5.3 enum pit\_status\_flags\_t

Enumerator

*kPIT\_TimerFlag* Timer flag.

## Function Documentation

### 30.6.1 void PIT\_Init ( PIT\_Type \* *base*, const pit\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the PIT driver.

## Parameters

<i>base</i>	PIT peripheral base address
<i>config</i>	Pointer to the user's PIT config structure

**30.6.2 void PIT\_Deinit ( PIT\_Type \* *base* )**

## Parameters

<i>base</i>	PIT peripheral base address
-------------	-----------------------------

**30.6.3 static void PIT\_GetDefaultConfig ( pit\_config\_t \* *config* ) [inline], [static]**

The default values are as follows.

```
*      config->enableRunInDebug = false;
*
```

## Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	---

**30.6.4 static void PIT\_SetTimerChainMode ( PIT\_Type \* *base*, pit\_chnl\_t *channel*, bool *enable* ) [inline], [static]**

When a timer has a chain mode enabled, it only counts after the previous timer has expired. If the timer n-1 has counted down to 0, counter n decrements the value by one. Each timer is 32-bits, which allows the developers to chain timers together and form a longer timer (64-bits and larger). The first timer (timer 0) can't be chained to any other timer.

## Parameters

<i>base</i>	PIT peripheral base address
-------------	-----------------------------

<i>channel</i>	Timer channel number which is chained with the previous timer
<i>enable</i>	Enable or disable chain. true: Current timer is chained with the previous timer. false: Timer doesn't chain with other timers.

**30.6.5 static void PIT\_EnableInterrupts ( PIT\_Type \* *base*, pit\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]**

Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">pit_interrupt_enable_t</a>

**30.6.6 static void PIT\_DisableInterrupts ( PIT\_Type \* *base*, pit\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]**

Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">pit_interrupt_enable_t</a>

**30.6.7 static uint32\_t PIT\_GetEnabledInterrupts ( PIT\_Type \* *base*, pit\_chnl\_t *channel* ) [inline], [static]**

Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [pit\\_interrupt\\_enable\\_t](#)



**30.6.8** `static uint32_t PIT_GetStatusFlags ( PIT_Type * base, pit_chnl_t channel )`  
`[inline], [static]`

## Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number

## Returns

The status flags. This is the logical OR of members of the enumeration [pit\\_status\\_flags\\_t](#)

### 30.6.9 static void PIT\_ClearStatusFlags ( PIT\_Type \* *base*, pit\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">pit_status_flags_t</a>

### 30.6.10 static void PIT\_SetTimerPeriod ( PIT\_Type \* *base*, pit\_chnl\_t *channel*, uint32\_t *count* ) [inline], [static]

Timers begin counting from the value set by this function until it reaches 0, then it generates an interrupt and load this register value again. Writing a new value to this register does not restart the timer. Instead, the value is loaded after the timer expires.

## Note

Users can call the utility macros provided in `fsl_common.h` to convert to ticks.

## Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number

<i>count</i>	Timer period in units of ticks
--------------	--------------------------------

### 30.6.11 **static uint32\_t PIT\_GetCurrentTimerCount ( PIT\_Type \* *base*, pit\_chnl\_t *channel* ) [inline], [static]**

This function returns the real-time timer counting value, in a range from 0 to a timer period.

Note

Users can call the utility macros provided in fsl\_common.h to convert ticks to usec or msec.

Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number

Returns

Current timer counting value in ticks

### 30.6.12 **static void PIT\_StartTimer ( PIT\_Type \* *base*, pit\_chnl\_t *channel* ) [inline], [static]**

After calling this function, timers load period value, count down to 0 and then load the respective start value again. Each time a timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number.

### 30.6.13 **static void PIT\_StopTimer ( PIT\_Type \* *base*, pit\_chnl\_t *channel* ) [inline], [static]**

This function stops every timer counting. Timers reload their periods respectively after the next time they call the PIT\_DRV\_StartTimer.

## Parameters

<i>base</i>	PIT peripheral base address
<i>channel</i>	Timer channel number.

**30.6.14 uint64\_t PIT\_GetLifetimeTimerCount ( PIT\_Type \* *base* )**

The lifetime timer is a 64-bit timer which chains timer 0 and timer 1 together. Timer 0 and 1 are chained by calling the PIT\_SetTimerChainMode before using this timer. The period of lifetime timer is equal to the "period of timer 0 \* period of timer 1". For the 64-bit value, the higher 32-bit has the value of timer 1, and the lower 32-bit has the value of timer 0.

## Parameters

<i>base</i>	PIT peripheral base address
-------------	-----------------------------

## Returns

Current lifetime timer value

## Chapter 31

# PMC: Power Management Controller

### Overview

The MCUXpresso SDK provides a peripheral driver for the Power Management Controller (PMC) module of MCUXpresso SDK devices. The PMC module contains internal voltage regulator, power on reset, low-voltage detect system, and high-voltage detect system.

### Data Structures

- struct `pmc_low_volt_detect_config_t`  
*Low-voltage Detect Configuration Structure. [More...](#)*
- struct `pmc_low_volt_warning_config_t`  
*Low-voltage Warning Configuration Structure. [More...](#)*
- struct `pmc_bandgap_buffer_config_t`  
*Bandgap Buffer configuration. [More...](#)*

### Enumerations

- enum `pmc_low_volt_detect_volt_select_t` {  
    `kPMC_LowVoltDetectLowTrip` = 0U,  
    `kPMC_LowVoltDetectHighTrip` = 1U }  
*Low-voltage Detect Voltage Select.*
- enum `pmc_low_volt_warning_volt_select_t` {  
    `kPMC_LowVoltWarningLowTrip` = 0U,  
    `kPMC_LowVoltWarningMid1Trip` = 1U,  
    `kPMC_LowVoltWarningMid2Trip` = 2U,  
    `kPMC_LowVoltWarningHighTrip` = 3U }  
*Low-voltage Warning Voltage Select.*

### Driver version

- #define `FSL_PMC_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 3)`)  
*PMC driver version.*

### Power Management Controller Control APIs

- void `PMC_ConfigureLowVoltDetect` (`PMC_Type *base`, const `pmc_low_volt_detect_config_t *config`)  
*Configures the low-voltage detect setting.*
- static bool `PMC_GetLowVoltDetectFlag` (`PMC_Type *base`)  
*Gets the Low-voltage Detect Flag status.*
- static void `PMC_ClearLowVoltDetectFlag` (`PMC_Type *base`)  
*Acknowledges clearing the Low-voltage Detect flag.*

- void [PMC\\_ConfigureLowVoltWarning](#) (PMC\_Type \*base, const [pmc\\_low\\_volt\\_warning\\_config\\_t](#) \*config)  
*Configures the low-voltage warning setting.*
- static bool [PMC\\_GetLowVoltWarningFlag](#) (PMC\_Type \*base)  
*Gets the Low-voltage Warning Flag status.*
- static void [PMC\\_ClearLowVoltWarningFlag](#) (PMC\_Type \*base)  
*Acknowledges the Low-voltage Warning flag.*
- void [PMC\\_ConfigureBandgapBuffer](#) (PMC\_Type \*base, const [pmc\\_bandgap\\_buffer\\_config\\_t](#) \*config)  
*Configures the PMC bandgap.*
- static bool [PMC\\_GetPeriphIOIsolationFlag](#) (PMC\_Type \*base)  
*Gets the acknowledge Peripherals and I/O pads isolation flag.*
- static void [PMC\\_ClearPeriphIOIsolationFlag](#) (PMC\_Type \*base)  
*Acknowledges the isolation flag to Peripherals and I/O pads.*
- static bool [PMC\\_IsRegulatorInRunRegulation](#) (PMC\_Type \*base)  
*Gets the regulator regulation status.*

## Data Structure Documentation

### 31.2.1 struct [pmc\\_low\\_volt\\_detect\\_config\\_t](#)

#### Data Fields

- bool [enableInt](#)  
*Enable interrupt when Low-voltage detect.*
- bool [enableReset](#)  
*Enable system reset when Low-voltage detect.*
- [pmc\\_low\\_volt\\_detect\\_volt\\_select\\_t](#) [voltSelect](#)  
*Low-voltage detect trip point voltage selection.*

### 31.2.2 struct [pmc\\_low\\_volt\\_warning\\_config\\_t](#)

#### Data Fields

- bool [enableInt](#)  
*Enable interrupt when low-voltage warning.*
- [pmc\\_low\\_volt\\_warning\\_volt\\_select\\_t](#) [voltSelect](#)  
*Low-voltage warning trip point voltage selection.*

### 31.2.3 struct [pmc\\_bandgap\\_buffer\\_config\\_t](#)

#### Data Fields

- bool [enable](#)  
*Enable bandgap buffer.*
- bool [enableInLowPowerMode](#)

*Enable bandgap buffer in low-power mode.*

### 31.2.3.0.0.24 Field Documentation

31.2.3.0.0.24.1 **bool** `pmc_bandgap_buffer_config_t::enable`

31.2.3.0.0.24.2 **bool** `pmc_bandgap_buffer_config_t::enableInLowPowerMode`

## Macro Definition Documentation

31.3.1 **#define** `FSL_PMC_DRIVER_VERSION (MAKE_VERSION(2, 0, 3))`

Version 2.0.3.

## Enumeration Type Documentation

31.4.1 **enum** `pmc_low_volt_detect_volt_select_t`

Enumerator

*kPMC\_LowVoltDetectLowTrip* Low-trip point selected (VLVD = VLVDL )  
*kPMC\_LowVoltDetectHighTrip* High-trip point selected (VLVD = VLVDH )

31.4.2 **enum** `pmc_low_volt_warning_volt_select_t`

Enumerator

*kPMC\_LowVoltWarningLowTrip* Low-trip point selected (VLVW = VLVW1)  
*kPMC\_LowVoltWarningMid1Trip* Mid 1 trip point selected (VLVW = VLVW2)  
*kPMC\_LowVoltWarningMid2Trip* Mid 2 trip point selected (VLVW = VLVW3)  
*kPMC\_LowVoltWarningHighTrip* High-trip point selected (VLVW = VLVW4)

## Function Documentation

31.5.1 **void** `PMC_ConfigureLowVoltDetect ( PMC_Type * base, const pmc_low_volt_detect_config_t * config )`

This function configures the low-voltage detect setting, including the trip point voltage setting, enables or disables the interrupt, enables or disables the system reset.

Parameters

---

<i>base</i>	PMC peripheral base address.
<i>config</i>	Low-voltage detect configuration structure.

### 31.5.2 static bool PMC\_GetLowVoltDetectFlag ( PMC\_Type \* *base* ) [inline], [static]

This function reads the current LVDF status. If it returns 1, a low-voltage event is detected.

Parameters

<i>base</i>	PMC peripheral base address.
-------------	------------------------------

Returns

Current low-voltage detect flag

- true: Low-voltage detected
- false: Low-voltage not detected

### 31.5.3 static void PMC\_ClearLowVoltDetectFlag ( PMC\_Type \* *base* ) [inline], [static]

This function acknowledges the low-voltage detection errors (write 1 to clear LVDF).

Parameters

<i>base</i>	PMC peripheral base address.
-------------	------------------------------

### 31.5.4 void PMC\_ConfigureLowVoltWarning ( PMC\_Type \* *base*, const pmc\_low\_volt\_warning\_config\_t \* *config* )

This function configures the low-voltage warning setting, including the trip point voltage setting and enabling or disabling the interrupt.

Parameters

---



<i>base</i>	PMC peripheral base address.
<i>config</i>	Low-voltage warning configuration structure.

### 31.5.5 static bool PMC\_GetLowVoltWarningFlag ( PMC\_Type \* *base* ) [inline], [static]

This function polls the current LVWF status. When 1 is returned, it indicates a low-voltage warning event. LVWF is set when V Supply transitions below the trip point or after reset and V Supply is already below the V LVW.

Parameters

<i>base</i>	PMC peripheral base address.
-------------	------------------------------

Returns

Current LVWF status

- true: Low-voltage Warning Flag is set.
- false: the Low-voltage Warning does not happen.

### 31.5.6 static void PMC\_ClearLowVoltWarningFlag ( PMC\_Type \* *base* ) [inline], [static]

This function acknowledges the low voltage warning errors (write 1 to clear LVWF).

Parameters

<i>base</i>	PMC peripheral base address.
-------------	------------------------------

### 31.5.7 void PMC\_ConfigureBandgapBuffer ( PMC\_Type \* *base*, const pmc\_bandgap\_buffer\_config\_t \* *config* )

This function configures the PMC bandgap, including the drive select and behavior in low-power mode.

Parameters

---

<i>base</i>	PMC peripheral base address.
<i>config</i>	Pointer to the configuration structure

### 31.5.8 static bool PMC\_GetPeriphIOIsolationFlag ( PMC\_Type \* *base* ) [inline], [static]

This function reads the Acknowledge Isolation setting that indicates whether certain peripherals and the I/O pads are in a latched state as a result of having been in the VLLS mode.

Parameters

<i>base</i>	PMC peripheral base address.
<i>base</i>	Base address for current PMC instance.

Returns

ACK isolation 0 - Peripherals and I/O pads are in a normal run state. 1 - Certain peripherals and I/O pads are in an isolated and latched state.

### 31.5.9 static void PMC\_ClearPeriphIOIsolationFlag ( PMC\_Type \* *base* ) [inline], [static]

This function clears the ACK Isolation flag. Writing one to this setting when it is set releases the I/O pads and certain peripherals to their normal run mode state.

Parameters

<i>base</i>	PMC peripheral base address.
-------------	------------------------------

### 31.5.10 static bool PMC\_IsRegulatorInRunRegulation ( PMC\_Type \* *base* ) [inline], [static]

This function returns the regulator to run a regulation status. It provides the current status of the internal voltage regulator.

#### Parameters

<i>base</i>	PMC peripheral base address.
<i>base</i>	Base address for current PMC instance.

#### Returns

Regulation status 0 - Regulator is in a stop regulation or in transition to/from the regulation. 1 - Regulator is in a run regulation.

## Chapter 32

# PORT: Port Control and Interrupts

### Overview

The MCUXpresso SDK provides a driver for the Port Control and Interrupts (PORT) module of MCU-Xpresso SDK devices.

### Data Structures

- struct [port\\_digital\\_filter\\_config\\_t](#)  
*PORT digital filter feature configuration definition. [More...](#)*
- struct [port\\_pin\\_config\\_t](#)  
*PORT pin configuration structure. [More...](#)*

### Enumerations

- enum [\\_port\\_pull](#) {  
    [kPORT\\_PullDisable](#) = 0U,  
    [kPORT\\_PullDown](#) = 2U,  
    [kPORT\\_PullUp](#) = 3U }  
*Internal resistor pull feature selection.*
- enum [\\_port\\_slew\\_rate](#) {  
    [kPORT\\_FastSlewRate](#) = 0U,  
    [kPORT\\_SlowSlewRate](#) = 1U }  
*Slew rate selection.*
- enum [\\_port\\_open\\_drain\\_enable](#) {  
    [kPORT\\_OpenDrainDisable](#) = 0U,  
    [kPORT\\_OpenDrainEnable](#) = 1U }  
*Open Drain feature enable/disable.*
- enum [\\_port\\_passive\\_filter\\_enable](#) {  
    [kPORT\\_PassiveFilterDisable](#) = 0U,  
    [kPORT\\_PassiveFilterEnable](#) = 1U }  
*Passive filter feature enable/disable.*
- enum [\\_port\\_drive\\_strength](#) {  
    [kPORT\\_LowDriveStrength](#) = 0U,  
    [kPORT\\_HighDriveStrength](#) = 1U }  
*Configures the drive strength.*
- enum [\\_port\\_lock\\_register](#) {  
    [kPORT\\_UnlockRegister](#) = 0U,  
    [kPORT\\_LockRegister](#) = 1U }  
*Unlock/lock the pin control register field[15:0].*
- enum [port\\_mux\\_t](#) {

```

kPORT_PinDisabledOrAnalog = 0U,
kPORT_MuxAsGpio = 1U,
kPORT_MuxAlt2 = 2U,
kPORT_MuxAlt3 = 3U,
kPORT_MuxAlt4 = 4U,
kPORT_MuxAlt5 = 5U,
kPORT_MuxAlt6 = 6U,
kPORT_MuxAlt7 = 7U,
kPORT_MuxAlt8 = 8U,
kPORT_MuxAlt9 = 9U,
kPORT_MuxAlt10 = 10U,
kPORT_MuxAlt11 = 11U,
kPORT_MuxAlt12 = 12U,
kPORT_MuxAlt13 = 13U,
kPORT_MuxAlt14 = 14U,
kPORT_MuxAlt15 = 15U }

```

*Pin mux selection.*

- enum `port_interrupt_t` {
 

```

kPORT_InterruptOrDMADisabled = 0x0U,
kPORT_DMARisingEdge = 0x1U,
kPORT_DMAFallingEdge = 0x2U,
kPORT_DMAEitherEdge = 0x3U,
kPORT_FlagRisingEdge = 0x05U,
kPORT_FlagFallingEdge = 0x06U,
kPORT_FlagEitherEdge = 0x07U,
kPORT_InterruptLogicZero = 0x8U,
kPORT_InterruptRisingEdge = 0x9U,
kPORT_InterruptFallingEdge = 0xAU,
kPORT_InterruptEitherEdge = 0xBU,
kPORT_InterruptLogicOne = 0xCU,
kPORT_ActiveHighTriggerOutputEnable = 0xDU,
kPORT_ActiveLowTriggerOutputEnable = 0xEU }

```

*Configures the interrupt generation condition.*

- enum `port_digital_filter_clock_source_t` {
 

```

kPORT_BusClock = 0U,
kPORT_LpoClock = 1U }

```

*Digital filter clock source selection.*

## Driver version

- #define `FSL_PORT_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 1)`)  
Version 2.1.1.

## Configuration

- static void `PORT_SetPinConfig` (`PORT_Type *base`, `uint32_t pin`, const `port_pin_config_t *config`)

- *Sets the port PCR register.*
- static void [PORT\\_SetMultiplePinsConfig](#) (PORT\_Type \*base, uint32\_t mask, const [port\\_pin\\_config\\_t](#) \*config)
- *Sets the port PCR register for multiple pins.*
- static void [PORT\\_SetPinMux](#) (PORT\_Type \*base, uint32\_t pin, [port\\_mux\\_t](#) mux)
- *Configures the pin muxing.*
- static void [PORT\\_EnablePinsDigitalFilter](#) (PORT\_Type \*base, uint32\_t mask, bool enable)
- *Enables the digital filter in one port, each bit of the 32-bit register represents one pin.*
- static void [PORT\\_SetDigitalFilterConfig](#) (PORT\_Type \*base, const [port\\_digital\\_filter\\_config\\_t](#) \*config)
- *Sets the digital filter in one port, each bit of the 32-bit register represents one pin.*

## Interrupt

- static void [PORT\\_SetPinInterruptConfig](#) (PORT\_Type \*base, uint32\_t pin, [port\\_interrupt\\_t](#) config)
- *Configures the port pin interrupt/DMA request.*
- static void [PORT\\_SetPinDriveStrength](#) (PORT\_Type \*base, uint32\_t pin, uint8\_t strength)
- *Configures the port pin drive strength.*
- static uint32\_t [PORT\\_GetPinsInterruptFlags](#) (PORT\_Type \*base)
- *Reads the whole port status flag.*
- static void [PORT\\_ClearPinsInterruptFlags](#) (PORT\_Type \*base, uint32\_t mask)
- *Clears the multiple pin interrupt status flag.*

## Data Structure Documentation

### 32.2.1 struct port\_digital\_filter\_config\_t

#### Data Fields

- uint32\_t [digitalFilterWidth](#)
- *Set digital filter width.*
- [port\\_digital\\_filter\\_clock\\_source\\_t](#) clockSource
- *Set digital filter clockSource.*

### 32.2.2 struct port\_pin\_config\_t

#### Data Fields

- uint16\_t [pullSelect](#): 2
- *No-pull/pull-down/pull-up select.*
- uint16\_t [slewRate](#): 1
- *Fast/slow slew rate Configure.*
- uint16\_t [passiveFilterEnable](#): 1
- *Passive filter enable/disable.*
- uint16\_t [openDrainEnable](#): 1
- *Open drain enable/disable.*
- uint16\_t [driveStrength](#): 1
- *Fast/slow drive strength configure.*

- uint16\_t [mux](#): 3  
*Pin mux Configure.*
- uint16\_t [lockRegister](#): 1  
*Lock/unlock the PCR field[15:0].*

## Macro Definition Documentation

### 32.3.1 #define FSL\_PORT\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1))

## Enumeration Type Documentation

### 32.4.1 enum \_port\_pull

Enumerator

***kPORT\_PullDisable*** Internal pull-up/down resistor is disabled.  
***kPORT\_PullDown*** Internal pull-down resistor is enabled.  
***kPORT\_PullUp*** Internal pull-up resistor is enabled.

### 32.4.2 enum \_port\_slew\_rate

Enumerator

***kPORT\_FastSlewRate*** Fast slew rate is configured.  
***kPORT\_SlowSlewRate*** Slow slew rate is configured.

### 32.4.3 enum \_port\_open\_drain\_enable

Enumerator

***kPORT\_OpenDrainDisable*** Open drain output is disabled.  
***kPORT\_OpenDrainEnable*** Open drain output is enabled.

### 32.4.4 enum \_port\_passive\_filter\_enable

Enumerator

***kPORT\_PassiveFilterDisable*** Passive input filter is disabled.  
***kPORT\_PassiveFilterEnable*** Passive input filter is enabled.

### 32.4.5 enum \_port\_drive\_strength

Enumerator

***kPORT\_LowDriveStrength*** Low-drive strength is configured.

***kPORT\_HighDriveStrength*** High-drive strength is configured.

### 32.4.6 enum \_port\_lock\_register

Enumerator

***kPORT\_UnlockRegister*** Pin Control Register fields [15:0] are not locked.

***kPORT\_LockRegister*** Pin Control Register fields [15:0] are locked.

### 32.4.7 enum port\_mux\_t

Enumerator

***kPORT\_PinDisabledOrAnalog*** Corresponding pin is disabled, but is used as an analog pin.

***kPORT\_MuxAsGpio*** Corresponding pin is configured as GPIO.

***kPORT\_MuxAlt2*** Chip-specific.

***kPORT\_MuxAlt3*** Chip-specific.

***kPORT\_MuxAlt4*** Chip-specific.

***kPORT\_MuxAlt5*** Chip-specific.

***kPORT\_MuxAlt6*** Chip-specific.

***kPORT\_MuxAlt7*** Chip-specific.

***kPORT\_MuxAlt8*** Chip-specific.

***kPORT\_MuxAlt9*** Chip-specific.

***kPORT\_MuxAlt10*** Chip-specific.

***kPORT\_MuxAlt11*** Chip-specific.

***kPORT\_MuxAlt12*** Chip-specific.

***kPORT\_MuxAlt13*** Chip-specific.

***kPORT\_MuxAlt14*** Chip-specific.

***kPORT\_MuxAlt15*** Chip-specific.

### 32.4.8 enum port\_interrupt\_t

Enumerator

***kPORT\_InterruptOrDMADisabled*** Interrupt/DMA request is disabled.

***kPORT\_DMARisingEdge*** DMA request on rising edge.

***kPORT\_DMAFallingEdge*** DMA request on falling edge.



***kPORT\_DMAEitherEdge*** DMA request on either edge.  
***kPORT\_FlagRisingEdge*** Flag sets on rising edge.  
***kPORT\_FlagFallingEdge*** Flag sets on falling edge.  
***kPORT\_FlagEitherEdge*** Flag sets on either edge.  
***kPORT\_InterruptLogicZero*** Interrupt when logic zero.  
***kPORT\_InterruptRisingEdge*** Interrupt on rising edge.  
***kPORT\_InterruptFallingEdge*** Interrupt on falling edge.  
***kPORT\_InterruptEitherEdge*** Interrupt on either edge.  
***kPORT\_InterruptLogicOne*** Interrupt when logic one.  
***kPORT\_ActiveHighTriggerOutputEnable*** Enable active high-trigger output.  
***kPORT\_ActiveLowTriggerOutputEnable*** Enable active low-trigger output.

### 32.4.9 enum port\_digital\_filter\_clock\_source\_t

Enumerator

***kPORT\_BusClock*** Digital filters are clocked by the bus clock.  
***kPORT\_LpoClock*** Digital filters are clocked by the 1 kHz LPO clock.

## Function Documentation

### 32.5.1 static void PORT\_SetPinConfig ( PORT\_Type \* *base*, uint32\_t *pin*, const port\_pin\_config\_t \* *config* ) [inline], [static]

This is an example to define an input pin or output pin PCR configuration.

```

* // Define a digital input pin PCR configuration
* port_pin_config_t config = {
*     kPORT_PullUp,
*     kPORT_FastSlewRate,
*     kPORT_PassiveFilterDisable,
*     kPORT_OpenDrainDisable,
*     kPORT_LowDriveStrength,
*     kPORT_MuxAsGpio,
*     kPORT_UnLockRegister,
* };
*

```

Parameters

<i>base</i>	PORT peripheral base pointer.
-------------	-------------------------------

<i>pin</i>	PORT pin number.
<i>config</i>	PORT PCR register configuration structure.

### 32.5.2 static void PORT\_SetMultiplePinsConfig ( PORT\_Type \* *base*, uint32\_t *mask*, const port\_pin\_config\_t \* *config* ) [inline], [static]

This is an example to define input pins or output pins PCR configuration.

```
* Define a digital input pin PCR configuration
* port_pin_config_t config = {
*     kPORT_PullUp ,
*     kPORT_PullEnable,
*     kPORT_FastSlewRate,
*     kPORT_PassiveFilterDisable,
*     kPORT_OpenDrainDisable,
*     kPORT_LowDriveStrength,
*     kPORT_MuxAsGpio,
*     kPORT_UnlockRegister,
* };
*
```

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>mask</i>	PORT pin number macro.
<i>config</i>	PORT PCR register configuration structure.

### 32.5.3 static void PORT\_SetPinMux ( PORT\_Type \* *base*, uint32\_t *pin*, port\_mux\_t *mux* ) [inline], [static]

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>pin</i>	PORT pin number.
<i>mux</i>	pin muxing slot selection. <ul style="list-style-type: none"> <li>• <a href="#">kPORT_PinDisabledOrAnalog</a>: Pin disabled or work in analog function.</li> <li>• <a href="#">kPORT_MuxAsGpio</a> : Set as GPIO.</li> <li>• <a href="#">kPORT_MuxAlt2</a> : chip-specific.</li> <li>• <a href="#">kPORT_MuxAlt3</a> : chip-specific.</li> <li>• <a href="#">kPORT_MuxAlt4</a> : chip-specific.</li> <li>• <a href="#">kPORT_MuxAlt5</a> : chip-specific.</li> <li>• <a href="#">kPORT_MuxAlt6</a> : chip-specific.</li> <li>• <a href="#">kPORT_MuxAlt7</a> : chip-specific.</li> </ul>

## Note

: This function is NOT recommended to use together with the `PORT_SetPinsConfig`, because the `PORT_SetPinsConfig` need to configure the pin mux anyway (Otherwise the pin mux is reset to zero : `kPORT_PinDisabledOrAnalog`). This function is recommended to use to reset the pin mux

### 32.5.4 static void PORT\_EnablePinsDigitalFilter ( PORT\_Type \* *base*, uint32\_t *mask*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	PORT peripheral base pointer.
<i>mask</i>	PORT pin number macro.
<i>enable</i>	PORT digital filter configuration.

### 32.5.5 static void PORT\_SetDigitalFilterConfig ( PORT\_Type \* *base*, const port\_digital\_filter\_config\_t \* *config* ) [inline], [static]

## Parameters

<i>base</i>	PORT peripheral base pointer.
<i>config</i>	PORT digital filter configuration structure.

### 32.5.6 static void PORT\_SetPinInterruptConfig ( PORT\_Type \* *base*, uint32\_t *pin*, port\_interrupt\_t *config* ) [inline], [static]

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>pin</i>	PORT pin number.
<i>config</i>	PORT pin interrupt configuration. <ul style="list-style-type: none"> <li>• <a href="#">kPORT_InterruptOrDMADisabled</a>: Interrupt/DMA request disabled.</li> <li>• <a href="#">kPORT_DMARisingEdge</a>: DMA request on rising edge(if the DMA requests exit).</li> <li>• <a href="#">kPORT_DMAFallingEdge</a>: DMA request on falling edge(if the DMA requests exit).</li> <li>• <a href="#">kPORT_DMAEitherEdge</a>: DMA request on either edge(if the DMA requests exit).</li> <li>• <a href="#">kPORT_FlagRisingEdge</a>: Flag sets on rising edge(if the Flag states exit).</li> <li>• <a href="#">kPORT_FlagFallingEdge</a>: Flag sets on falling edge(if the Flag states exit).</li> <li>• <a href="#">kPORT_FlagEitherEdge</a>: Flag sets on either edge(if the Flag states exit).</li> <li>• <a href="#">kPORT_InterruptLogicZero</a>: Interrupt when logic zero.</li> <li>• <a href="#">kPORT_InterruptRisingEdge</a>: Interrupt on rising edge.</li> <li>• <a href="#">kPORT_InterruptFallingEdge</a>: Interrupt on falling edge.</li> <li>• <a href="#">kPORT_InterruptEitherEdge</a>: Interrupt on either edge.</li> <li>• <a href="#">kPORT_InterruptLogicOne</a>: Interrupt when logic one.</li> <li>• <a href="#">kPORT_ActiveHighTriggerOutputEnable</a>: Enable active high-trigger output (if the trigger states exit).</li> <li>• <a href="#">kPORT_ActiveLowTriggerOutputEnable</a>: Enable active low-trigger output (if the trigger states exit).</li> </ul>

### 32.5.7 static void PORT\_SetPinDriveStrength ( PORT\_Type \* *base*, uint32\_t *pin*, uint8\_t *strength* ) [inline], [static]

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>pin</i>	PORT pin number.

<i>strength</i>	PORT pin drive strength <ul style="list-style-type: none"> <li>• <a href="#">kPORT_LowDriveStrength</a> = 0U - Low-drive strength is configured.</li> <li>• <a href="#">kPORT_HighDriveStrength</a> = 1U - High-drive strength is configured.</li> </ul>
-----------------	--

### 32.5.8 static uint32\_t PORT\_GetPinsInterruptFlags ( PORT\_Type \* *base* ) [inline], [static]

If a pin is configured to generate the DMA request, the corresponding flag is cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted, the flag is set again immediately.

Parameters

<i>base</i>	PORT peripheral base pointer.
-------------	-------------------------------

Returns

Current port interrupt status flags, for example, 0x00010001 means the pin 0 and 16 have the interrupt.

### 32.5.9 static void PORT\_ClearPinsInterruptFlags ( PORT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>mask</i>	PORT pin number macro.

## Chapter 33

# RCM: Reset Control Module Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Reset Control Module (RCM) module of MCUXpresso SDK devices.

### Data Structures

- struct [rcm\\_reset\\_pin\\_filter\\_config\\_t](#)  
*Reset pin filter configuration. [More...](#)*

### Enumerations

- enum [rcm\\_reset\\_source\\_t](#) {  
    [kRCM\\_SourceWakeup](#) = RCM\_SRS0\_WAKEUP\_MASK,  
    [kRCM\\_SourceLvd](#) = RCM\_SRS0\_LVD\_MASK,  
    [kRCM\\_SourceLoc](#) = RCM\_SRS0\_LOC\_MASK,  
    [kRCM\\_SourceLol](#) = RCM\_SRS0\_LOL\_MASK,  
    [kRCM\\_SourceWdog](#) = RCM\_SRS0\_WDOG\_MASK,  
    [kRCM\\_SourcePin](#) = RCM\_SRS0\_PIN\_MASK,  
    [kRCM\\_SourcePor](#) = RCM\_SRS0\_POR\_MASK,  
    [kRCM\\_SourceJtag](#) = RCM\_SRS1\_JTAG\_MASK << 8U,  
    [kRCM\\_SourceLockup](#) = RCM\_SRS1\_LOCKUP\_MASK << 8U,  
    [kRCM\\_SourceSw](#) = RCM\_SRS1\_SW\_MASK << 8U,  
    [kRCM\\_SourceMdma](#) = RCM\_SRS1\_MDM\_AP\_MASK << 8U,  
    [kRCM\\_SourceEzpt](#) = RCM\_SRS1\_EZPT\_MASK << 8U,  
    [kRCM\\_SourceSackerr](#) = RCM\_SRS1\_SACKERR\_MASK << 8U }  
    *System Reset Source Name definitions.*
- enum [rcm\\_run\\_wait\\_filter\\_mode\\_t](#) {  
    [kRCM\\_FilterDisable](#) = 0U,  
    [kRCM\\_FilterBusClock](#) = 1U,  
    [kRCM\\_FilterLpoClock](#) = 2U }  
    *Reset pin filter select in Run and Wait modes.*

### Driver version

- #define [FSL\\_RCM\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 4))  
    *RCM driver version 2.0.4.*

### Reset Control Module APIs

- static uint32\_t [RCM\\_GetPreviousResetSources](#) (RCM\_Type \*base)

- Gets the reset source status which caused a previous reset.*
- static uint32\_t [RCM\\_GetStickyResetSources](#) (RCM\_Type \*base)
- Gets the sticky reset source status.*
- static void [RCM\\_ClearStickyResetSources](#) (RCM\_Type \*base, uint32\_t sourceMasks)
- Clears the sticky reset source status.*
- void [RCM\\_ConfigureResetPinFilter](#) (RCM\_Type \*base, const [rcm\\_reset\\_pin\\_filter\\_config\\_t](#) \*config)
- Configures the reset pin filter.*
- static bool [RCM\\_GetEasyPortModePinStatus](#) (RCM\_Type \*base)
- Gets the EZP\_MS\_B pin assert status.*

## Data Structure Documentation

### 33.2.1 struct rcm\_reset\_pin\_filter\_config\_t

#### Data Fields

- bool [enableFilterInStop](#)  
*Reset pin filter select in stop mode.*
- [rcm\\_run\\_wait\\_filter\\_mode\\_t](#) [filterInRunWait](#)  
*Reset pin filter in run/wait mode.*
- uint8\_t [busClockFilterCount](#)  
*Reset pin bus clock filter width.*

#### 33.2.1.0.0.25 Field Documentation

33.2.1.0.0.25.1 bool [rcm\\_reset\\_pin\\_filter\\_config\\_t::enableFilterInStop](#)

33.2.1.0.0.25.2 [rcm\\_run\\_wait\\_filter\\_mode\\_t](#) [rcm\\_reset\\_pin\\_filter\\_config\\_t::filterInRunWait](#)

33.2.1.0.0.25.3 uint8\_t [rcm\\_reset\\_pin\\_filter\\_config\\_t::busClockFilterCount](#)

## Macro Definition Documentation

33.3.1 #define [FSL\\_RCM\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 4))

## Enumeration Type Documentation

### 33.4.1 enum rcm\_reset\_source\_t

#### Enumerator

- kRCM\_SourceWakeup* Low-leakage wakeup reset.
- kRCM\_SourceLvd* Low-voltage detect reset.
- kRCM\_SourceLoc* Loss of clock reset.
- kRCM\_SourceLol* Loss of lock reset.
- kRCM\_SourceWdog* Watchdog reset.
- kRCM\_SourcePin* External pin reset.
- kRCM\_SourcePor* Power on reset.

*kRCM\_SourceJtag* JTAG generated reset.  
*kRCM\_SourceLockup* Core lock up reset.  
*kRCM\_SourceSw* Software reset.  
*kRCM\_SourceMdmmap* MDM-AP system reset.  
*kRCM\_SourceEzpt* EzPort reset.  
*kRCM\_SourceSackerr* Parameter could get all reset flags.

### 33.4.2 enum rcm\_run\_wait\_filter\_mode\_t

Enumerator

*kRCM\_FilterDisable* All filtering disabled.  
*kRCM\_FilterBusClock* Bus clock filter enabled.  
*kRCM\_FilterLpoClock* LPO clock filter enabled.

## Function Documentation

### 33.5.1 static uint32\_t RCM\_GetPreviousResetSources ( RCM\_Type \* *base* ) [inline], [static]

This function gets the current reset source status. Use source masks defined in the `rcm_reset_source_t` to get the desired source status.

This is an example.

```

* uint32_t resetStatus;
*
* To get all reset source statuses.
* resetStatus = RCM_GetPreviousResetSources(RCM) & kRCM_SourceAll;
*
* To test whether the MCU is reset using Watchdog.
* resetStatus = RCM_GetPreviousResetSources(RCM) &
    kRCM_SourceWdog;
*
* To test multiple reset sources.
* resetStatus = RCM_GetPreviousResetSources(RCM) & (
    kRCM_SourceWdog | kRCM_SourcePin);
*

```

Parameters

<i>base</i>	RCM peripheral base address.
-------------	------------------------------

Returns

All reset source status bit map.



### 33.5.2 static uint32\_t RCM\_GetStickyResetSources ( RCM\_Type \* *base* ) [inline], [static]

This function gets the current reset source status that has not been cleared by software for a specific source.

This is an example.

```
* uint32_t resetStatus;
*
* To get all reset source statuses.
* resetStatus = RCM_GetStickyResetSources(RCM) & kRCM_SourceAll;
*
* To test whether the MCU is reset using Watchdog.
* resetStatus = RCM_GetStickyResetSources(RCM) &
*   kRCM_SourceWdog;
*
* To test multiple reset sources.
* resetStatus = RCM_GetStickyResetSources(RCM) & (
*   kRCM_SourceWdog | kRCM_SourcePin);
*
```

#### Parameters

<i>base</i>	RCM peripheral base address.
-------------	------------------------------

#### Returns

All reset source status bit map.

### 33.5.3 static void RCM\_ClearStickyResetSources ( RCM\_Type \* *base*, uint32\_t *sourceMasks* ) [inline], [static]

This function clears the sticky system reset flags indicated by source masks.

This is an example.

```
* Clears multiple reset sources.
* RCM_ClearStickyResetSources(kRCM_SourceWdog |
*   kRCM_SourcePin);
*
```

#### Parameters

<i>base</i>	RCM peripheral base address.
<i>sourceMasks</i>	reset source status bit map

### 33.5.4 void RCM\_ConfigureResetPinFilter ( RCM\_Type \* *base*, const rcm\_reset\_pin\_filter\_config\_t \* *config* )

This function sets the reset pin filter including the filter source, filter width, and so on.

Parameters

<i>base</i>	RCM peripheral base address.
<i>config</i>	Pointer to the configuration structure.

### 33.5.5 static bool RCM\_GetEasyPortModePinStatus ( RCM\_Type \* *base* ) [inline], [static]

This function gets the easy port mode status (EZP\_MS\_B) pin assert status.

Parameters

<i>base</i>	RCM peripheral base address.
-------------	------------------------------

Returns

status true - asserted, false - reasserted

## Chapter 34

# RNGA: Random Number Generator Accelerator Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Random Number Generator Accelerator (RNGA) block of MCUXpresso SDK devices.

### RNGA Initialization

1. To initialize the RNGA module, call the [RNGA\\_Init\(\)](#) function. This function automatically enables the RNGA module and its clock.
2. After calling the [RNGA\\_Init\(\)](#) function, the RNGA is enabled and the counter starts working.
3. To disable the RNGA module, call the [RNGA\\_Deinit\(\)](#) function.

### Get random data from RNGA

1. [RNGA\\_GetRandomData\(\)](#) function gets random data from the RNGA module.

### RNGA Set/Get Working Mode

The RNGA works either in sleep mode or normal mode

1. [RNGA\\_SetMode\(\)](#) function sets the RNGA mode.
2. [RNGA\\_GetMode\(\)](#) function gets the RNGA working mode.

### Seed RNGA

1. [RNGA\\_Seed\(\)](#) function inputs an entropy value that the RNGA can use to seed the pseudo random algorithm.

This example code shows how to initialize and get random data from the RNGA driver:

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rnga`

#### Note

It is important to note that there is no known cryptographic proof showing this is a secure method for generating random data. In fact, there may be an attack against this random number generator if its output is used directly in a cryptographic application. The attack is based on the linearity of the internal shift registers. Therefore, it is highly recommended that the random data produced by this module be used as an entropy source to provide an input seed to a NIST-approved pseudo-random-number generator based on DES or SHA-1 and defined in NIST FIPS PUB 186-2 Appendix 3 and NIST FIPS PUB SP 800-90. The requirement is needed to maximize the entropy of this input seed. To do this, when data is extracted from RNGA as quickly as the hardware allows, there are one to two bits of added entropy per 32-bit word. Any single bit of that word contains that entropy.

Therefore, when used as an entropy source, a random number should be generated for each bit of entropy required and the least significant bit (any bit would be equivalent) of each word retained. The remainder of each random number should then be discarded. Used this way, even with full knowledge of the internal state of RNGA and all prior random numbers, an attacker is not able to predict the values of the extracted bits. Other sources of entropy can be used along with RNGA to generate the seed to the pseudorandom algorithm. The more random sources combined to create the seed, the better. The following is a list of sources that can be easily combined with the output of this module.

- Current time using highest precision possible
- Real-time system inputs that can be characterized as "random"
- Other entropy supplied directly by the user

## Enumerations

- enum `rnga_mode_t` {  
`kRNGA_ModeNormal` = 0U,  
`kRNGA_ModeSleep` = 1U }  
*RNGA working mode.*

## Functions

- void `RNGA_Init` (RNG\_Type \*base)  
*Initializes the RNGA.*
- void `RNGA_Deinit` (RNG\_Type \*base)  
*Shuts down the RNGA.*
- `status_t` `RNGA_GetRandomData` (RNG\_Type \*base, void \*data, size\_t data\_size)  
*Gets random data.*
- void `RNGA_Seed` (RNG\_Type \*base, uint32\_t seed)  
*Feeds the RNGA module.*
- void `RNGA_SetMode` (RNG\_Type \*base, `rnga_mode_t` mode)  
*Sets the RNGA in normal mode or sleep mode.*
- `rnga_mode_t` `RNGA_GetMode` (RNG\_Type \*base)  
*Gets the RNGA working mode.*

## Driver version

- #define `FSL_RNGA_DRIVER_VERSION` (`MAKE_VERSION`(2, 0, 2))  
*RNGA driver version 2.0.2.*

## Macro Definition Documentation

### 34.6.1 #define FSL\_RNGA\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

## Enumeration Type Documentation

### 34.7.1 enum rnga\_mode\_t

Enumerator

***kRNGA\_ModeNormal*** Normal Mode. The ring-oscillator clocks are active; RNGA generates entropy (randomness) from the clocks and stores it in shift registers.

***kRNGA\_ModeSleep*** Sleep Mode. The ring-oscillator clocks are inactive; RNGA does not generate entropy.

## Function Documentation

### 34.8.1 void RNGA\_Init ( RNG\_Type \* *base* )

This function initializes the RNGA. When called, the RNGA entropy generation starts immediately.

Parameters

<i>base</i>	RNGA base address
-------------	-------------------

### 34.8.2 void RNGA\_Deinit ( RNG\_Type \* *base* )

This function shuts down the RNGA.

Parameters

<i>base</i>	RNGA base address
-------------	-------------------

### 34.8.3 status\_t RNGA\_GetRandomData ( RNG\_Type \* *base*, void \* *data*, size\_t *data\_size* )

This function gets random data from the RNGA.

Parameters

<i>base</i>	RNGA base address
<i>data</i>	pointer to user buffer to be filled by random data

<i>data_size</i>	size of data in bytes
------------------	-----------------------

Returns

RNGA status

#### 34.8.4 void RNGA\_Seed ( RNG\_Type \* *base*, uint32\_t *seed* )

This function inputs an entropy value that the RNGA uses to seed its pseudo-random algorithm.

Parameters

<i>base</i>	RNGA base address
<i>seed</i>	input seed value

#### 34.8.5 void RNGA\_SetMode ( RNG\_Type \* *base*, rnga\_mode\_t *mode* )

This function sets the RNGA in sleep mode or normal mode.

Parameters

<i>base</i>	RNGA base address
<i>mode</i>	normal mode or sleep mode

#### 34.8.6 rnga\_mode\_t RNGA\_GetMode ( RNG\_Type \* *base* )

This function gets the RNGA working mode.

Parameters

<i>base</i>	RNGA base address
-------------	-------------------

Returns

normal mode or sleep mode

## Chapter 35

# RTC: Real Time Clock

### Overview

The MCUXpresso SDK provides a driver for the Real Time Clock (RTC) of MCUXpresso SDK devices.

### Function groups

The RTC driver supports operating the module as a time counter.

#### 35.2.1 Initialization and deinitialization

The function [RTC\\_Init\(\)](#) initializes the RTC with specified configurations. The function [RTC\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [RTC\\_Deinit\(\)](#) disables the RTC timer and disables the module clock.

#### 35.2.2 Set & Get Datetime

The function [RTC\\_SetDatetime\(\)](#) sets the timer period in seconds. Users pass in the details in date & time format by using the below data structure.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/rtc  
The function [RTC\\_GetDatetime\(\)](#) reads the current timer value in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 35.2.3 Set & Get Alarm

The function [RTC\\_SetAlarm\(\)](#) sets the alarm time period in seconds. Users pass in the details in date & time format by using the datetime data structure.

The function [RTC\\_GetAlarm\(\)](#) reads the alarm time in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 35.2.4 Start & Stop timer

The function [RTC\\_StartTimer\(\)](#) starts the RTC time counter.

The function [RTC\\_StopTimer\(\)](#) stops the RTC time counter.

### 35.2.5 Status

Provides functions to get and clear the RTC status.

### 35.2.6 Interrupt

Provides functions to enable/disable RTC interrupts and get current enabled interrupts.

### 35.2.7 RTC Oscillator

Some SoC's allow control of the RTC oscillator through the RTC module.

The function [RTC\\_SetOscCapLoad\(\)](#) allows the user to modify the capacitor load configuration of the RTC oscillator.

### 35.2.8 Monotonic Counter

Some SoC's have a 64-bit Monotonic counter available in the RTC module.

The function [RTC\\_SetMonotonicCounter\(\)](#) writes a 64-bit to the counter.

The function [RTC\\_GetMonotonicCounter\(\)](#) reads the monotonic counter and returns the 64-bit counter value to the user.

The function [RTC\\_IncrementMonotonicCounter\(\)](#) increments the Monotonic Counter by one.

## Typical use case

### 35.3.1 RTC tick example

Example to set the RTC current time and trigger an alarm. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`

## Data Structures

- struct [rtc\\_datetime\\_t](#)  
*Structure is used to hold the date and time. [More...](#)*
- struct [rtc\\_config\\_t](#)  
*RTC config structure. [More...](#)*



## Enumerations

- enum `rtc_interrupt_enable_t` {  
`kRTC_TimeInvalidInterruptEnable` = (1U << 0U),  
`kRTC_TimeOverflowInterruptEnable` = (1U << 1U),  
`kRTC_AlarmInterruptEnable` = (1U << 2U),  
`kRTC_SecondsInterruptEnable` = (1U << 3U),  
`kRTC_MonotonicOverflowInterruptEnable` = (1U << 4U) }

*List of RTC interrupts.*

- enum `rtc_status_flags_t` {  
`kRTC_TimeInvalidFlag` = (1U << 0U),  
`kRTC_TimeOverflowFlag` = (1U << 1U),  
`kRTC_AlarmFlag` = (1U << 2U),  
`kRTC_MonotonicOverflowFlag` = (1U << 3U) }

*List of RTC flags.*

- enum `rtc_osc_cap_load_t` {  
`kRTC_Capacitor_2p` = RTC\_CR\_SC2P\_MASK,  
`kRTC_Capacitor_4p` = RTC\_CR\_SC4P\_MASK,  
`kRTC_Capacitor_8p` = RTC\_CR\_SC8P\_MASK,  
`kRTC_Capacitor_16p` = RTC\_CR\_SC16P\_MASK }

*List of RTC Oscillator capacitor load settings.*

## Functions

- static void `RTC_SetClockSource` (RTC\_Type \*base)  
*Set RTC clock source.*
- static uint32\_t `RTC_GetTamperTimeSeconds` (RTC\_Type \*base)  
*Get the RTC tamper time seconds.*
- static void `RTC_SetOscCapLoad` (RTC\_Type \*base, uint32\_t capLoad)  
*This function sets the specified capacitor configuration for the RTC oscillator.*
- static void `RTC_Reset` (RTC\_Type \*base)  
*Performs a software reset on the RTC module.*
- static void `RTC_EnableWakeUpPin` (RTC\_Type \*base, bool enable)  
*Enables or disables the RTC Wakeup Pin Operation.*

## Driver version

- #define `FSL_RTC_DRIVER_VERSION` (`MAKE_VERSION`(2, 2, 1))  
*Version 2.2.1.*

## Initialization and deinitialization

- void `RTC_Init` (RTC\_Type \*base, const `rtc_config_t` \*config)  
*Ungates the RTC clock and configures the peripheral for basic operation.*
- static void `RTC_Deinit` (RTC\_Type \*base)  
*Stops the timer and gate the RTC clock.*
- void `RTC_GetDefaultConfig` (`rtc_config_t` \*config)  
*Fills in the RTC config struct with the default settings.*

## Current Time & Alarm

- `status_t RTC_SetDatetime` (RTC\_Type \*base, const `rtc_datetime_t` \*datetime)  
*Sets the RTC date and time according to the given time structure.*
- void `RTC_GetDatetime` (RTC\_Type \*base, `rtc_datetime_t` \*datetime)  
*Gets the RTC time and stores it in the given time structure.*
- `status_t RTC_SetAlarm` (RTC\_Type \*base, const `rtc_datetime_t` \*alarmTime)  
*Sets the RTC alarm time.*
- void `RTC_GetAlarm` (RTC\_Type \*base, `rtc_datetime_t` \*datetime)  
*Returns the RTC alarm time.*

## Interrupt Interface

- void `RTC_EnableInterrupts` (RTC\_Type \*base, uint32\_t mask)  
*Enables the selected RTC interrupts.*
- void `RTC_DisableInterrupts` (RTC\_Type \*base, uint32\_t mask)  
*Disables the selected RTC interrupts.*
- uint32\_t `RTC_GetEnabledInterrupts` (RTC\_Type \*base)  
*Gets the enabled RTC interrupts.*

## Status Interface

- uint32\_t `RTC_GetStatusFlags` (RTC\_Type \*base)  
*Gets the RTC status flags.*
- void `RTC_ClearStatusFlags` (RTC\_Type \*base, uint32\_t mask)  
*Clears the RTC status flags.*

## Timer Start and Stop

- static void `RTC_StartTimer` (RTC\_Type \*base)  
*Starts the RTC time counter.*
- static void `RTC_StopTimer` (RTC\_Type \*base)  
*Stops the RTC time counter.*

## Monotonic counter functions

- void `RTC_GetMonotonicCounter` (RTC\_Type \*base, uint64\_t \*counter)  
*Reads the values of the Monotonic Counter High and Monotonic Counter Low and returns them as a single value.*
- void `RTC_SetMonotonicCounter` (RTC\_Type \*base, uint64\_t counter)  
*Writes values Monotonic Counter High and Monotonic Counter Low by decomposing the given single value.*
- `status_t RTC_IncrementMonotonicCounter` (RTC\_Type \*base)  
*Increments the Monotonic Counter by one.*

## Data Structure Documentation

### 35.4.1 struct rtc\_datetime\_t

#### Data Fields

- uint16\_t [year](#)  
*Range from 1970 to 2099.*
- uint8\_t [month](#)  
*Range from 1 to 12.*
- uint8\_t [day](#)  
*Range from 1 to 31 (depending on month).*
- uint8\_t [hour](#)  
*Range from 0 to 23.*
- uint8\_t [minute](#)  
*Range from 0 to 59.*
- uint8\_t [second](#)  
*Range from 0 to 59.*

#### 35.4.1.0.0.26 Field Documentation

35.4.1.0.0.26.1 uint16\_t rtc\_datetime\_t::year

35.4.1.0.0.26.2 uint8\_t rtc\_datetime\_t::month

35.4.1.0.0.26.3 uint8\_t rtc\_datetime\_t::day

35.4.1.0.0.26.4 uint8\_t rtc\_datetime\_t::hour

35.4.1.0.0.26.5 uint8\_t rtc\_datetime\_t::minute

35.4.1.0.0.26.6 uint8\_t rtc\_datetime\_t::second

### 35.4.2 struct rtc\_config\_t

This structure holds the configuration settings for the RTC peripheral. To initialize this structure to reasonable defaults, call the [RTC\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

#### Data Fields

- bool [wakeupSelect](#)  
*true: Wakeup pin outputs the 32 KHz clock; false: Wakeup pin used to wakeup the chip*
- bool [updateMode](#)  
*true: Registers can be written even when locked under certain conditions, false: No writes allowed when registers are locked*
- bool [supervisorAccess](#)

- true: Non-supervisor accesses are allowed; false: Non-supervisor accesses are not supported*
- uint32\_t [compensationInterval](#)  
Compensation interval that is written to the CIR field in RTC TCR Register.
- uint32\_t [compensationTime](#)  
Compensation time that is written to the TCR field in RTC TCR Register.

## Enumeration Type Documentation

### 35.5.1 enum rtc\_interrupt\_enable\_t

Enumerator

***kRTC\_TimeInvalidInterruptEnable*** Time invalid interrupt.  
***kRTC\_TimeOverflowInterruptEnable*** Time overflow interrupt.  
***kRTC\_AlarmInterruptEnable*** Alarm interrupt.  
***kRTC\_SecondsInterruptEnable*** Seconds interrupt.  
***kRTC\_MonotonicOverflowInterruptEnable*** Monotonic Overflow Interrupt Enable.

### 35.5.2 enum rtc\_status\_flags\_t

Enumerator

***kRTC\_TimeInvalidFlag*** Time invalid flag.  
***kRTC\_TimeOverflowFlag*** Time overflow flag.  
***kRTC\_AlarmFlag*** Alarm flag.  
***kRTC\_MonotonicOverflowFlag*** Monotonic Overflow Flag.

### 35.5.3 enum rtc\_osc\_cap\_load\_t

Enumerator

***kRTC\_Capacitor\_2p*** 2 pF capacitor load  
***kRTC\_Capacitor\_4p*** 4 pF capacitor load  
***kRTC\_Capacitor\_8p*** 8 pF capacitor load  
***kRTC\_Capacitor\_16p*** 16 pF capacitor load

## Function Documentation

### 35.6.1 void RTC\_Init ( RTC\_Type \* *base*, const rtc\_config\_t \* *config* )

This function issues a software reset if the timer invalid flag is set.

Note

This API should be called at the beginning of the application using the RTC driver.

## Parameters

<i>base</i>	RTC peripheral base address
<i>config</i>	Pointer to the user's RTC configuration structure.

**35.6.2 static void RTC\_Deinit ( RTC\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

**35.6.3 void RTC\_GetDefaultConfig ( rtc\_config\_t \* *config* )**

The default values are as follows.

```
*  config->wakeupSelect = false;
*  config->updateMode = false;
*  config->supervisorAccess = false;
*  config->compensationInterval = 0;
*  config->compensationTime = 0;
*
```

## Parameters

<i>config</i>	Pointer to the user's RTC configuration structure.
---------------	--

**35.6.4 status\_t RTC\_SetDatetime ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *datetime* )**

The RTC counter must be stopped prior to calling this function because writes to the RTC seconds register fail if the RTC counter is running.

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

<i>datetime</i>	Pointer to the structure where the date and time details are stored.
-----------------	--

## Returns

kStatus\_Success: Success in setting the time and starting the RTC  
 kStatus\_InvalidArgument: Error because the datetime format is incorrect

### 35.6.5 void RTC\_GetDatetime ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )

## Parameters

<i>base</i>	RTC peripheral base address
<i>datetime</i>	Pointer to the structure where the date and time details are stored.

### 35.6.6 status\_t RTC\_SetAlarm ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *alarmTime* )

The function checks whether the specified alarm time is greater than the present time. If not, the function does not set the alarm and returns an error.

## Parameters

<i>base</i>	RTC peripheral base address
<i>alarmTime</i>	Pointer to the structure where the alarm time is stored.

## Returns

kStatus\_Success: success in setting the RTC alarm  
 kStatus\_InvalidArgument: Error because the alarm datetime format is incorrect  
 kStatus\_Fail: Error because the alarm time has already passed

### 35.6.7 void RTC\_GetAlarm ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )

## Parameters

<i>base</i>	RTC peripheral base address
<i>datetime</i>	Pointer to the structure where the alarm date and time details are stored.

### 35.6.8 void RTC\_EnableInterrupts ( RTC\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	RTC peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a>

### 35.6.9 void RTC\_DisableInterrupts ( RTC\_Type \* *base*, uint32\_t *mask* )

Parameters

<i>base</i>	RTC peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a>

### 35.6.10 uint32\_t RTC\_GetEnabledInterrupts ( RTC\_Type \* *base* )

Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [rtc\\_interrupt\\_enable\\_t](#)

### 35.6.11 uint32\_t RTC\_GetStatusFlags ( RTC\_Type \* *base* )

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration [rtc\\_status\\_flags\\_t](#)

### 35.6.12 void RTC\_ClearStatusFlags ( RTC\_Type \* *base*, uint32\_t *mask* )

## Parameters

<i>base</i>	RTC peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">rtc_status_flags_t</a>

### 35.6.13 static void RTC\_SetClockSource ( RTC\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Note

After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize.

### 35.6.14 static uint32\_t RTC\_GetTamperTimeSeconds ( RTC\_Type \* *base* ) [inline], [static]

## Parameters

---



<i>base</i>	RTC peripheral base address
-------------	-----------------------------

### 35.6.15 static void RTC\_StartTimer ( RTC\_Type \* *base* ) [inline], [static]

After calling this function, the timer counter increments once a second provided SR[TOF] or SR[TIF] are not set.

Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

### 35.6.16 static void RTC\_StopTimer ( RTC\_Type \* *base* ) [inline], [static]

RTC's seconds register can be written to only when the timer is stopped.

Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

### 35.6.17 static void RTC\_SetOscCapLoad ( RTC\_Type \* *base*, uint32\_t *capLoad* ) [inline], [static]

Parameters

<i>base</i>	RTC peripheral base address
<i>capLoad</i>	Oscillator loads to enable. This is a logical OR of members of the enumeration <a href="#">rtc_osc_cap_load_t</a>

### 35.6.18 static void RTC\_Reset ( RTC\_Type \* *base* ) [inline], [static]

This resets all RTC registers except for the SWR bit and the RTC\_WAR and RTC\_RAR registers. The SWR bit is cleared by software explicitly clearing it.

Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

### 35.6.19 void RTC\_GetMonotonicCounter ( RTC\_Type \* *base*, uint64\_t \* *counter* )

Parameters

<i>base</i>	RTC peripheral base address
<i>counter</i>	Pointer to variable where the value is stored.

### 35.6.20 void RTC\_SetMonotonicCounter ( RTC\_Type \* *base*, uint64\_t *counter* )

The Monotonic Overflow Flag in RTC\_SR is cleared due to the API.

Parameters

<i>base</i>	RTC peripheral base address
<i>counter</i>	Counter value

### 35.6.21 status\_t RTC\_IncrementMonotonicCounter ( RTC\_Type \* *base* )

Increments the Monotonic Counter (registers RTC\_MCLR and RTC\_MCHR accordingly) by setting the monotonic counter enable (MER[MCE]) and then writing to the RTC\_MCLR register. A write to the monotonic counter low that causes it to overflow also increments the monotonic counter high.

Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

kStatus\_Success: success kStatus\_Fail: error occurred, either time invalid or monotonic overflow flag was found

### 35.6.22 static void RTC\_EnableWakeUpPin ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]

This function enable or disable RTC Wakeup Pin. The wakeup pin is optional and not available on all devices.

## Parameters

<i>base</i>	RTC_Type base pointer.
<i>enable</i>	true to enable, false to disable.

## Chapter 36

# SAI: Serial Audio Interface

### Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MCUXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `sai_handle_t` as the first parameter. Initialize the handle by calling the [SAI\\_TransferTxCreateHandle\(\)](#) or [SAI\\_TransferRxCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer. This means that the functions [SAI\\_TransferSendNonBlocking\(\)](#) and [SAI\\_TransferReceiveNonBlocking\(\)](#) set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SAI_TxIdle` and `kStatus_SAI_RxIdle` status.

### Typical configurations

#### Bit width configuration

SAI driver support 8/16/24/32bits stereo/mono raw audio data transfer. SAI EDMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI DMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI SDMA driver support 8/16/24/32bits stereo/mono raw audio data transfer.

#### Frame configuration

SAI driver support I2S, DSP, Left justified, Right justified, TDM mode. Application can call the api directly: `SAI_GetClassicI2SConfig` `SAI_GetLeftJustifiedConfig` `SAI_GetRightJustifiedConfig` `SAI_GetTDMConfig` `SAI_GetDSPConfig`

## Typical use case

### 36.3.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sai`

### 36.3.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sai`

## Modules

- [SAI Driver](#)

## SAI Driver

### 36.4.1 Overview

#### Data Structures

- struct [sai\\_config\\_t](#)  
*SAI user configuration structure. [More...](#)*
- struct [sai\\_transfer\\_format\\_t](#)  
*sai transfer format [More...](#)*
- struct [sai\\_master\\_clock\\_t](#)  
*master clock configurations [More...](#)*
- struct [sai\\_fifo\\_t](#)  
*sai fifo configurations [More...](#)*
- struct [sai\\_bit\\_clock\\_t](#)  
*sai bit clock configurations [More...](#)*
- struct [sai\\_frame\\_sync\\_t](#)  
*sai frame sync configurations [More...](#)*
- struct [sai\\_serial\\_data\\_t](#)  
*sai serial data configurations [More...](#)*
- struct [sai\\_transceiver\\_t](#)  
*sai transceiver configurations [More...](#)*
- struct [sai\\_transfer\\_t](#)  
*SAI transfer structure. [More...](#)*
- struct [sai\\_handle\\_t](#)  
*SAI handle structure. [More...](#)*

#### Macros

- #define [SAI\\_XFER\\_QUEUE\\_SIZE](#) (4U)  
*SAI transfer queue size, user can refine it according to use case.*
- #define [FSL\\_SAI\\_HAS\\_FIFO\\_EXTEND\\_FEATURE](#) 1  
*sai fifo feature*

#### Typedefs

- typedef void(\* [sai\\_transfer\\_callback\\_t](#))(I2S\_Type \*base, sai\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*SAI transfer callback prototype.*

## Enumerations

- enum {
  - kStatus\_SAI\_TxBusy = MAKE\_STATUS(kStatusGroup\_SAI, 0),
  - kStatus\_SAI\_RxBusy = MAKE\_STATUS(kStatusGroup\_SAI, 1),
  - kStatus\_SAI\_TxError = MAKE\_STATUS(kStatusGroup\_SAI, 2),
  - kStatus\_SAI\_RxError = MAKE\_STATUS(kStatusGroup\_SAI, 3),
  - kStatus\_SAI\_QueueFull = MAKE\_STATUS(kStatusGroup\_SAI, 4),
  - kStatus\_SAI\_TxIdle = MAKE\_STATUS(kStatusGroup\_SAI, 5),
  - kStatus\_SAI\_RxIdle = MAKE\_STATUS(kStatusGroup\_SAI, 6) }*\_sai\_status\_t, SAI return status.*
- enum {
  - kSAI\_Channel0Mask = 1 << 0U,
  - kSAI\_Channel1Mask = 1 << 1U,
  - kSAI\_Channel2Mask = 1 << 2U,
  - kSAI\_Channel3Mask = 1 << 3U,
  - kSAI\_Channel4Mask = 1 << 4U,
  - kSAI\_Channel5Mask = 1 << 5U,
  - kSAI\_Channel6Mask = 1 << 6U,
  - kSAI\_Channel7Mask = 1 << 7U }*\_sai\_channel\_mask, sai channel mask value, actual channel numbers is depend soc specific*
- enum sai\_protocol\_t {
  - kSAI\_BusLeftJustified = 0x0U,
  - kSAI\_BusRightJustified,
  - kSAI\_BusI2S,
  - kSAI\_BusPCMA,
  - kSAI\_BusPCMB }*Define the SAI bus type.*
- enum sai\_master\_slave\_t {
  - kSAI\_Master = 0x0U,
  - kSAI\_Slave = 0x1U,
  - kSAI\_Bclk\_Master\_FrameSync\_Slave = 0x2U,
  - kSAI\_Bclk\_Slave\_FrameSync\_Master = 0x3U }*Master or slave mode.*
- enum sai\_mono\_stereo\_t {
  - kSAI\_Stereo = 0x0U,
  - kSAI\_MonoRight,
  - kSAI\_MonoLeft }*Mono or stereo audio format.*
- enum sai\_data\_order\_t {
  - kSAI\_DataLSB = 0x0U,
  - kSAI\_DataMSB }*SAI data order, MSB or LSB.*
- enum sai\_clock\_polarity\_t {



- kSAI\_PolarityActiveHigh = 0x0U,
  - kSAI\_PolarityActiveLow = 0x1U,
  - kSAI\_SampleOnFallingEdge = 0x0U,
  - kSAI\_SampleOnRisingEdge = 0x1U }
- SAI clock polarity, active high or low.*
- enum sai\_sync\_mode\_t {
  - kSAI\_ModeAsync = 0x0U,
  - kSAI\_ModeSync }
  - Synchronous or asynchronous mode.*
- enum sai\_mclk\_source\_t {
  - kSAI\_MclkSourceSysclk = 0x0U,
  - kSAI\_MclkSourceSelect1,
  - kSAI\_MclkSourceSelect2,
  - kSAI\_MclkSourceSelect3 }
  - Master clock source.*
- enum sai\_bclk\_source\_t {
  - kSAI\_BclkSourceBusclk = 0x0U,
  - kSAI\_BclkSourceMclkOption1 = 0x1U,
  - kSAI\_BclkSourceMclkOption2 = 0x2U,
  - kSAI\_BclkSourceMclkOption3 = 0x3U,
  - kSAI\_BclkSourceMclkDiv = 0x1U,
  - kSAI\_BclkSourceOtherSai0 = 0x2U,
  - kSAI\_BclkSourceOtherSai1 = 0x3U }
  - Bit clock source.*
- enum {
  - kSAI\_WordStartInterruptEnable,
  - kSAI\_SyncErrorInterruptEnable = I2S\_TCSR\_SEIE\_MASK,
  - kSAI\_FIFOWarningInterruptEnable = I2S\_TCSR\_FWIE\_MASK,
  - kSAI\_FIFOErrorInterruptEnable = I2S\_TCSR\_FEIE\_MASK,
  - kSAI\_FIFORequestInterruptEnable = I2S\_TCSR\_FRIE\_MASK }
  - \_sai\_interrupt\_enable\_t, The SAI interrupt enable flag*
- enum {
  - kSAI\_FIFOWarningDMAEnable = I2S\_TCSR\_FWDE\_MASK,
  - kSAI\_FIFORequestDMAEnable = I2S\_TCSR\_FRDE\_MASK }
  - \_sai\_dma\_enable\_t, The DMA request sources*
- enum {
  - kSAI\_WordStartFlag = I2S\_TCSR\_WSF\_MASK,
  - kSAI\_SyncErrorFlag = I2S\_TCSR\_SEF\_MASK,
  - kSAI\_FIFOErrorFlag = I2S\_TCSR\_FEF\_MASK,
  - kSAI\_FIFORequestFlag = I2S\_TCSR\_FRF\_MASK,
  - kSAI\_FIFOWarningFlag = I2S\_TCSR\_FWF\_MASK }
  - \_sai\_flags, The SAI status flag*
- enum sai\_reset\_type\_t {
  - kSAI\_ResetTypeSoftware = I2S\_TCSR\_SR\_MASK,
  - kSAI\_ResetTypeFIFO = I2S\_TCSR\_FR\_MASK,
  - kSAI\_ResetAll = I2S\_TCSR\_SR\_MASK | I2S\_TCSR\_FR\_MASK }

*The reset type.*

- enum `sai_fifo_packing_t` {  
`kSAI_FifoPackingDisabled` = 0x0U,  
`kSAI_FifoPacking8bit` = 0x2U,  
`kSAI_FifoPacking16bit` = 0x3U }

*The SAI packing mode The mode includes 8 bit and 16 bit packing.*

- enum `sai_sample_rate_t` {  
`kSAI_SampleRate8KHz` = 8000U,  
`kSAI_SampleRate11025Hz` = 11025U,  
`kSAI_SampleRate12KHz` = 12000U,  
`kSAI_SampleRate16KHz` = 16000U,  
`kSAI_SampleRate22050Hz` = 22050U,  
`kSAI_SampleRate24KHz` = 24000U,  
`kSAI_SampleRate32KHz` = 32000U,  
`kSAI_SampleRate44100Hz` = 44100U,  
`kSAI_SampleRate48KHz` = 48000U,  
`kSAI_SampleRate96KHz` = 96000U,  
`kSAI_SampleRate192KHz` = 192000U,  
`kSAI_SampleRate384KHz` = 384000U }

*Audio sample rate.*

- enum `sai_word_width_t` {  
`kSAI_WordWidth8bits` = 8U,  
`kSAI_WordWidth16bits` = 16U,  
`kSAI_WordWidth24bits` = 24U,  
`kSAI_WordWidth32bits` = 32U }

*Audio word width.*

- enum `sai_transceiver_type_t` {  
`kSAI_Transmitter` = 0U,  
`kSAI_Receiver` = 1U }

*sai transceiver type*

- enum `sai_frame_sync_len_t` {  
`kSAI_FrameSyncLenOneBitClk` = 0U,  
`kSAI_FrameSyncLenPerWordWidth` = 1U }

*sai frame sync len*

## Driver version

- #define `FSL_SAI_DRIVER_VERSION` (MAKE\_VERSION(2, 3, 2))  
*Version 2.3.2.*

## Initialization and deinitialization

- void `SAI_TxInit` (I2S\_Type \*base, const `sai_config_t` \*config)  
*Initializes the SAI Tx peripheral.*
- void `SAI_RxInit` (I2S\_Type \*base, const `sai_config_t` \*config)

- *Initializes the SAI Rx peripheral.*
- void **SAI\_TxGetDefaultConfig** (sai\_config\_t \*config)  
*Sets the SAI Tx configuration structure to default values.*
- void **SAI\_RxGetDefaultConfig** (sai\_config\_t \*config)  
*Sets the SAI Rx configuration structure to default values.*
- void **SAI\_Init** (I2S\_Type \*base)  
*Initializes the SAI peripheral.*
- void **SAI\_Deinit** (I2S\_Type \*base)  
*De-initializes the SAI peripheral.*
- void **SAI\_TxReset** (I2S\_Type \*base)  
*Resets the SAI Tx.*
- void **SAI\_RxReset** (I2S\_Type \*base)  
*Resets the SAI Rx.*
- void **SAI\_TxEnable** (I2S\_Type \*base, bool enable)  
*Enables/disables the SAI Tx.*
- void **SAI\_RxEnable** (I2S\_Type \*base, bool enable)  
*Enables/disables the SAI Rx.*
- static void **SAI\_TxSetBitClockDirection** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave)  
*Set Rx bit clock direction.*
- static void **SAI\_RxSetBitClockDirection** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave)  
*Set Rx bit clock direction.*
- static void **SAI\_RxSetFrameSyncDirection** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave)  
*Set Rx frame sync direction.*
- static void **SAI\_TxSetFrameSyncDirection** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave)  
*Set Tx frame sync direction.*
- void **SAI\_TxSetBitClockRate** (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)  
*Transmitter bit clock rate configurations.*
- void **SAI\_RxSetBitClockRate** (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)  
*Receiver bit clock rate configurations.*
- void **SAI\_TxSetBitclockConfig** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \*config)  
*Transmitter Bit clock configurations.*
- void **SAI\_RxSetBitclockConfig** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \*config)  
*Receiver Bit clock configurations.*
- void **SAI\_SetMasterClockConfig** (I2S\_Type \*base, sai\_master\_clock\_t \*config)  
*Master clock configurations.*
- void **SAI\_TxSetFifoConfig** (I2S\_Type \*base, sai\_fifo\_t \*config)  
*SAI transmitter fifo configurations.*
- void **SAI\_RxSetFifoConfig** (I2S\_Type \*base, sai\_fifo\_t \*config)  
*SAI receiver fifo configurations.*
- void **SAI\_TxSetFrameSyncConfig** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_frame\_sync\_t \*config)  
*SAI transmitter Frame sync configurations.*
- void **SAI\_RxSetFrameSyncConfig** (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_frame\_sync\_t \*config)  
*SAI receiver Frame sync configurations.*
- void **SAI\_TxSetSerialDataConfig** (I2S\_Type \*base, sai\_serial\_data\_t \*config)

- *SAI transmitter Serial data configurations.*
- void **SAI\_RxSetSerialDataConfig** (I2S\_Type \*base, sai\_serial\_data\_t \*config)
- *SAI receiver Serial data configurations.*
- void **SAI\_TxSetConfig** (I2S\_Type \*base, sai\_transceiver\_t \*config)
- *SAI transmitter configurations.*
- void **SAI\_RxSetConfig** (I2S\_Type \*base, sai\_transceiver\_t \*config)
- *SAI receiver configurations.*
- void **SAI\_GetClassicI2SConfig** (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)
- *Get classic I2S mode configurations.*
- void **SAI\_GetLeftJustifiedConfig** (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)
- *Get left justified mode configurations.*
- void **SAI\_GetRightJustifiedConfig** (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)
- *Get right justified mode configurations.*
- void **SAI\_GetTDMConfig** (sai\_transceiver\_t \*config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, uint32\_t dataWordNum, uint32\_t saiChannelMask)
- *Get TDM mode configurations.*
- void **SAI\_GetDSPConfig** (sai\_transceiver\_t \*config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)
- *Get DSP mode configurations.*

## Status

- static uint32\_t **SAI\_TxGetStatusFlag** (I2S\_Type \*base)
- *Gets the SAI Tx status flag state.*
- static void **SAI\_TxClearStatusFlags** (I2S\_Type \*base, uint32\_t mask)
- *Clears the SAI Tx status flag state.*
- static uint32\_t **SAI\_RxGetStatusFlag** (I2S\_Type \*base)
- *Gets the SAI Rx status flag state.*
- static void **SAI\_RxClearStatusFlags** (I2S\_Type \*base, uint32\_t mask)
- *Clears the SAI Rx status flag state.*
- void **SAI\_TxSoftwareReset** (I2S\_Type \*base, sai\_reset\_type\_t type)
- *Do software reset or FIFO reset .*
- void **SAI\_RxSoftwareReset** (I2S\_Type \*base, sai\_reset\_type\_t type)
- *Do software reset or FIFO reset .*
- void **SAI\_TxSetChannelFIFOMask** (I2S\_Type \*base, uint8\_t mask)
- *Set the Tx channel FIFO enable mask.*
- void **SAI\_RxSetChannelFIFOMask** (I2S\_Type \*base, uint8\_t mask)
- *Set the Rx channel FIFO enable mask.*
- void **SAI\_TxSetDataOrder** (I2S\_Type \*base, sai\_data\_order\_t order)
- *Set the Tx data order.*
- void **SAI\_RxSetDataOrder** (I2S\_Type \*base, sai\_data\_order\_t order)
- *Set the Rx data order.*
- void **SAI\_TxSetBitClockPolarity** (I2S\_Type \*base, sai\_clock\_polarity\_t polarity)
- *Set the Tx data order.*
- void **SAI\_RxSetBitClockPolarity** (I2S\_Type \*base, sai\_clock\_polarity\_t polarity)
- *Set the Rx data order.*

- void [SAI\\_TxSetFrameSyncPolarity](#) (I2S\_Type \*base, [sai\\_clock\\_polarity\\_t](#) polarity)  
*Set the Tx data order.*
- void [SAI\\_RxSetFrameSyncPolarity](#) (I2S\_Type \*base, [sai\\_clock\\_polarity\\_t](#) polarity)  
*Set the Rx data order.*
- void [SAI\\_TxSetFIFOPacking](#) (I2S\_Type \*base, [sai\\_fifo\\_packing\\_t](#) pack)  
*Set Tx FIFO packing feature.*
- void [SAI\\_RxSetFIFOPacking](#) (I2S\_Type \*base, [sai\\_fifo\\_packing\\_t](#) pack)  
*Set Rx FIFO packing feature.*
- static void [SAI\\_TxSetFIFOErrorContinue](#) (I2S\_Type \*base, bool isEnabled)  
*Set Tx FIFO error continue.*
- static void [SAI\\_RxSetFIFOErrorContinue](#) (I2S\_Type \*base, bool isEnabled)  
*Set Rx FIFO error continue.*

## Interrupts

- static void [SAI\\_TxEnableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Enables the SAI Tx interrupt requests.*
- static void [SAI\\_RxEnableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Enables the SAI Rx interrupt requests.*
- static void [SAI\\_TxDisableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Disables the SAI Tx interrupt requests.*
- static void [SAI\\_RxDisableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Disables the SAI Rx interrupt requests.*

## DMA Control

- static void [SAI\\_TxEnableDMA](#) (I2S\_Type \*base, uint32\_t mask, bool enable)  
*Enables/disables the SAI Tx DMA requests.*
- static void [SAI\\_RxEnableDMA](#) (I2S\_Type \*base, uint32\_t mask, bool enable)  
*Enables/disables the SAI Rx DMA requests.*
- static uint32\_t [SAI\\_TxGetDataRegisterAddress](#) (I2S\_Type \*base, uint32\_t channel)  
*Gets the SAI Tx data register address.*
- static uint32\_t [SAI\\_RxGetDataRegisterAddress](#) (I2S\_Type \*base, uint32\_t channel)  
*Gets the SAI Rx data register address.*

## Bus Operations

- void [SAI\\_TxSetFormat](#) (I2S\_Type \*base, [sai\\_transfer\\_format\\_t](#) \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)  
*Configures the SAI Tx audio format.*
- void [SAI\\_RxSetFormat](#) (I2S\_Type \*base, [sai\\_transfer\\_format\\_t](#) \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)  
*Configures the SAI Rx audio format.*
- void [SAI\\_WriteBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Sends data using a blocking method.*

- void [SAI\\_WriteMultiChannelBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Sends data to multi channel using a blocking method.*
- static void [SAI\\_WriteData](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t data)  
*Writes data into SAI FIFO.*
- void [SAI\\_ReadBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Receives data using a blocking method.*
- void [SAI\\_ReadMultiChannelBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Receives multi channel data using a blocking method.*
- static uint32\_t [SAI\\_ReadData](#) (I2S\_Type \*base, uint32\_t channel)  
*Reads data from the SAI FIFO.*

## Transactional

- void [SAI\\_TransferTxCreateHandle](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)  
*Initializes the SAI Tx handle.*
- void [SAI\\_TransferRxCreateHandle](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)  
*Initializes the SAI Rx handle.*
- void [SAI\\_TransferTxSetConfig](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config)  
*SAI transmitter transfer configurations.*
- void [SAI\\_TransferRxSetConfig](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config)  
*SAI receiver transfer configurations.*
- [status\\_t](#) [SAI\\_TransferTxSetFormat](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)  
*Configures the SAI Tx audio format.*
- [status\\_t](#) [SAI\\_TransferRxSetFormat](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)  
*Configures the SAI Rx audio format.*
- [status\\_t](#) [SAI\\_TransferSendNonBlocking](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)  
*Performs an interrupt non-blocking send transfer on SAI.*
- [status\\_t](#) [SAI\\_TransferReceiveNonBlocking](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)  
*Performs an interrupt non-blocking receive transfer on SAI.*
- [status\\_t](#) [SAI\\_TransferGetSendCount](#) (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)  
*Gets a set byte count.*
- [status\\_t](#) [SAI\\_TransferGetReceiveCount](#) (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)  
*Gets a received byte count.*
- void [SAI\\_TransferAbortSend](#) (I2S\_Type \*base, sai\_handle\_t \*handle)  
*Aborts the current send.*
- void [SAI\\_TransferAbortReceive](#) (I2S\_Type \*base, sai\_handle\_t \*handle)  
*Aborts the current IRQ receive.*
- void [SAI\\_TransferTerminateSend](#) (I2S\_Type \*base, sai\_handle\_t \*handle)  
*Terminate all SAI send.*
- void [SAI\\_TransferTerminateReceive](#) (I2S\_Type \*base, sai\_handle\_t \*handle)

- *Terminate all SAI receive.*
- void [SAI\\_TransferTxHandleIRQ](#) (I2S\_Type \*base, sai\_handle\_t \*handle)  
*Tx interrupt handler.*
- void [SAI\\_TransferRxHandleIRQ](#) (I2S\_Type \*base, sai\_handle\_t \*handle)  
*Tx interrupt handler.*

## 36.4.2 Data Structure Documentation

### 36.4.2.1 struct sai\_config\_t

#### Data Fields

- [sai\\_protocol\\_t](#) protocol  
*Audio bus protocol in SAI.*
- [sai\\_sync\\_mode\\_t](#) syncMode  
*SAI sync mode, control Tx/Rx clock sync.*
- bool [mclkOutputEnable](#)  
*Master clock output enable, true means master clock divider enabled.*
- [sai\\_mclk\\_source\\_t](#) mclkSource  
*Master Clock source.*
- [sai\\_bclk\\_source\\_t](#) bclkSource  
*Bit Clock source.*
- [sai\\_master\\_slave\\_t](#) masterSlave  
*Master or slave.*

### 36.4.2.2 struct sai\_transfer\_format\_t

#### Data Fields

- uint32\_t [sampleRate\\_Hz](#)  
*Sample rate of audio data.*
- uint32\_t [bitWidth](#)  
*Data length of audio data, usually 8/16/24/32 bits.*
- [sai\\_mono\\_stereo\\_t](#) stereo  
*Mono or stereo.*
- uint32\_t [masterClockHz](#)  
*Master clock frequency in Hz.*
- uint8\_t [watermark](#)  
*Watermark value.*
- uint8\_t [channel](#)  
*Transfer start channel.*
- uint8\_t [channelMask](#)  
*enabled channel mask value, reference `_sai_channel_mask`*
- uint8\_t [endChannel](#)  
*end channel number*
- uint8\_t [channelNums](#)  
*Total enabled channel numbers.*
- [sai\\_protocol\\_t](#) protocol



- Which audio protocol used.
- bool [isFrameSyncCompact](#)  
True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

#### 36.4.2.2.0.27 Field Documentation

##### 36.4.2.2.0.27.1 bool sai\_transfer\_format\_t::isFrameSyncCompact

#### 36.4.2.3 struct sai\_master\_clock\_t

##### Data Fields

- bool [mclkOutputEnable](#)  
master clock output enable
- [sai\\_mclk\\_source\\_t](#) mclkSource  
Master Clock source.
- uint32\_t [mclkHz](#)  
target mclk frequency
- uint32\_t [mclkSourceClkHz](#)  
mclk source frequency

#### 36.4.2.4 struct sai\_fifo\_t

##### Data Fields

- bool [fifoContinueOnError](#)  
fifo continues when error occur
- [sai\\_fifo\\_packing\\_t](#) fifoPacking  
fifo packing mode
- uint8\_t [fifoWatermark](#)  
fifo watermark

#### 36.4.2.5 struct sai\_bit\_clock\_t

##### Data Fields

- bool [bclkSrcSwap](#)  
bit clock source swap
- bool [bclkInputDelay](#)  
bit clock actually used by the transmitter is delayed by the pad output delay, this has effect of decreasing the data input setup time, but increasing the data output valid time .
- [sai\\_clock\\_polarity\\_t](#) bclkPolarity  
bit clock polarity
- [sai\\_bclk\\_source\\_t](#) bclkSource  
bit Clock source



### 36.4.2.5.0.28 Field Documentation

#### 36.4.2.5.0.28.1 bool sai\_bit\_clock\_t::bclkInputDelay

### 36.4.2.6 struct sai\_frame\_sync\_t

#### Data Fields

- uint8\_t [frameSyncWidth](#)  
*frame sync width in number of bit clocks*
- bool [frameSyncEarly](#)  
*TRUE is frame sync assert one bit before the first bit of frame FALSE is frame sync assert with the first bit of the frame.*
- [sai\\_clock\\_polarity\\_t](#) [frameSyncPolarity](#)  
*frame sync polarity*

### 36.4.2.7 struct sai\_serial\_data\_t

#### Data Fields

- [sai\\_data\\_order\\_t](#) [dataOrder](#)  
*configure whether the LSB or MSB is transmitted first*
- uint8\_t [dataWord0Length](#)  
*configure the number of bits in the first word in each frame*
- uint8\_t [dataWordNLength](#)  
*configure the number of bits in the each word in each frame, except the first word*
- uint8\_t [dataWordLength](#)  
*used to record the data length for dma transfer*
- uint8\_t [dataFirstBitShifted](#)  
*Configure the bit index for the first bit transmitted for each word in the frame.*
- uint8\_t [dataWordNum](#)  
*configure the number of words in each frame*
- uint32\_t [dataMaskedWord](#)  
*configure whether the transmit word is masked*

### 36.4.2.8 struct sai\_transceiver\_t

#### Data Fields

- [sai\\_serial\\_data\\_t](#) [serialData](#)  
*serial data configurations*
- [sai\\_frame\\_sync\\_t](#) [frameSync](#)  
*ws configurations*
- [sai\\_bit\\_clock\\_t](#) [bitClock](#)  
*bit clock configurations*
- [sai\\_fifo\\_t](#) [fifo](#)  
*fifo configurations*
- [sai\\_master\\_slave\\_t](#) [masterSlave](#)  
*transceiver is master or slave*

- [sai\\_sync\\_mode\\_t syncMode](#)  
*transceiver sync mode*
- [uint8\\_t startChannel](#)  
*Transfer start channel.*
- [uint8\\_t channelMask](#)  
*enabled channel mask value, reference `_sai_channel_mask`*
- [uint8\\_t endChannel](#)  
*end channel number*
- [uint8\\_t channelNums](#)  
*Total enabled channel numbers.*

### 36.4.2.9 struct `sai_transfer_t`

#### Data Fields

- [uint8\\_t \\* data](#)  
*Data start address to transfer.*
- [size\\_t dataSize](#)  
*Transfer size.*

#### 36.4.2.9.0.29 Field Documentation

##### 36.4.2.9.0.29.1 `uint8_t* sai_transfer_t::data`

##### 36.4.2.9.0.29.2 `size_t sai_transfer_t::dataSize`

### 36.4.2.10 struct `_sai_handle`

#### Data Fields

- `I2S_Type` \* [base](#)  
*base address*
- [uint32\\_t state](#)  
*Transfer status.*
- [sai\\_transfer\\_callback\\_t](#) `callback`  
*Callback function called at transfer event.*
- `void *` [userData](#)  
*Callback parameter passed to callback function.*
- [uint8\\_t bitWidth](#)  
*Bit width for transfer, 8/16/24/32 bits.*
- [uint8\\_t channel](#)  
*Transfer start channel.*
- [uint8\\_t channelMask](#)  
*enabled channel mask value, refernece `_sai_channel_mask`*
- [uint8\\_t endChannel](#)  
*end channel number*
- [uint8\\_t channelNums](#)  
*Total enabled channel numbers.*
- [sai\\_transfer\\_t](#) `saiQueue` [`SAI_XFER_QUEUE_SIZE`]  
*Transfer queue storing queued transfer.*

- size\_t **transferSize** [**SAI\_XFER\_QUEUE\_SIZE**]  
*Data bytes need to transfer.*
- volatile uint8\_t **queueUser**  
*Index for user to queue transfer.*
- volatile uint8\_t **queueDriver**  
*Index for driver to get the transfer data and size.*
- uint8\_t **watermark**  
*Watermark value.*

### 36.4.3 Macro Definition Documentation

#### 36.4.3.1 #define SAI\_XFER\_QUEUE\_SIZE (4U)

### 36.4.4 Enumeration Type Documentation

#### 36.4.4.1 anonymous enum

Enumerator

**kStatus\_SAI\_TxBusy** SAI Tx is busy.  
**kStatus\_SAI\_RxBusy** SAI Rx is busy.  
**kStatus\_SAI\_TxError** SAI Tx FIFO error.  
**kStatus\_SAI\_RxError** SAI Rx FIFO error.  
**kStatus\_SAI\_QueueFull** SAI transfer queue is full.  
**kStatus\_SAI\_TxIdle** SAI Tx is idle.  
**kStatus\_SAI\_RxIdle** SAI Rx is idle.

#### 36.4.4.2 anonymous enum

Enumerator

**kSAI\_Channel0Mask** channel 0 mask value  
**kSAI\_Channel1Mask** channel 1 mask value  
**kSAI\_Channel2Mask** channel 2 mask value  
**kSAI\_Channel3Mask** channel 3 mask value  
**kSAI\_Channel4Mask** channel 4 mask value  
**kSAI\_Channel5Mask** channel 5 mask value  
**kSAI\_Channel6Mask** channel 6 mask value  
**kSAI\_Channel7Mask** channel 7 mask value

#### 36.4.4.3 enum sai\_protocol\_t

Enumerator

**kSAI\_BusLeftJustified** Uses left justified format.

***kSAI\_BusRightJustified*** Uses right justified format.

***kSAI\_BusI2S*** Uses I2S format.

***kSAI\_BusPCMA*** Uses I2S PCM A format.

***kSAI\_BusPCMB*** Uses I2S PCM B format.

#### 36.4.4.4 enum sai\_master\_slave\_t

Enumerator

***kSAI\_Master*** Master mode include bclk and frame sync.

***kSAI\_Slave*** Slave mode include bclk and frame sync.

***kSAI\_Bclk\_Master\_FrameSync\_Slave*** bclk in master mode, frame sync in slave mode

***kSAI\_Bclk\_Slave\_FrameSync\_Master*** bclk in slave mode, frame sync in master mode

#### 36.4.4.5 enum sai\_mono\_stereo\_t

Enumerator

***kSAI\_Stereo*** Stereo sound.

***kSAI\_MonoRight*** Only Right channel have sound.

***kSAI\_MonoLeft*** Only left channel have sound.

#### 36.4.4.6 enum sai\_data\_order\_t

Enumerator

***kSAI\_DataLSB*** LSB bit transferred first.

***kSAI\_DataMSB*** MSB bit transferred first.

#### 36.4.4.7 enum sai\_clock\_polarity\_t

Enumerator

***kSAI\_PolarityActiveHigh*** Drive outputs on rising edge.

***kSAI\_PolarityActiveLow*** Drive outputs on falling edge.

***kSAI\_SampleOnFallingEdge*** Sample inputs on falling edge.

***kSAI\_SampleOnRisingEdge*** Sample inputs on rising edge.

#### 36.4.4.8 enum sai\_sync\_mode\_t

Enumerator

- kSAI\_ModeAsync* Asynchronous mode.
- kSAI\_ModeSync* Synchronous mode (with receiver or transmit)

#### 36.4.4.9 enum sai\_mclk\_source\_t

Enumerator

- kSAI\_MclkSourceSysclk* Master clock from the system clock.
- kSAI\_MclkSourceSelect1* Master clock from source 1.
- kSAI\_MclkSourceSelect2* Master clock from source 2.
- kSAI\_MclkSourceSelect3* Master clock from source 3.

#### 36.4.4.10 enum sai\_bclk\_source\_t

Enumerator

- kSAI\_BclkSourceBusclk* Bit clock using bus clock.
- kSAI\_BclkSourceMclkOption1* Bit clock MCLK option 1.
- kSAI\_BclkSourceMclkOption2* Bit clock MCLK option2.
- kSAI\_BclkSourceMclkOption3* Bit clock MCLK option3.
- kSAI\_BclkSourceMclkDiv* Bit clock using master clock divider.
- kSAI\_BclkSourceOtherSai0* Bit clock from other SAI device.
- kSAI\_BclkSourceOtherSai1* Bit clock from other SAI device.

#### 36.4.4.11 anonymous enum

Enumerator

- kSAI\_WordStartInterruptEnable* Word start flag, means the first word in a frame detected.
- kSAI\_SyncErrorInterruptEnable* Sync error flag, means the sync error is detected.
- kSAI\_FIFOWarningInterruptEnable* FIFO warning flag, means the FIFO is empty.
- kSAI\_FIFOErrorInterruptEnable* FIFO error flag.
- kSAI\_FIFORequestInterruptEnable* FIFO request, means reached watermark.

#### 36.4.4.12 anonymous enum

Enumerator

- kSAI\_FIFOWarningDMAEnable* FIFO warning caused by the DMA request.
- kSAI\_FIFORequestDMAEnable* FIFO request caused by the DMA request.

**36.4.4.13 anonymous enum**

Enumerator

*kSAI\_WordStartFlag* Word start flag, means the first word in a frame detected.  
*kSAI\_SyncErrorFlag* Sync error flag, means the sync error is detected.  
*kSAI\_FIFOErrorFlag* FIFO error flag.  
*kSAI\_FIFOResetFlag* FIFO request flag.  
*kSAI\_FIFOWarningFlag* FIFO warning flag.

**36.4.4.14 enum sai\_reset\_type\_t**

Enumerator

*kSAI\_ResetTypeSoftware* Software reset, reset the logic state.  
*kSAI\_ResetTypeFIFO* FIFO reset, reset the FIFO read and write pointer.  
*kSAI\_ResetAll* All reset.

**36.4.4.15 enum sai\_fifo\_packing\_t**

Enumerator

*kSAI\_FifoPackingDisabled* Packing disabled.  
*kSAI\_FifoPacking8bit* 8 bit packing enabled  
*kSAI\_FifoPacking16bit* 16bit packing enabled

**36.4.4.16 enum sai\_sample\_rate\_t**

Enumerator

*kSAI\_SampleRate8KHz* Sample rate 8000 Hz.  
*kSAI\_SampleRate11025Hz* Sample rate 11025 Hz.  
*kSAI\_SampleRate12KHz* Sample rate 12000 Hz.  
*kSAI\_SampleRate16KHz* Sample rate 16000 Hz.  
*kSAI\_SampleRate22050Hz* Sample rate 22050 Hz.  
*kSAI\_SampleRate24KHz* Sample rate 24000 Hz.  
*kSAI\_SampleRate32KHz* Sample rate 32000 Hz.  
*kSAI\_SampleRate44100Hz* Sample rate 44100 Hz.  
*kSAI\_SampleRate48KHz* Sample rate 48000 Hz.  
*kSAI\_SampleRate96KHz* Sample rate 96000 Hz.  
*kSAI\_SampleRate192KHz* Sample rate 192000 Hz.  
*kSAI\_SampleRate384KHz* Sample rate 384000 Hz.

**36.4.4.17 enum sai\_word\_width\_t**

Enumerator

*kSAI\_WordWidth8bits* Audio data width 8 bits.  
*kSAI\_WordWidth16bits* Audio data width 16 bits.  
*kSAI\_WordWidth24bits* Audio data width 24 bits.  
*kSAI\_WordWidth32bits* Audio data width 32 bits.

**36.4.4.18 enum sai\_transceiver\_type\_t**

Enumerator

*kSAI\_Transmitter* sai transmitter  
*kSAI\_Receiver* sai receiver

**36.4.4.19 enum sai\_frame\_sync\_len\_t**

Enumerator

*kSAI\_FrameSyncLenOneBitClk* 1 bit clock frame sync len for DSP mode  
*kSAI\_FrameSyncLenPerWordWidth* Frame sync length decided by word width.

**36.4.5 Function Documentation****36.4.5.1 void SAI\_TxInit ( I2S\_Type \* *base*, const sai\_config\_t \* *config* )**

**Deprecated** Do not use this function. It has been superseded by [SAI\\_Init](#)

Un-gates the SAI clock, resets the module, and configures SAI Tx with a configuration structure. The configuration structure can be custom filled or set with default values by [SAI\\_TxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAIM module can cause a hard fault because the clock is not enabled.

Parameters

<i>base</i>	SAI base pointer
<i>config</i>	SAI configuration structure.

#### 36.4.5.2 void SAI\_RxInit ( I2S\_Type \* *base*, const sai\_config\_t \* *config* )

**Deprecated** Do not use this function. It has been superseded by [SAI\\_Init](#)

Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. The configuration structure can be custom filled or set with default values by [SAI\\_RxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAI module can cause a hard fault because the clock is not enabled.

Parameters

<i>base</i>	SAI base pointer
<i>config</i>	SAI configuration structure.

#### 36.4.5.3 void SAI\_TxGetDefaultConfig ( sai\_config\_t \* *config* )

**Deprecated** Do not use this function. It has been superseded by [SAI\\_GetClassicI2SConfig](#), [SAI\\_GetLeftJustifiedConfig](#) , [SAI\\_GetRightJustifiedConfig](#), [SAI\\_GetDSPConfig](#), [SAI\\_GetTDMConfig](#)

This API initializes the configuration structure for use in [SAI\\_TxConfig\(\)](#). The initialized structure can remain unchanged in [SAI\\_TxConfig\(\)](#), or it can be modified before calling [SAI\\_TxConfig\(\)](#). This is an example.

```
sai_config_t config;
SAI_TxGetDefaultConfig(&config);
```

Parameters

<i>config</i>	pointer to master configuration structure
---------------	---

#### 36.4.5.4 void SAI\_RxGetDefaultConfig ( sai\_config\_t \* *config* )

**Deprecated** Do not use this function. It has been superseded by [SAI\\_GetClassicI2SConfig](#), [SAI\\_GetLeftJustifiedConfig](#) , [SAI\\_GetRightJustifiedConfig](#), [SAI\\_GetDSPConfig](#), [SAI\\_GetTDMConfig](#)



This API initializes the configuration structure for use in SAI\_RxConfig(). The initialized structure can remain unchanged in SAI\_RxConfig() or it can be modified before calling SAI\_RxConfig(). This is an example.

```
sai_config_t config;
SAI_RxGetDefaultConfig(&config);
```

Parameters

<i>config</i>	pointer to master configuration structure
---------------	---

#### 36.4.5.5 void SAI\_Init ( I2S\_Type \* *base* )

This API gates the SAI clock. The SAI module can't operate unless SAI\_Init is called to enable the clock.

Parameters

<i>base</i>	SAI base pointer.
-------------	-------------------

#### 36.4.5.6 void SAI\_Deinit ( I2S\_Type \* *base* )

This API gates the SAI clock. The SAI module can't operate unless SAI\_TxInit or SAI\_RxInit is called to enable the clock.

Parameters

<i>base</i>	SAI base pointer.
-------------	-------------------

#### 36.4.5.7 void SAI\_TxReset ( I2S\_Type \* *base* )

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

#### 36.4.5.8 void SAI\_RxReset ( I2S\_Type \* *base* )

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

#### 36.4.5.9 void SAI\_TxEnable ( I2S\_Type \* *base*, bool *enable* )

Parameters

<i>base</i>	SAI base pointer.
<i>enable</i>	True means enable SAI Tx, false means disable.

#### 36.4.5.10 void SAI\_RxEnable ( I2S\_Type \* *base*, bool *enable* )

Parameters

<i>base</i>	SAI base pointer.
<i>enable</i>	True means enable SAI Rx, false means disable.

#### 36.4.5.11 static void SAI\_TxSetBitClockDirection ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave* ) [inline], [static]

Select bit clock direction, master or slave.

Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	reference sai_master_slave_t.

#### 36.4.5.12 static void SAI\_RxSetBitClockDirection ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave* ) [inline], [static]

Select bit clock direction, master or slave.

Parameters

---

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	reference sai_master_slave_t.

**36.4.5.13 static void SAI\_RxSetFrameSyncDirection ( I2S\_Type \* *base*,  
sai\_master\_slave\_t *masterSlave* ) [inline], [static]**

Select frame sync direction, master or slave.

Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	reference sai_master_slave_t.

**36.4.5.14 static void SAI\_TxSetFrameSyncDirection ( I2S\_Type \* *base*,  
sai\_master\_slave\_t *masterSlave* ) [inline], [static]**

Select frame sync direction, master or slave.

Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	reference sai_master_slave_t.

**36.4.5.15 void SAI\_TxSetBitClockRate ( I2S\_Type \* *base*, uint32\_t *sourceClockHz*,  
uint32\_t *sampleRate*, uint32\_t *bitWidth*, uint32\_t *channelNumbers* )**

Parameters

<i>base</i>	SAI base pointer.
<i>sourceClockHz</i>	Bit clock source frequency.
<i>sampleRate</i>	Audio data sample rate.
<i>bitWidth</i>	Audio data bitWidth.
<i>channel-Numbers</i>	Audio channel numbers.

**36.4.5.16 void SAI\_RxSetBitClockRate ( I2S\_Type \* *base*, uint32\_t *sourceClockHz*,  
uint32\_t *sampleRate*, uint32\_t *bitWidth*, uint32\_t *channelNumbers* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>sourceClockHz</i>	Bit clock source frequency.
<i>sampleRate</i>	Audio data sample rate.
<i>bitWidth</i>	Audio data bitWidth.
<i>channel-Numbers</i>	Audio channel numbers.

**36.4.5.17 void SAI\_TxSetBitclockConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_bit\_clock\_t \* *config* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	master or slave.
<i>config</i>	bit clock other configurations, can be NULL in slave mode.

**36.4.5.18 void SAI\_RxSetBitclockConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_bit\_clock\_t \* *config* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	master or slave.
<i>config</i>	bit clock other configurations, can be NULL in slave mode.

**36.4.5.19 void SAI\_SetMasterClockConfig ( I2S\_Type \* *base*, sai\_master\_clock\_t \* *config* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	master clock configurations.

**36.4.5.20 void SAI\_TxSetFifoConfig ( I2S\_Type \* *base*, sai\_fifo\_t \* *config* )**

Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	fifo configurations.

#### 36.4.5.21 void SAI\_RxSetFifoConfig ( I2S\_Type \* *base*, sai\_fifo\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	fifo configurations.

#### 36.4.5.22 void SAI\_TxSetFrameSyncConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_frame\_sync\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	master or slave.
<i>config</i>	frame sync configurations, can be NULL in slave mode.

#### 36.4.5.23 void SAI\_RxSetFrameSyncConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_frame\_sync\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>masterSlave</i>	master or slave.
<i>config</i>	frame sync configurations, can be NULL in slave mode.

#### 36.4.5.24 void SAI\_TxSetSerialDataConfig ( I2S\_Type \* *base*, sai\_serial\_data\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	serial data configurations.

#### 36.4.5.25 void SAI\_RxSetSerialDataConfig ( I2S\_Type \* *base*, sai\_serial\_data\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	serial data configurations.

#### 36.4.5.26 void SAI\_TxSetConfig ( I2S\_Type \* *base*, sai\_transceiver\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	transmitter configurations.

#### 36.4.5.27 void SAI\_RxSetConfig ( I2S\_Type \* *base*, sai\_transceiver\_t \* *config* )

Parameters

<i>base</i>	SAI base pointer.
<i>config</i>	receiver configurations.

#### 36.4.5.28 void SAI\_GetClassicI2SConfig ( sai\_transceiver\_t \* *config*, sai\_word\_width\_t *bitWidth*, sai\_mono\_stereo\_t *mode*, uint32\_t *saiChannelMask* )

Parameters

<i>config</i>	transceiver configurations.
<i>bitWidth</i>	audio data bitWidth.
<i>mode</i>	audio data channel.
<i>saiChannelMask</i>	mask value of the channel to be enable.

**36.4.5.29** void SAI\_GetLeftJustifiedConfig ( sai\_transceiver\_t \* *config*, sai\_word\_width\_t *bitWidth*, sai\_mono\_stereo\_t *mode*, uint32\_t *saiChannelMask* )

## Parameters

<i>config</i>	transceiver configurations.
<i>bitWidth</i>	audio data bitWidth.
<i>mode</i>	audio data channel.
<i>saiChannel-Mask</i>	mask value of the channel to be enable.

**36.4.5.30 void SAI\_GetRightJustifiedConfig ( sai\_transceiver\_t \* *config*,  
sai\_word\_width\_t *bitWidth*, sai\_mono\_stereo\_t *mode*, uint32\_t *saiChannelMask*  
)**

## Parameters

<i>config</i>	transceiver configurations.
<i>bitWidth</i>	audio data bitWidth.
<i>mode</i>	audio data channel.
<i>saiChannel-Mask</i>	mask value of the channel to be enable.

**36.4.5.31 void SAI\_GetTDMConfig ( sai\_transceiver\_t \* *config*, sai\_frame\_sync\_len\_t  
*frameSyncWidth*, sai\_word\_width\_t *bitWidth*, uint32\_t *dataWordNum*, uint32\_t  
*saiChannelMask* )**

## Parameters

<i>config</i>	transceiver configurations.
<i>frameSync-Width</i>	length of frame sync.
<i>bitWidth</i>	audio data word width.
<i>dataWordNum</i>	word number in one frame.
<i>saiChannel-Mask</i>	mask value of the channel to be enable.



**36.4.5.32** `void SAI_GetDSPConfig ( sai_transceiver_t * config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask )`

Note

DSP mode is also called PCM mode which support MODE A and MODE B, DSP/PCM MODE A configuration flow. RX is similiar but uses SAI\_RxSetConfig instead of SAI\_TxSetConfig:

```
* SAI_GetDSPConfig(config, kSAI_FrameSyncLenOneBitClk, bitWidth,
    kSAI_Stereo, channelMask)
* config->frameSync.frameSyncEarly = true;
* SAI_TxSetConfig(base, config)
*
```

DSP/PCM MODE B configuration flow for TX. RX is similiar but uses SAI\_RxSetConfig instead of SAI\_TxSetConfig:

```
* SAI_GetDSPConfig(config, kSAI_FrameSyncLenOneBitClk, bitWidth,
    kSAI_Stereo, channelMask)
* SAI_TxSetConfig(base, config)
*
```

Parameters

<i>config</i>	transceiver configurations.
<i>frameSync-Width</i>	length of frame sync.
<i>bitWidth</i>	audio data bitWidth.
<i>mode</i>	audio data channel.
<i>saiChannel-Mask</i>	mask value of the channel to enable.

**36.4.5.33** `static uint32_t SAI_TxGetStatusFlag ( I2S_Type * base ) [inline], [static]`

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

**36.4.5.34** `static void SAI_TxClearStatusFlags ( I2S_Type * base, uint32_t mask ) [inline], [static]`

## Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	State mask. It can be a combination of the following source if defined: <ul style="list-style-type: none"> <li>• kSAI_WordStartFlag</li> <li>• kSAI_SyncErrorFlag</li> <li>• kSAI_FIFOErrorFlag</li> </ul>

**36.4.5.35** `static uint32_t SAI_RxGetStatusFlag ( I2S_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	SAI base pointer
-------------	------------------

## Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

**36.4.5.36** `static void SAI_RxClearStatusFlags ( I2S_Type * base, uint32_t mask ) [inline], [static]`

## Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	State mask. It can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_WordStartFlag</li> <li>• kSAI_SyncErrorFlag</li> <li>• kSAI_FIFOErrorFlag</li> </ul>

**36.4.5.37** `void SAI_TxSoftwareReset ( I2S_Type * base, sai_reset_type_t type )`

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

## Parameters

<i>base</i>	SAI base pointer
<i>type</i>	Reset type, FIFO reset or software reset

**36.4.5.38 void SAI\_RxSoftwareReset ( I2S\_Type \* *base*, sai\_reset\_type\_t *type* )**

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

## Parameters

<i>base</i>	SAI base pointer
<i>type</i>	Reset type, FIFO reset or software reset

**36.4.5.39 void SAI\_TxSetChannelFIFOMask ( I2S\_Type \* *base*, uint8\_t *mask* )**

## Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

**36.4.5.40 void SAI\_RxSetChannelFIFOMask ( I2S\_Type \* *base*, uint8\_t *mask* )**

## Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

**36.4.5.41 void SAI\_TxSetDataOrder ( I2S\_Type \* *base*, sai\_data\_order\_t *order* )**

Parameters

<i>base</i>	SAI base pointer
<i>order</i>	Data order MSB or LSB

**36.4.5.42 void SAI\_RxSetDataOrder ( I2S\_Type \* *base*, sai\_data\_order\_t *order* )**

Parameters

<i>base</i>	SAI base pointer
<i>order</i>	Data order MSB or LSB

**36.4.5.43 void SAI\_TxSetBitClockPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )**

Parameters

<i>base</i>	SAI base pointer
<i>polarity</i>	

**36.4.5.44 void SAI\_RxSetBitClockPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )**

Parameters

<i>base</i>	SAI base pointer
<i>polarity</i>	

**36.4.5.45 void SAI\_TxSetFrameSyncPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )**

Parameters

---

<i>base</i>	SAI base pointer
<i>polarity</i>	

#### 36.4.5.46 void SAI\_RxSetFrameSyncPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )

Parameters

<i>base</i>	SAI base pointer
<i>polarity</i>	

#### 36.4.5.47 void SAI\_TxSetFIFOPacking ( I2S\_Type \* *base*, sai\_fifo\_packing\_t *pack* )

Parameters

<i>base</i>	SAI base pointer.
<i>pack</i>	FIFO pack type. It is element of sai_fifo_packing_t.

#### 36.4.5.48 void SAI\_RxSetFIFOPacking ( I2S\_Type \* *base*, sai\_fifo\_packing\_t *pack* )

Parameters

<i>base</i>	SAI base pointer.
<i>pack</i>	FIFO pack type. It is element of sai_fifo_packing_t.

#### 36.4.5.49 static void SAI\_TxSetFIFOErrorContinue ( I2S\_Type \* *base*, bool *isEnabled* ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

Parameters

---

<i>base</i>	SAI base pointer.
<i>isEnabled</i>	Is FIFO error continue enabled, true means enable, false means disable.

#### 36.4.5.50 static void SAI\_RxSetFIFOErrorContinue ( I2S\_Type \* *base*, bool *isEnabled* ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

Parameters

<i>base</i>	SAI base pointer.
<i>isEnabled</i>	Is FIFO error continue enabled, true means enable, false means disable.

#### 36.4.5.51 static void SAI\_TxEnableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul>

#### 36.4.5.52 static void SAI\_RxEnableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul>

#### 36.4.5.53 static void SAI\_TxDisableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul>

#### 36.4.5.54 static void SAI\_RxDisableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul>

**36.4.5.55** `static void SAI_TxEnableDMA ( I2S_Type * base, uint32_t mask, bool enable )`  
`[inline], [static]`



## Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	DMA source The parameter can be combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_FIFOWarningDMAEnable</li> <li>• kSAI_FIFOResultDMAEnable</li> </ul>
<i>enable</i>	True means enable DMA, false means disable DMA.

#### 36.4.5.56 static void SAI\_RxEnableDMA ( I2S\_Type \* *base*, uint32\_t *mask*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	DMA source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_FIFOWarningDMAEnable</li> <li>• kSAI_FIFOResultDMAEnable</li> </ul>
<i>enable</i>	True means enable DMA, false means disable DMA.

#### 36.4.5.57 static uint32\_t SAI\_TxGetDataRegisterAddress ( I2S\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

## Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Which data channel used.

## Returns

data register address.

#### 36.4.5.58 static uint32\_t SAI\_RxGetDataRegisterAddress ( I2S\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

## Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Which data channel used.

## Returns

data register address.

**36.4.5.59 void SAI\_TxSetFormat ( I2S\_Type \* *base*, sai\_transfer\_format\_t \* *format*, uint32\_t *mclkSourceClockHz*, uint32\_t *bclkSourceClockHz* )**

**Deprecated** Do not use this function. It has been superceded by [SAI\\_TxSetConfig](#)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

## Parameters

<i>base</i>	SAI base pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

**36.4.5.60 void SAI\_RxSetFormat ( I2S\_Type \* *base*, sai\_transfer\_format\_t \* *format*, uint32\_t *mclkSourceClockHz*, uint32\_t *bclkSourceClockHz* )**

**Deprecated** Do not use this function. It has been superceded by [SAI\\_RxSetConfig](#)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

## Parameters

<i>base</i>	SAI base pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

**36.4.5.61 void SAI\_WriteBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )**

Note

This function blocks by polling until data is ready to be sent.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>bitWidth</i>	How many bits in an audio word; usually 8/16/24/32 bits.
<i>buffer</i>	Pointer to the data to be written.
<i>size</i>	Bytes to be written.

**36.4.5.62 void SAI\_WriteMultiChannelBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *channelMask*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )**

Note

This function blocks by polling until data is ready to be sent.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>channelMask</i>	channel mask.
<i>bitWidth</i>	How many bits in an audio word; usually 8/16/24/32 bits.
<i>buffer</i>	Pointer to the data to be written.
<i>size</i>	Bytes to be written.

**36.4.5.63 static void SAI\_WriteData ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *data* )  
[inline], [static]**

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>data</i>	Data needs to be written.

**36.4.5.64 void SAI\_ReadBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )**

Note

This function blocks by polling until data is ready to be sent.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>bitWidth</i>	How many bits in an audio word; usually 8/16/24/32 bits.
<i>buffer</i>	Pointer to the data to be read.
<i>size</i>	Bytes to be read.

**36.4.5.65 void SAI\_ReadMultiChannelBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *channelMask*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )**

Note

This function blocks by polling until data is ready to be sent.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>channelMask</i>	channel mask.
<i>bitWidth</i>	How many bits in an audio word; usually 8/16/24/32 bits.
<i>buffer</i>	Pointer to the data to be read.
<i>size</i>	Bytes to be read.

**36.4.5.66 static uint32\_t SAI\_ReadData ( I2S\_Type \* *base*, uint32\_t *channel* )  
[inline], [static]**

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.

Returns

Data in SAI FIFO.

**36.4.5.67 void SAI\_TransferTxCreateHandle ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI handle pointer.
<i>callback</i>	Pointer to the user callback function.
<i>userData</i>	User parameter passed to the callback function

**36.4.5.68 void SAI\_TransferRxCreateHandle ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>callback</i>	Pointer to the user callback function.
<i>userData</i>	User parameter passed to the callback function.

**36.4.5.69 void SAI\_TransferTxSetConfig ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transceiver\_t \* *config* )**

This function initializes the Tx, include bit clock, frame sync, master clock, serial data and fifo configurations.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>config</i>	transmitter configurations.

#### 36.4.5.70 void SAI\_TransferRxSetConfig ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transceiver\_t \* *config* )

This function initializes the Rx, include bit clock, frame sync, master clock, serial data and fifo configurations.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>config</i>	receiver configurations.

#### 36.4.5.71 status\_t SAI\_TransferTxSetFormat ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_format\_t \* *format*, uint32\_t *mclkSourceClockHz*, uint32\_t *bclkSourceClockHz* )

**Deprecated** Do not use this function. It has been superceded by [SAI\\_TransferTxSetConfig](#)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

## Returns

Status of this function. Return value is the status\_t.

**36.4.5.72** `status_t SAI_TransferRxSetFormat ( I2S_Type * base, sai_handle_t * handle, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz )`

**Deprecated** Do not use this function. It has been superseded by [SAI\\_TransferRxSetConfig](#)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

Returns

Status of this function. Return value is one of `status_t`.

**36.4.5.73** `status_t SAI_TransferSendNonBlocking ( I2S_Type * base, sai_handle_t * handle, sai_transfer_t * xfer )`

Note

This API returns immediately after the transfer initiates. Call the `SAI_TxGetTransferStatusIRQ` to poll the transfer status and check whether the transfer is finished. If the return status is not `kStatus_-SAI_Busy`, the transfer is finished.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the <code>sai_handle_t</code> structure which stores the transfer state.
<i>xfer</i>	Pointer to the <a href="#">sai_transfer_t</a> structure.

## Return values

<i>kStatus_Success</i>	Successfully started the data receive.
<i>kStatus_SAI_TxBusy</i>	Previous receive still not finished.
<i>kStatus_InvalidArgument</i>	The input parameter is invalid.

#### 36.4.5.74 **status\_t SAI\_TransferReceiveNonBlocking ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_t \* *xfer* )**

## Note

This API returns immediately after the transfer initiates. Call the SAI\_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_SAI\_Busy, the transfer is finished.

## Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.
<i>xfer</i>	Pointer to the <a href="#">sai_transfer_t</a> structure.

## Return values

<i>kStatus_Success</i>	Successfully started the data receive.
<i>kStatus_SAI_RxBusy</i>	Previous receive still not finished.
<i>kStatus_InvalidArgument</i>	The input parameter is invalid.

#### 36.4.5.75 **status\_t SAI\_TransferGetSendCount ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, size\_t \* *count* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.
<i>count</i>	Bytes count sent.



Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

#### 36.4.5.76 **status\_t SAI\_TransferGetReceiveCount ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.
<i>count</i>	Bytes count received.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

#### 36.4.5.77 **void SAI\_TransferAbortSend ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )**

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.

#### 36.4.5.78 **void SAI\_TransferAbortReceive ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )**

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

## Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.

**36.4.5.79 void SAI\_TransferTerminateSend ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )**

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortSend.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

**36.4.5.80 void SAI\_TransferTerminateReceive ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )**

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortReceive.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

**36.4.5.81 void SAI\_TransferTxHandleIRQ ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure.

**36.4.5.82 void SAI\_TransferRxHandleIRQ ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )**

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure.

## Chapter 37

# SDHC: Secure Digital Host Controller Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Secure Digital Host Controller (SDHC) module of MCUXpresso SDK devices.

### Typical use case

#### 37.2.1 SDHC Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sdhc`

### Data Structures

- struct `sdhc_adma2_descriptor_t`  
*Defines the ADMA2 descriptor structure. [More...](#)*
- struct `sdhc_capability_t`  
*SDHC capability information. [More...](#)*
- struct `sdhc_transfer_config_t`  
*Card transfer configuration. [More...](#)*
- struct `sdhc_boot_config_t`  
*Data structure to configure the MMC boot feature. [More...](#)*
- struct `sdhc_config_t`  
*Data structure to initialize the SDHC. [More...](#)*
- struct `sdhc_data_t`  
*Card data descriptor. [More...](#)*
- struct `sdhc_command_t`  
*Card command descriptor. [More...](#)*
- struct `sdhc_transfer_t`  
*Transfer state. [More...](#)*
- struct `sdhc_transfer_callback_t`  
*SDHC callback functions. [More...](#)*
- struct `sdhc_handle_t`  
*SDHC handle. [More...](#)*
- struct `sdhc_host_t`  
*SDHC host descriptor. [More...](#)*

### Macros

- #define `SDHC_MAX_BLOCK_COUNT` (SDHC\_BLKATTR\_BLKCNT\_MASK >> SDHC\_BLKATTR\_BLKCNT\_SHIFT)  
*Maximum block count can be set one time.*
- #define `SDHC_ADMA1_ADDRESS_ALIGN` (4096U)  
*The alignment size for ADDRESS filed in ADMA1's descriptor.*

- #define `SDHC_ADMA1_LENGTH_ALIGN` (4096U)  
*The alignment size for LENGTH field in ADMA1's descriptor.*
- #define `SDHC_ADMA2_ADDRESS_ALIGN` (4U)  
*The alignment size for ADDRESS field in ADMA2's descriptor.*
- #define `SDHC_ADMA2_LENGTH_ALIGN` (4U)  
*The alignment size for LENGTH field in ADMA2's descriptor.*
- #define `SDHC_ADMA1_DESCRIPTOR_ADDRESS_SHIFT` (12U)  
*The bit shift for ADDRESS field in ADMA1's descriptor.*
- #define `SDHC_ADMA1_DESCRIPTOR_ADDRESS_MASK` (0xFFFFFU)  
*The bit mask for ADDRESS field in ADMA1's descriptor.*
- #define `SDHC_ADMA1_DESCRIPTOR_LENGTH_SHIFT` (12U)  
*The bit shift for LENGTH field in ADMA1's descriptor.*
- #define `SDHC_ADMA1_DESCRIPTOR_LENGTH_MASK` (0xFFFFU)  
*The mask for LENGTH field in ADMA1's descriptor.*
- #define `SDHC_ADMA1_DESCRIPTOR_MAX_LENGTH_PER_ENTRY` (SDHC\_ADMA1\_DESCRIPTOR\_LENGTH\_MASK + 1U - 4096U)  
*The maximum value of LENGTH field in ADMA1's descriptor.*
- #define `SDHC_ADMA2_DESCRIPTOR_LENGTH_SHIFT` (16U)  
*The bit shift for LENGTH field in ADMA2's descriptor.*
- #define `SDHC_ADMA2_DESCRIPTOR_LENGTH_MASK` (0xFFFFFUL)  
*The bit mask for LENGTH field in ADMA2's descriptor.*
- #define `SDHC_ADMA2_DESCRIPTOR_MAX_LENGTH_PER_ENTRY` (SDHC\_ADMA2\_DESCRIPTOR\_LENGTH\_MASK)  
*The maximum value of LENGTH field in ADMA2's descriptor.*

## Typedefs

- typedef uint32\_t `sdhc_adma1_descriptor_t`  
*Defines the adma1 descriptor structure.*
- typedef status\_t(\* `sdhc_transfer_function_t`)(SDHC\_Type \*base, `sdhc_transfer_t` \*content)  
*SDHC transfer function.*

## Enumerations

- enum {  
`kStatus_SDHC_BusyTransferring` = MAKE\_STATUS(kStatusGroup\_SDHC, 0U),  
`kStatus_SDHC_PrepareAdmaDescriptorFailed` = MAKE\_STATUS(kStatusGroup\_SDHC, 1U),  
`kStatus_SDHC_SendCommandFailed` = MAKE\_STATUS(kStatusGroup\_SDHC, 2U),  
`kStatus_SDHC_TransferDataFailed` = MAKE\_STATUS(kStatusGroup\_SDHC, 3U),  
`kStatus_SDHC_DMADDataBufferAddrNotAlign`,  
`kStatus_SDHC_TransferCommandComplete` = MAKE\_STATUS(kStatusGroup\_SDHC, 5U),  
`kStatus_SDHC_TransferDataComplete` = MAKE\_STATUS(kStatusGroup\_SDHC, 6U) }  
*\_sdhc\_status SDHC status*
- enum {

```

kSDHC_SupportAdmaFlag = SDHC_HTCAPBLT_ADMAS_MASK,
kSDHC_SupportHighSpeedFlag = SDHC_HTCAPBLT_HSS_MASK,
kSDHC_SupportDmaFlag = SDHC_HTCAPBLT_DMAS_MASK,
kSDHC_SupportSuspendResumeFlag = SDHC_HTCAPBLT_SRS_MASK,
kSDHC_SupportV330Flag = SDHC_HTCAPBLT_VS33_MASK,
kSDHC_Support4BitFlag = (SDHC_HTCAPBLT_MBL_SHIFT << 0U),
kSDHC_Support8BitFlag = (SDHC_HTCAPBLT_MBL_SHIFT << 1U) }
    _sdhc_capability_flag Host controller capabilities flag mask
• enum {
    kSDHC_WakeupEventOnCardInt = SDHC_PROCTL_WECINT_MASK,
    kSDHC_WakeupEventOnCardInsert = SDHC_PROCTL_WECINS_MASK,
    kSDHC_WakeupEventOnCardRemove = SDHC_PROCTL_WECRM_MASK,
    kSDHC_WakeupEventsAll }
    _sdhc_wakeup_event Wakeup event mask
• enum {
    kSDHC_ResetAll = SDHC_SYSCTL_RSTA_MASK,
    kSDHC_ResetCommand = SDHC_SYSCTL_RSTC_MASK,
    kSDHC_ResetData = SDHC_SYSCTL_RSTD_MASK,
    kSDHC_ResetsAll = (kSDHC_ResetAll | kSDHC_ResetCommand | kSDHC_ResetData) }
    _sdhc_reset Reset type mask
• enum {
    kSDHC_EnableDmaFlag = SDHC_XFERTYP_DMAEN_MASK,
    kSDHC_CommandTypeSuspendFlag = (SDHC_XFERTYP_CMDTYP(1U)),
    kSDHC_CommandTypeResumeFlag = (SDHC_XFERTYP_CMDTYP(2U)),
    kSDHC_CommandTypeAbortFlag = (SDHC_XFERTYP_CMDTYP(3U)),
    kSDHC_EnableBlockCountFlag = SDHC_XFERTYP_BCEN_MASK,
    kSDHC_EnableAutoCommand12Flag = SDHC_XFERTYP_AC12EN_MASK,
    kSDHC_DataReadFlag = SDHC_XFERTYP_DTDSEL_MASK,
    kSDHC_MultipleBlockFlag = SDHC_XFERTYP_MSBSEL_MASK,
    kSDHC_ResponseLength136Flag = SDHC_XFERTYP_RSPTYP(1U),
    kSDHC_ResponseLength48Flag = SDHC_XFERTYP_RSPTYP(2U),
    kSDHC_ResponseLength48BusyFlag = SDHC_XFERTYP_RSPTYP(3U),
    kSDHC_EnableCrcCheckFlag = SDHC_XFERTYP_CCCEN_MASK,
    kSDHC_EnableIndexCheckFlag = SDHC_XFERTYP_CICEN_MASK,
    kSDHC_DataPresentFlag = SDHC_XFERTYP_DPSEL_MASK }
    _sdhc_transfer_flag Transfer flag mask
• enum {

```

```

kSDHC_CommandInhibitFlag = SDHC_PRSTAT_CIHB_MASK,
kSDHC_DataInhibitFlag = SDHC_PRSTAT_CDIHB_MASK,
kSDHC_DataLineActiveFlag = SDHC_PRSTAT_DLA_MASK,
kSDHC_SdClockStableFlag = SDHC_PRSTAT_SDSTB_MASK,
kSDHC_WriteTransferActiveFlag = SDHC_PRSTAT_WTA_MASK,
kSDHC_ReadTransferActiveFlag = SDHC_PRSTAT_RTA_MASK,
kSDHC_BufferWriteEnableFlag = SDHC_PRSTAT_BWEN_MASK,
kSDHC_BufferReadEnableFlag = SDHC_PRSTAT_BREN_MASK,
kSDHC_CardInsertedFlag = SDHC_PRSTAT_CINS_MASK,
kSDHC_CommandLineLevelFlag = SDHC_PRSTAT_CLSL_MASK,
kSDHC_Data0LineLevelFlag = (1U << 24U),
kSDHC_Data1LineLevelFlag = (1U << 25U),
kSDHC_Data2LineLevelFlag = (1U << 26U),
kSDHC_Data3LineLevelFlag = (1U << 27U),
kSDHC_Data4LineLevelFlag = (1U << 28U),
kSDHC_Data5LineLevelFlag = (1U << 29U),
kSDHC_Data6LineLevelFlag = (1U << 30U),
kSDHC_Data7LineLevelFlag = (int)(1U << 31U) }
_sdhc_present_status_flag Present status flag mask
• enum {
kSDHC_CommandCompleteFlag = SDHC_IRQSTAT_CC_MASK,
kSDHC_DataCompleteFlag = SDHC_IRQSTAT_TC_MASK,
kSDHC_BlockGapEventFlag = SDHC_IRQSTAT_BGE_MASK,
kSDHC_DmaCompleteFlag = SDHC_IRQSTAT_DINT_MASK,
kSDHC_BufferWriteReadyFlag = SDHC_IRQSTAT_BWR_MASK,
kSDHC_BufferReadReadyFlag = SDHC_IRQSTAT_BRR_MASK,
kSDHC_CardInsertionFlag = SDHC_IRQSTAT_CINS_MASK,
kSDHC_CardRemovalFlag = SDHC_IRQSTAT_CRM_MASK,
kSDHC_CardInterruptFlag = SDHC_IRQSTAT_CINT_MASK,
kSDHC_CommandTimeoutFlag = SDHC_IRQSTAT_CTOE_MASK,
kSDHC_CommandCrcErrorFlag = SDHC_IRQSTAT_CCE_MASK,
kSDHC_CommandEndBitErrorFlag = SDHC_IRQSTAT_CEBE_MASK,
kSDHC_CommandIndexErrorFlag = SDHC_IRQSTAT_CIE_MASK,
kSDHC_DataTimeoutFlag = SDHC_IRQSTAT_DTOE_MASK,
kSDHC_DataCrcErrorFlag = SDHC_IRQSTAT_DCE_MASK,
kSDHC_DataEndBitErrorFlag = SDHC_IRQSTAT_DEBE_MASK,
kSDHC_AutoCommand12ErrorFlag = SDHC_IRQSTAT_AC12E_MASK,
kSDHC_DmaErrorFlag = SDHC_IRQSTAT_DMAE_MASK,
kSDHC_CommandErrorFlag,
kSDHC_DataErrorFlag,
kSDHC_ErrorFlag = (kSDHC_CommandErrorFlag | kSDHC_DataErrorFlag | kSDHC_DmaError-
Flag),
kSDHC_DataFlag,
kSDHC_DataDMAFlag = (kSDHC_DataCompleteFlag | kSDHC_DataErrorFlag | kSDHC_Dma-

```

```

ErrorFlag),
kSDHC_CommandFlag = (kSDHC_CommandErrorFlag | kSDHC_CommandCompleteFlag),
kSDHC_CardDetectFlag = (kSDHC_CardInsertionFlag | kSDHC_CardRemovalFlag),
kSDHC_AllInterruptFlags }
    _sdhc_interrupt_status_flag Interrupt status flag mask
• enum {
    kSDHC_AutoCommand12NotExecutedFlag = SDHC_AC12ERR_AC12NE_MASK,
    kSDHC_AutoCommand12TimeoutFlag = SDHC_AC12ERR_AC12TOE_MASK,
    kSDHC_AutoCommand12EndBitErrorFlag = SDHC_AC12ERR_AC12EBE_MASK,
    kSDHC_AutoCommand12CrcErrorFlag = SDHC_AC12ERR_AC12CE_MASK,
    kSDHC_AutoCommand12IndexErrorFlag = SDHC_AC12ERR_AC12IE_MASK,
    kSDHC_AutoCommand12NotIssuedFlag = SDHC_AC12ERR_CNIBAC12E_MASK }
    _sdhc_auto_command12_error_status_flag Auto CMD12 error status flag mask
• enum {
    kSDHC_AdmaLenghMismatchFlag = SDHC_ADMAES_ADMALME_MASK,
    kSDHC_AdmaDescriptorErrorFlag = SDHC_ADMAES_ADMADCE_MASK }
    _sdhc_adma_error_status_flag ADMA error status flag mask
• enum sdhc_adma_error_state_t {
    kSDHC_AdmaErrorStateStopDma = 0x00U,
    kSDHC_AdmaErrorStateFetchDescriptor = 0x01U,
    kSDHC_AdmaErrorStateChangeAddress = 0x02U,
    kSDHC_AdmaErrorStateTransferData = 0x03U }
    ADMA error state.
• enum {
    kSDHC_ForceEventAutoCommand12NotExecuted = SDHC_FEVT_AC12NE_MASK,
    kSDHC_ForceEventAutoCommand12Timeout = SDHC_FEVT_AC12TOE_MASK,
    kSDHC_ForceEventAutoCommand12CrcError = SDHC_FEVT_AC12CE_MASK,
    kSDHC_ForceEventEndBitError = SDHC_FEVT_AC12EBE_MASK,
    kSDHC_ForceEventAutoCommand12IndexError = SDHC_FEVT_AC12IE_MASK,
    kSDHC_ForceEventAutoCommand12NotIssued = SDHC_FEVT_CNIBAC12E_MASK,
    kSDHC_ForceEventCommandTimeout = SDHC_FEVT_CTOE_MASK,
    kSDHC_ForceEventCommandCrcError = SDHC_FEVT_CCE_MASK,
    kSDHC_ForceEventCommandEndBitError = SDHC_FEVT_CEBE_MASK,
    kSDHC_ForceEventCommandIndexError = SDHC_FEVT_CIE_MASK,
    kSDHC_ForceEventDataTimeout = SDHC_FEVT_DTOE_MASK,
    kSDHC_ForceEventDataCrcError = SDHC_FEVT_DCE_MASK,
    kSDHC_ForceEventDataEndBitError = SDHC_FEVT_DEBE_MASK,
    kSDHC_ForceEventAutoCommand12Error = SDHC_FEVT_AC12E_MASK,
    kSDHC_ForceEventCardInt = (int)SDHC_FEVT_CINT_MASK,
    kSDHC_ForceEventDmaError = SDHC_FEVT_DMAE_MASK,
    kSDHC_ForceEventsAll }
    _sdhc_force_event Force event bit position
• enum sdhc_data_bus_width_t {
    kSDHC_DataBusWidth1Bit = 0U,
    kSDHC_DataBusWidth4Bit = 1U,
    kSDHC_DataBusWidth8Bit = 2U }

```



- *Data transfer width.*  
enum `sdhc_endian_mode_t` {  
    `kSDHC_EndianModeBig` = 0U,  
    `kSDHC_EndianModeHalfWordBig` = 1U,  
    `kSDHC_EndianModeLittle` = 2U }
- *Endian mode.*  
enum `sdhc_dma_mode_t` {  
    `kSDHC_DmaModeNo` = 0U,  
    `kSDHC_DmaModeAdma1` = 1U,  
    `kSDHC_DmaModeAdma2` = 2U }
- *DMA mode.*  
enum {  
    `kSDHC_StopAtBlockGapFlag` = 0x01,  
    `kSDHC_ReadWaitControlFlag` = 0x02,  
    `kSDHC_InterruptAtBlockGapFlag` = 0x04,  
    `kSDHC_ExactBlockNumberReadFlag` = 0x08 }
- *\_sdhc\_sdio\_control\_flag SDIO control flag mask*  
enum `sdhc_boot_mode_t` {  
    `kSDHC_BootModeNormal` = 0U,  
    `kSDHC_BootModeAlternative` = 1U }
- *MMC card boot mode.*  
enum `sdhc_card_command_type_t` {  
    `kCARD_CommandTypeNormal` = 0U,  
    `kCARD_CommandTypeSuspend` = 1U,  
    `kCARD_CommandTypeResume` = 2U,  
    `kCARD_CommandTypeAbort` = 3U }
- *The command type.*  
enum `sdhc_card_response_type_t` {  
    `kCARD_ResponseTypeNone` = 0U,  
    `kCARD_ResponseTypeR1` = 1U,  
    `kCARD_ResponseTypeR1b` = 2U,  
    `kCARD_ResponseTypeR2` = 3U,  
    `kCARD_ResponseTypeR3` = 4U,  
    `kCARD_ResponseTypeR4` = 5U,  
    `kCARD_ResponseTypeR5` = 6U,  
    `kCARD_ResponseTypeR5b` = 7U,  
    `kCARD_ResponseTypeR6` = 8U,  
    `kCARD_ResponseTypeR7` = 9U }
- *The command response type.*  
enum {

```

kSDHC_Adma1DescriptorValidFlag = (1U << 0U),
kSDHC_Adma1DescriptorEndFlag = (1U << 1U),
kSDHC_Adma1DescriptorInterruptFlag = (1U << 2U),
kSDHC_Adma1DescriptorActivity1Flag = (1U << 4U),
kSDHC_Adma1DescriptorActivity2Flag = (1U << 5U),
kSDHC_Adma1DescriptorTypeNop = (kSDHC_Adma1DescriptorValidFlag),
kSDHC_Adma1DescriptorTypeTransfer,
kSDHC_Adma1DescriptorTypeLink,
kSDHC_Adma1DescriptorTypeSetLength }
    _sdhc_adma1_descriptor_flag The mask for the control/status field in ADMA1 descriptor
• enum {
    kSDHC_Adma2DescriptorValidFlag = (1U << 0U),
    kSDHC_Adma2DescriptorEndFlag = (1U << 1U),
    kSDHC_Adma2DescriptorInterruptFlag = (1U << 2U),
    kSDHC_Adma2DescriptorActivity1Flag = (1U << 4U),
    kSDHC_Adma2DescriptorActivity2Flag = (1U << 5U),
    kSDHC_Adma2DescriptorTypeNop = (kSDHC_Adma2DescriptorValidFlag),
    kSDHC_Adma2DescriptorTypeReserved,
    kSDHC_Adma2DescriptorTypeTransfer,
    kSDHC_Adma2DescriptorTypeLink }
    _sdhc_adma2_descriptor_flag ADMA1 descriptor control and status mask

```

## Driver version

- #define **FSL\_SDHC\_DRIVER\_VERSION** (**MAKE\_VERSION**(2U, 1U, 12U))  
Driver version 2.1.12.

## Initialization and deinitialization

- void **SDHC\_Init** (SDHC\_Type \*base, const **sdhc\_config\_t** \*config)  
*SDHC module initialization function.*
- void **SDHC\_Deinit** (SDHC\_Type \*base)  
*Deinitializes the SDHC.*
- bool **SDHC\_Reset** (SDHC\_Type \*base, uint32\_t mask, uint32\_t timeout)  
*Resets the SDHC.*

## DMA Control

- **status\_t** **SDHC\_SetAdmaTableConfig** (SDHC\_Type \*base, **sdhc\_dma\_mode\_t** dmaMode, uint32\_t \*table, uint32\_t tableWords, const uint32\_t \*data, uint32\_t dataBytes)  
*Sets the ADMA descriptor table configuration.*

## Interrupts

- static void **SDHC\_EnableInterruptStatus** (SDHC\_Type \*base, uint32\_t mask)  
*Enables the interrupt status.*
- static void **SDHC\_DisableInterruptStatus** (SDHC\_Type \*base, uint32\_t mask)  
*Disables the interrupt status.*

- static void [SDHC\\_EnableInterruptSignal](#) (SDHC\_Type \*base, uint32\_t mask)  
*Enables the interrupt signal corresponding to the interrupt status flag.*
- static void [SDHC\\_DisableInterruptSignal](#) (SDHC\_Type \*base, uint32\_t mask)  
*Disables the interrupt signal corresponding to the interrupt status flag.*

## Status

- static uint32\_t [SDHC\\_GetEnabledInterruptStatusFlags](#) (SDHC\_Type \*base)  
*Gets the enabled interrupt status.*
- static uint32\_t [SDHC\\_GetInterruptStatusFlags](#) (SDHC\_Type \*base)  
*Gets the current interrupt status.*
- static void [SDHC\\_ClearInterruptStatusFlags](#) (SDHC\_Type \*base, uint32\_t mask)  
*Clears a specified interrupt status.*
- static uint32\_t [SDHC\\_GetAutoCommand12ErrorStatusFlags](#) (SDHC\_Type \*base)  
*Gets the status of auto command 12 error.*
- static uint32\_t [SDHC\\_GetAdmaErrorStatusFlags](#) (SDHC\_Type \*base)  
*Gets the status of the ADMA error.*
- static uint32\_t [SDHC\\_GetPresentStatusFlags](#) (SDHC\_Type \*base)  
*Gets a present status.*

## Bus Operations

- void [SDHC\\_GetCapability](#) (SDHC\_Type \*base, [sdhc\\_capability\\_t](#) \*capability)  
*Gets the capability information.*
- static void [SDHC\\_EnableSdClock](#) (SDHC\_Type \*base, bool enable)  
*Enables or disables the SD bus clock.*
- uint32\_t [SDHC\\_SetSdClock](#) (SDHC\_Type \*base, uint32\_t srcClock\_Hz, uint32\_t busClock\_Hz)  
*Sets the SD bus clock frequency.*
- bool [SDHC\\_SetCardActive](#) (SDHC\_Type \*base, uint32\_t timeout)  
*Sends 80 clocks to the card to set it to the active state.*
- static void [SDHC\\_SetDataBusWidth](#) (SDHC\_Type \*base, [sdhc\\_data\\_bus\\_width\\_t](#) width)  
*Sets the data transfer width.*
- static void [SDHC\\_CardDetectByData3](#) (SDHC\_Type \*base, bool enable)  
*detect card insert status.*
- void [SDHC\\_SetTransferConfig](#) (SDHC\_Type \*base, const [sdhc\\_transfer\\_config\\_t](#) \*config)  
*Sets the card transfer-related configuration.*
- static uint32\_t [SDHC\\_GetCommandResponse](#) (SDHC\_Type \*base, uint32\_t index)  
*Gets the command response.*
- static void [SDHC\\_WriteData](#) (SDHC\_Type \*base, uint32\_t data)  
*Fills the data port.*
- static uint32\_t [SDHC\\_ReadData](#) (SDHC\_Type \*base)  
*Retrieves the data from the data port.*
- static void [SDHC\\_EnableWakeupEvent](#) (SDHC\_Type \*base, uint32\_t mask, bool enable)  
*Enables or disables a wakeup event in low-power mode.*
- static void [SDHC\\_EnableCardDetectTest](#) (SDHC\_Type \*base, bool enable)  
*Enables or disables the card detection level for testing.*
- static void [SDHC\\_SetCardDetectTestLevel](#) (SDHC\_Type \*base, bool high)  
*Sets the card detection test level.*
- void [SDHC\\_EnableSdioControl](#) (SDHC\_Type \*base, uint32\_t mask, bool enable)  
*Enables or disables the SDIO card control.*
- static void [SDHC\\_SetContinueRequest](#) (SDHC\_Type \*base)

- Restarts a transaction which has stopped at the block GAP for the SDIO card.
- void [SDHC\\_SetMmcBootConfig](#) (SDHC\_Type \*base, const [sdhc\\_boot\\_config\\_t](#) \*config)  
Configures the MMC boot feature.
- static void [SDHC\\_SetForceEvent](#) (SDHC\_Type \*base, uint32\_t mask)  
Forces generating events according to the given mask.

## Transactional

- [status\\_t SDHC\\_TransferBlocking](#) (SDHC\_Type \*base, uint32\_t \*admaTable, uint32\_t admaTableWords, [sdhc\\_transfer\\_t](#) \*transfer)  
Transfers the command/data using a blocking method.
- void [SDHC\\_TransferCreateHandle](#) (SDHC\_Type \*base, [sdhc\\_handle\\_t](#) \*handle, const [sdhc\\_transfer\\_callback\\_t](#) \*callback, void \*userData)  
Creates the SDHC handle.
- [status\\_t SDHC\\_TransferNonBlocking](#) (SDHC\_Type \*base, [sdhc\\_handle\\_t](#) \*handle, uint32\_t \*admaTable, uint32\_t admaTableWords, [sdhc\\_transfer\\_t](#) \*transfer)  
Transfers the command/data using an interrupt and an asynchronous method.
- void [SDHC\\_TransferHandleIRQ](#) (SDHC\_Type \*base, [sdhc\\_handle\\_t](#) \*handle)  
IRQ handler for the SDHC.

## Data Structure Documentation

### 37.3.1 struct sdhc\_adma2\_descriptor\_t

#### Data Fields

- uint32\_t [attribute](#)  
The control and status field.
- const uint32\_t \* [address](#)  
The address field.

### 37.3.2 struct sdhc\_capability\_t

Defines a structure to save the capability information of SDHC.

#### Data Fields

- uint32\_t [specVersion](#)  
Specification version.
- uint32\_t [vendorVersion](#)  
Vendor version.
- uint32\_t [maxBlockLength](#)  
Maximum block length united as byte.
- uint32\_t [maxBlockCount](#)  
Maximum block count can be set one time.
- uint32\_t [flags](#)  
Capability flags to indicate the support information([\\_sdhc\\_capability\\_flag](#))

### 37.3.3 struct sdhc\_transfer\_config\_t

Define structure to configure the transfer-related command index/argument/flags and data block size/data block numbers. This structure needs to be filled each time a command is sent to the card.

#### Data Fields

- size\_t [dataBlockSize](#)  
*Data block size.*
- uint32\_t [dataBlockCount](#)  
*Data block count.*
- uint32\_t [commandArgument](#)  
*Command argument.*
- uint32\_t [commandIndex](#)  
*Command index.*
- uint32\_t [flags](#)  
*Transfer flags(\_sdhc\_transfer\_flag)*

### 37.3.4 struct sdhc\_boot\_config\_t

#### Data Fields

- uint32\_t [ackTimeoutCount](#)  
*Timeout value for the boot ACK.*
- [sdhc\\_boot\\_mode\\_t](#) [bootMode](#)  
*Boot mode selection.*
- uint32\_t [blockCount](#)  
*Stop at block gap value of automatic mode.*
- bool [enableBootAck](#)  
*Enable or disable boot ACK.*
- bool [enableBoot](#)  
*Enable or disable fast boot.*
- bool [enableAutoStopAtBlockGap](#)  
*Enable or disable auto stop at block gap function in boot period.*

#### 37.3.4.0.0.30 Field Documentation

##### 37.3.4.0.0.30.1 uint32\_t sdhc\_boot\_config\_t::ackTimeoutCount

The available range is 0 ~ 15.

##### 37.3.4.0.0.30.2 sdhc\_boot\_mode\_t sdhc\_boot\_config\_t::bootMode

##### 37.3.4.0.0.30.3 uint32\_t sdhc\_boot\_config\_t::blockCount

Available range is 0 ~ 65535.

### 37.3.5 struct sdhc\_config\_t

#### Data Fields

- bool [cardDetectDat3](#)  
*Enable DAT3 as card detection pin.*
- [sdhc\\_endian\\_mode\\_t](#) [endianMode](#)  
*Endian mode.*
- [sdhc\\_dma\\_mode\\_t](#) [dmaMode](#)  
*DMA mode.*
- uint32\_t [readWatermarkLevel](#)  
*Watermark level for DMA read operation.*
- uint32\_t [writeWatermarkLevel](#)  
*Watermark level for DMA write operation.*

#### 37.3.5.0.0.31 Field Documentation

##### 37.3.5.0.0.31.1 uint32\_t sdhc\_config\_t::readWatermarkLevel

Available range is 1 ~ 128.

##### 37.3.5.0.0.31.2 uint32\_t sdhc\_config\_t::writeWatermarkLevel

Available range is 1 ~ 128.

### 37.3.6 struct sdhc\_data\_t

Defines a structure to contain data-related attribute. 'enableIgnoreError' is used for the case that upper card driver want to ignore the error event to read/write all the data not to stop read/write immediately when error event happen for example bus testing procedure for MMC card.

#### Data Fields

- bool [enableAutoCommand12](#)  
*Enable auto CMD12.*
- bool [enableIgnoreError](#)  
*Enable to ignore error event to read/write all the data.*
- size\_t [blockSize](#)  
*Block size.*
- uint32\_t [blockCount](#)  
*Block count.*
- uint32\_t \* [rxData](#)  
*Buffer to save data read.*
- const uint32\_t \* [txData](#)  
*Data buffer to write.*

### 37.3.7 struct sdhc\_command\_t

Define card command-related attribute.

#### Data Fields

- uint32\_t [index](#)  
*Command index.*
- uint32\_t [argument](#)  
*Command argument.*
- [sdhc\\_card\\_command\\_type\\_t](#) type  
*Command type.*
- [sdhc\\_card\\_response\\_type\\_t](#) responseType  
*Command response type.*
- uint32\_t [response](#) [4U]  
*Response for this command.*
- uint32\_t [responseErrorFlags](#)  
*response error flag, the flag which need to check the command reponse*

### 37.3.8 struct sdhc\_transfer\_t

#### Data Fields

- [sdhc\\_data\\_t](#) \* data  
*Data to transfer.*
- [sdhc\\_command\\_t](#) \* command  
*Command to send.*

### 37.3.9 struct sdhc\_transfer\_callback\_t

#### Data Fields

- void(\* [CardInserted](#) )(SDHC\_Type \*base, void \*userData)  
*Card inserted occurs when DAT3/CD pin is for card detect.*
- void(\* [CardRemoved](#) )(SDHC\_Type \*base, void \*userData)  
*Card removed occurs.*
- void(\* [SdioInterrupt](#) )(SDHC\_Type \*base, void \*userData)  
*SDIO card interrupt occurs.*
- void(\* [SdioBlockGap](#) )(SDHC\_Type \*base, void \*userData)  
*SDIO card stopped at block gap occurs.*
- void(\* [TransferComplete](#) )(SDHC\_Type \*base, sdhc\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*Transfer complete callback.*

### 37.3.10 struct \_sdhc\_handle

SDHC handle typedef.

Defines the structure to save the SDHC state information and callback function. The detailed interrupt status when sending a command or transferring data can be obtained from the interruptFlags field by using the mask defined in sdhc\_interrupt\_flag\_t.

Note

All the fields except interruptFlags and transferredWords must be allocated by the user.

#### Data Fields

- [sdhc\\_data\\_t](#) \*volatile data  
*Data to transfer.*
- [sdhc\\_command\\_t](#) \*volatile command  
*Command to send.*
- volatile uint32\_t transferredWords  
*Words transferred by DATAPORT way.*
- [sdhc\\_transfer\\_callback\\_t](#) callback  
*Callback function.*
- void \* userData  
*Parameter for transfer complete callback.*

### 37.3.11 struct sdhc\_host\_t

#### Data Fields

- SDHC\_Type \* base  
*SDHC peripheral base address.*
- uint32\_t sourceClock\_Hz  
*SDHC source clock frequency united in Hz.*
- [sdhc\\_config\\_t](#) config  
*SDHC configuration.*
- [sdhc\\_capability\\_t](#) capability  
*SDHC capability information.*
- [sdhc\\_transfer\\_function\\_t](#) transfer  
*SDHC transfer function.*

## Macro Definition Documentation

### 37.4.1 #define FSL\_SDHC\_DRIVER\_VERSION (MAKE\_VERSION(2U, 1U, 12U))



## Typedef Documentation

### 37.5.1 typedef uint32\_t sdhc\_adma1\_descriptor\_t

### 37.5.2 typedef status\_t(\* sdhc\_transfer\_function\_t)(SDHC\_Type \*base, sdhc\_transfer\_t \*content)

## Enumeration Type Documentation

### 37.6.1 anonymous enum

#### Enumerator

*kStatus\_SDHC\_BusyTransferring* Transfer is on-going.  
*kStatus\_SDHC\_PrepareAdmaDescriptorFailed* Set DMA descriptor failed.  
*kStatus\_SDHC\_SendCommandFailed* Send command failed.  
*kStatus\_SDHC\_TransferDataFailed* Transfer data failed.  
*kStatus\_SDHC\_DMADDataBufferAddrNotAlign* data buffer addr not align in DMA mode  
*kStatus\_SDHC\_TransferCommandComplete* command transfer complete  
*kStatus\_SDHC\_TransferDataComplete* data transfer complete

### 37.6.2 anonymous enum

#### Enumerator

*kSDHC\_SupportAdmaFlag* Support ADMA.  
*kSDHC\_SupportHighSpeedFlag* Support high-speed.  
*kSDHC\_SupportDmaFlag* Support DMA.  
*kSDHC\_SupportSuspendResumeFlag* Support suspend/resume.  
*kSDHC\_SupportV330Flag* Support voltage 3.3V.  
*kSDHC\_Support4BitFlag* Support 4 bit mode.  
*kSDHC\_Support8BitFlag* Support 8 bit mode.

### 37.6.3 anonymous enum

#### Enumerator

*kSDHC\_WakeupEventOnCardInt* Wakeup on card interrupt.  
*kSDHC\_WakeupEventOnCardInsert* Wakeup on card insertion.  
*kSDHC\_WakeupEventOnCardRemove* Wakeup on card removal.  
*kSDHC\_WakeupEventsAll* All wakeup events.

### 37.6.4 anonymous enum

Enumerator

*kSDHC\_ResetAll* Reset all except card detection.

*kSDHC\_ResetCommand* Reset command line.

*kSDHC\_ResetData* Reset data line.

*kSDHC\_ResetsAll* All reset types.

### 37.6.5 anonymous enum

Enumerator

*kSDHC\_EnableDmaFlag* Enable DMA.

*kSDHC\_CommandTypeSuspendFlag* Suspend command.

*kSDHC\_CommandTypeResumeFlag* Resume command.

*kSDHC\_CommandTypeAbortFlag* Abort command.

*kSDHC\_EnableBlockCountFlag* Enable block count.

*kSDHC\_EnableAutoCommand12Flag* Enable auto CMD12.

*kSDHC\_DataReadFlag* Enable data read.

*kSDHC\_MultipleBlockFlag* Multiple block data read/write.

*kSDHC\_ResponseLength136Flag* 136 bit response length

*kSDHC\_ResponseLength48Flag* 48 bit response length

*kSDHC\_ResponseLength48BusyFlag* 48 bit response length with busy status

*kSDHC\_EnableCrcCheckFlag* Enable CRC check.

*kSDHC\_EnableIndexCheckFlag* Enable index check.

*kSDHC\_DataPresentFlag* Data present flag.

### 37.6.6 anonymous enum

Enumerator

*kSDHC\_CommandInhibitFlag* Command inhibit.

*kSDHC\_DataInhibitFlag* Data inhibit.

*kSDHC\_DataLineActiveFlag* Data line active.

*kSDHC\_SdClockStableFlag* SD bus clock stable.

*kSDHC\_WriteTransferActiveFlag* Write transfer active.

*kSDHC\_ReadTransferActiveFlag* Read transfer active.

*kSDHC\_BufferWriteEnableFlag* Buffer write enable.

*kSDHC\_BufferReadEnableFlag* Buffer read enable.

*kSDHC\_CardInsertedFlag* Card inserted.

*kSDHC\_CommandLineLevelFlag* Command line signal level.

*kSDHC\_Data0LineLevelFlag* Data0 line signal level.

*kSDHC\_Data1LineLevelFlag* Data1 line signal level.

*kSDHC\_Data2LineLevelFlag* Data2 line signal level.  
*kSDHC\_Data3LineLevelFlag* Data3 line signal level.  
*kSDHC\_Data4LineLevelFlag* Data4 line signal level.  
*kSDHC\_Data5LineLevelFlag* Data5 line signal level.  
*kSDHC\_Data6LineLevelFlag* Data6 line signal level.  
*kSDHC\_Data7LineLevelFlag* Data7 line signal level.

### 37.6.7 anonymous enum

Enumerator

*kSDHC\_CommandCompleteFlag* Command complete.  
*kSDHC\_DataCompleteFlag* Data complete.  
*kSDHC\_BlockGapEventFlag* Block gap event.  
*kSDHC\_DmaCompleteFlag* DMA interrupt.  
*kSDHC\_BufferWriteReadyFlag* Buffer write ready.  
*kSDHC\_BufferReadReadyFlag* Buffer read ready.  
*kSDHC\_CardInsertionFlag* Card inserted.  
*kSDHC\_CardRemovalFlag* Card removed.  
*kSDHC\_CardInterruptFlag* Card interrupt.  
*kSDHC\_CommandTimeoutFlag* Command timeout error.  
*kSDHC\_CommandCrcErrorFlag* Command CRC error.  
*kSDHC\_CommandEndBitErrorFlag* Command end bit error.  
*kSDHC\_CommandIndexErrorFlag* Command index error.  
*kSDHC\_DataTimeoutFlag* Data timeout error.  
*kSDHC\_DataCrcErrorFlag* Data CRC error.  
*kSDHC\_DataEndBitErrorFlag* Data end bit error.  
*kSDHC\_AutoCommand12ErrorFlag* Auto CMD12 error.  
*kSDHC\_DmaErrorFlag* DMA error.  
*kSDHC\_CommandErrorFlag* Command error.  
*kSDHC\_DataErrorFlag* Data error.  
*kSDHC\_ErrorFlag* All error.  
*kSDHC\_DataFlag* Data interrupts.  
*kSDHC\_DataDMAFlag* Data interrupts.  
*kSDHC\_CommandFlag* Command interrupts.  
*kSDHC\_CardDetectFlag* Card detection interrupts.  
*kSDHC\_AllInterruptFlags* All flags mask.

### 37.6.8 anonymous enum

Enumerator

*kSDHC\_AutoCommand12NotExecutedFlag* Not executed error.  
*kSDHC\_AutoCommand12TimeoutFlag* Timeout error.

***kSDHC\_AutoCommand12EndBitErrorFlag*** End bit error.  
***kSDHC\_AutoCommand12CrcErrorFlag*** CRC error.  
***kSDHC\_AutoCommand12IndexErrorFlag*** Index error.  
***kSDHC\_AutoCommand12NotIssuedFlag*** Not issued error.

### 37.6.9 anonymous enum

Enumerator

***kSDHC\_AdmaLenghMismatchFlag*** Length mismatch error.  
***kSDHC\_AdmaDescriptorErrorFlag*** Descriptor error.

### 37.6.10 enum sdhc\_adma\_error\_state\_t

This state is the detail state when ADMA error has occurred.

Enumerator

***kSDHC\_AdmaErrorStateStopDma*** Stop DMA.  
***kSDHC\_AdmaErrorStateFetchDescriptor*** Fetch descriptor.  
***kSDHC\_AdmaErrorStateChangeAddress*** Change address.  
***kSDHC\_AdmaErrorStateTransferData*** Transfer data.

### 37.6.11 anonymous enum

Enumerator

***kSDHC\_ForceEventAutoCommand12NotExecuted*** Auto CMD12 not executed error.  
***kSDHC\_ForceEventAutoCommand12Timeout*** Auto CMD12 timeout error.  
***kSDHC\_ForceEventAutoCommand12CrcError*** Auto CMD12 CRC error.  
***kSDHC\_ForceEventEndBitError*** Auto CMD12 end bit error.  
***kSDHC\_ForceEventAutoCommand12IndexError*** Auto CMD12 index error.  
***kSDHC\_ForceEventAutoCommand12NotIssued*** Auto CMD12 not issued error.  
***kSDHC\_ForceEventCommandTimeout*** Command timeout error.  
***kSDHC\_ForceEventCommandCrcError*** Command CRC error.  
***kSDHC\_ForceEventCommandEndBitError*** Command end bit error.  
***kSDHC\_ForceEventCommandIndexError*** Command index error.  
***kSDHC\_ForceEventDataTimeout*** Data timeout error.  
***kSDHC\_ForceEventDataCrcError*** Data CRC error.  
***kSDHC\_ForceEventDataEndBitError*** Data end bit error.  
***kSDHC\_ForceEventAutoCommand12Error*** Auto CMD12 error.  
***kSDHC\_ForceEventCardInt*** Card interrupt.  
***kSDHC\_ForceEventDmaError*** Dma error.

*kSDHC\_ForceEventsAll* All force event flags mask.

### 37.6.12 enum sdhc\_data\_bus\_width\_t

Enumerator

*kSDHC\_DataBusWidth1Bit* 1-bit mode

*kSDHC\_DataBusWidth4Bit* 4-bit mode

*kSDHC\_DataBusWidth8Bit* 8-bit mode

### 37.6.13 enum sdhc\_endian\_mode\_t

Enumerator

*kSDHC\_EndianModeBig* Big endian mode.

*kSDHC\_EndianModeHalfWordBig* Half word big endian mode.

*kSDHC\_EndianModeLittle* Little endian mode.

### 37.6.14 enum sdhc\_dma\_mode\_t

Enumerator

*kSDHC\_DmaModeNo* No DMA.

*kSDHC\_DmaModeAdma1* ADMA1 is selected.

*kSDHC\_DmaModeAdma2* ADMA2 is selected.

### 37.6.15 anonymous enum

Enumerator

*kSDHC\_StopAtBlockGapFlag* Stop at block gap.

*kSDHC\_ReadWaitControlFlag* Read wait control.

*kSDHC\_InterruptAtBlockGapFlag* Interrupt at block gap.

*kSDHC\_ExactBlockNumberReadFlag* Exact block number read.

### 37.6.16 enum sdhc\_boot\_mode\_t

Enumerator

*kSDHC\_BootModeNormal* Normal boot.

*kSDHC\_BootModeAlternative* Alternative boot.

### 37.6.17 enum sdhc\_card\_command\_type\_t

Enumerator

*kCARD\_CommandTypeNormal* Normal command.  
*kCARD\_CommandTypeSuspend* Suspend command.  
*kCARD\_CommandTypeResume* Resume command.  
*kCARD\_CommandTypeAbort* Abort command.

### 37.6.18 enum sdhc\_card\_response\_type\_t

Define the command response type from card to host controller.

Enumerator

*kCARD\_ResponseTypeNone* Response type: none.  
*kCARD\_ResponseTypeR1* Response type: R1.  
*kCARD\_ResponseTypeR1b* Response type: R1b.  
*kCARD\_ResponseTypeR2* Response type: R2.  
*kCARD\_ResponseTypeR3* Response type: R3.  
*kCARD\_ResponseTypeR4* Response type: R4.  
*kCARD\_ResponseTypeR5* Response type: R5.  
*kCARD\_ResponseTypeR5b* Response type: R5b.  
*kCARD\_ResponseTypeR6* Response type: R6.  
*kCARD\_ResponseTypeR7* Response type: R7.

### 37.6.19 anonymous enum

Enumerator

*kSDHC\_Adma1DescriptorValidFlag* Valid flag.  
*kSDHC\_Adma1DescriptorEndFlag* End flag.  
*kSDHC\_Adma1DescriptorInterruptFlag* Interrupt flag.  
*kSDHC\_Adma1DescriptorActivity1Flag* Activity 1 flag.  
*kSDHC\_Adma1DescriptorActivity2Flag* Activity 2 flag.  
*kSDHC\_Adma1DescriptorTypeNop* No operation.  
*kSDHC\_Adma1DescriptorTypeTransfer* Transfer data.  
*kSDHC\_Adma1DescriptorTypeLink* Link descriptor.  
*kSDHC\_Adma1DescriptorTypeSetLength* Set data length.

### 37.6.20 anonymous enum

Enumerator

*kSDHC\_Adma2DescriptorValidFlag* Valid flag.  
*kSDHC\_Adma2DescriptorEndFlag* End flag.  
*kSDHC\_Adma2DescriptorInterruptFlag* Interrupt flag.  
*kSDHC\_Adma2DescriptorActivity1Flag* Activity 1 mask.  
*kSDHC\_Adma2DescriptorActivity2Flag* Activity 2 mask.  
*kSDHC\_Adma2DescriptorTypeNop* No operation.  
*kSDHC\_Adma2DescriptorTypeReserved* Reserved.  
*kSDHC\_Adma2DescriptorTypeTransfer* Transfer type.  
*kSDHC\_Adma2DescriptorTypeLink* Link type.

## Function Documentation

### 37.7.1 void SDHC\_Init ( SDHC\_Type \* *base*, const sdhc\_config\_t \* *config* )

Configures the SDHC according to the user configuration.

Example:

```
sdhc_config_t config;
config.cardDetectDat3 = false;
config.endianMode = kSDHC_EndianModeLittle;
config.dmaMode = kSDHC_DmaModeAdma2;
config.readWatermarkLevel = 128U;
config.writeWatermarkLevel = 128U;
SDHC_Init(SDHC, &config);
```

Parameters

<i>base</i>	SDHC peripheral base address.
<i>config</i>	SDHC configuration information.

Return values

<i>kStatus_Success</i>	Operate successfully.
------------------------	-----------------------

### 37.7.2 void SDHC\_Deinit ( SDHC\_Type \* *base* )

## Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

### 37.7.3 bool SDHC\_Reset ( SDHC\_Type \* *base*, uint32\_t *mask*, uint32\_t *timeout* )

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	The reset type mask(_sdhc_reset).
<i>timeout</i>	Timeout for reset.

## Return values

<i>true</i>	Reset successfully.
<i>false</i>	Reset failed.

### 37.7.4 status\_t SDHC\_SetAdmaTableConfig ( SDHC\_Type \* *base*, sdhc\_dma\_mode\_t *dmaMode*, uint32\_t \* *table*, uint32\_t *tableWords*, const uint32\_t \* *data*, uint32\_t *dataBytes* )

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>dmaMode</i>	DMA mode.
<i>table</i>	ADMA table address.
<i>tableWords</i>	ADMA table buffer length united as Words.
<i>data</i>	Data buffer address.
<i>dataBytes</i>	Data length united as bytes.

## Return values

<i>kStatus_OutOfRange</i>	ADMA descriptor table length isn't enough to describe data.
---------------------------	---



<i>kStatus_Success</i>	Operate successfully.
------------------------	-----------------------

### 37.7.5 static void SDHC\_EnableInterruptStatus ( SDHC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	Interrupt status flags mask(_sdhc_interrupt_status_flag).

### 37.7.6 static void SDHC\_DisableInterruptStatus ( SDHC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	The interrupt status flags mask(_sdhc_interrupt_status_flag).

### 37.7.7 static void SDHC\_EnableInterruptSignal ( SDHC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	The interrupt status flags mask(_sdhc_interrupt_status_flag).

### 37.7.8 static void SDHC\_DisableInterruptSignal ( SDHC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	The interrupt status flags mask(_sdhc_interrupt_status_flag).

**37.7.9 static uint32\_t SDHC\_GetEnabledInterruptStatusFlags ( SDHC\_Type \* *base* ) [inline], [static]**

Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

Returns

Current interrupt status flags mask(\_sdhc\_interrupt\_status\_flag).

**37.7.10 static uint32\_t SDHC\_GetInterruptStatusFlags ( SDHC\_Type \* *base* ) [inline], [static]**

Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

Returns

Current interrupt status flags mask(\_sdhc\_interrupt\_status\_flag).

**37.7.11 static void SDHC\_ClearInterruptStatusFlags ( SDHC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	The interrupt status flags mask(_sdhc_interrupt_status_flag).

**37.7.12 static uint32\_t SDHC\_GetAutoCommand12ErrorStatusFlags ( SDHC\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

## Returns

Auto command 12 error status flags mask(`_sdhc_auto_command12_error_status_flag`).

### 37.7.13 **static uint32\_t SDHC\_GetAdmaErrorStatusFlags ( SDHC\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

## Returns

ADMA error status flags mask(`_sdhc_adma_error_status_flag`).

### 37.7.14 **static uint32\_t SDHC\_GetPresentStatusFlags ( SDHC\_Type \* *base* ) [inline], [static]**

This function gets the present SDHC's status except for an interrupt status and an error status.

## Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

## Returns

Present SDHC's status flags mask(`_sdhc_present_status_flag`).

### 37.7.15 **void SDHC\_GetCapability ( SDHC\_Type \* *base*, sdhc\_capability\_t \* *capability* )**

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>capability</i>	Structure to save capability information.

**37.7.16 static void SDHC\_EnableSdClock ( SDHC\_Type \* *base*, bool *enable* )**  
**[inline], [static]**

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>enable</i>	True to enable, false to disable.

**37.7.17 uint32\_t SDHC\_SetSdClock ( SDHC\_Type \* *base*, uint32\_t *srcClock\_Hz*,  
uint32\_t *busClock\_Hz* )**

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>srcClock_Hz</i>	SDHC source clock frequency united in Hz.
<i>busClock_Hz</i>	SD bus clock frequency united in Hz.

## Returns

The nearest frequency of *busClock\_Hz* configured to SD bus.

**37.7.18 bool SDHC\_SetCardActive ( SDHC\_Type \* *base*, uint32\_t *timeout* )**

This function must be called each time the card is inserted to ensure that the card can receive the command correctly.

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>timeout</i>	Timeout to initialize card.

Return values

<i>true</i>	Set card active successfully.
<i>false</i>	Set card active failed.

### 37.7.19 static void SDHC\_SetDataBusWidth ( SDHC\_Type \* *base*, sdhc\_data\_bus\_width\_t *width* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>width</i>	Data transfer width.

### 37.7.20 static void SDHC\_CardDetectByData3 ( SDHC\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>enable</i>	Enable/disable flag.

### 37.7.21 void SDHC\_SetTransferConfig ( SDHC\_Type \* *base*, const sdhc\_transfer\_config\_t \* *config* )

This function fills the card transfer-related command argument/transfer flag/data size. The command and data are sent by SDHC after calling this function.

Example:

```
sdhc_transfer_config_t transferConfig;
transferConfig.dataBlockSize = 512U;
transferConfig.dataBlockCount = 2U;
transferConfig.commandArgument = 0x01AAU;
transferConfig.commandIndex = 8U;
transferConfig.flags |= (kSDHC_EnableDmaFlag |
    kSDHC_EnableAutoCommand12Flag |
    kSDHC_MultipleBlockFlag);
SDHC_SetTransferConfig(SDHC, &transferConfig);
```

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>config</i>	Command configuration structure.

### 37.7.22 static uint32\_t SDHC\_GetCommandResponse ( SDHC\_Type \* *base*, uint32\_t *index* ) [inline], [static]

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>index</i>	The index of response register, range from 0 to 3.

## Returns

Response register transfer.

### 37.7.23 static void SDHC\_WriteData ( SDHC\_Type \* *base*, uint32\_t *data* ) [inline], [static]

This function is used to implement the data transfer by Data Port instead of DMA.

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>data</i>	The data about to be sent.

### 37.7.24 static uint32\_t SDHC\_ReadData ( SDHC\_Type \* *base* ) [inline], [static]

This function is used to implement the data transfer by Data Port instead of DMA.

## Parameters

---

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

Returns

The data has been read.

**37.7.25 static void SDHC\_EnableWakeupEvent ( SDHC\_Type \* *base*, uint32\_t *mask*, bool *enable* ) [inline], [static]**

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	Wakeup events mask(_sdhc_wakeup_event).
<i>enable</i>	True to enable, false to disable.

**37.7.26 static void SDHC\_EnableCardDetectTest ( SDHC\_Type \* *base*, bool *enable* ) [inline], [static]**

Parameters

<i>base</i>	SDHC peripheral base address.
<i>enable</i>	True to enable, false to disable.

**37.7.27 static void SDHC\_SetCardDetectTestLevel ( SDHC\_Type \* *base*, bool *high* ) [inline], [static]**

This function sets the card detection test level to indicate whether the card is inserted into the SDHC when DAT[3]/ CD pin is selected as a card detection pin. This function can also assert the pin logic when DAT[3]/CD pin is selected as the card detection pin.

Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

<i>high</i>	True to set the card detect level to high.
-------------	--

**37.7.28** `void SDHC_EnableSdioControl ( SDHC_Type * base, uint32_t mask, bool enable )`

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	SDIO card control flags mask(_sdhc_sdio_control_flag).
<i>enable</i>	True to enable, false to disable.

**37.7.29** `static void SDHC_SetContinueRequest ( SDHC_Type * base ) [inline], [static]`

Parameters

<i>base</i>	SDHC peripheral base address.
-------------	-------------------------------

**37.7.30** `void SDHC_SetMmcBootConfig ( SDHC_Type * base, const sdhc_boot_config_t * config )`

Example:

```
sdhc_boot_config_t config;
config.ackTimeoutCount = 4;
config.bootMode = kSDHC_BootModeNormal;
config.blockCount = 5;
config.enableBootAck = true;
config.enableBoot = true;
config.enableAutoStopAtBlockGap = true;
SDHC_SetMmcBootConfig(SDHC, &config);
```

Parameters



<i>base</i>	SDHC peripheral base address.
<i>config</i>	The MMC boot configuration information.

### 37.7.31 static void SDHC\_SetForceEvent ( SDHC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

<i>base</i>	SDHC peripheral base address.
<i>mask</i>	The force events mask(_sdhc_force_event).

### 37.7.32 status\_t SDHC\_TransferBlocking ( SDHC\_Type \* *base*, uint32\_t \* *admaTable*, uint32\_t *admaTableWords*, sdhc\_transfer\_t \* *transfer* )

This function waits until the command response/data is received or the SDHC encounters an error by polling the status flag. This function support non word align data addr transfer support, if data buffer addr is not align in DMA mode, the API will continue finish the transfer by polling IO directly The application must not call this API in multiple threads at the same time. Because of that this API doesn't support the re-entry mechanism.

Note

There is no need to call the API 'SDHC\_TransferCreateHandle' when calling this API.

Parameters

<i>base</i>	SDHC peripheral base address.
<i>admaTable</i>	ADMA table address, can't be null if transfer way is ADMA1/ADMA2.
<i>admaTable- Words</i>	ADMA table length united as words, can't be 0 if transfer way is ADMA1/ADMA2.
<i>transfer</i>	Transfer content.

Return values

<i>kStatus_InvalidArgument</i>	Argument is invalid.
<i>kStatus_SDHC_Prepare-AdmaDescriptorFailed</i>	Prepare ADMA descriptor failed.
<i>kStatus_SDHC_Send-CommandFailed</i>	Send command failed.
<i>kStatus_SDHC_Transfer-DataFailed</i>	Transfer data failed.
<i>kStatus_Success</i>	Operate successfully.

**37.7.33 void SDHC\_TransferCreateHandle ( SDHC\_Type \* *base*, sdhc\_handle\_t \* *handle*, const sdhc\_transfer\_callback\_t \* *callback*, void \* *userData* )**

Parameters

<i>base</i>	SDHC peripheral base address.
<i>handle</i>	SDHC handle pointer.
<i>callback</i>	Structure pointer to contain all callback functions.
<i>userData</i>	Callback function parameter.

**37.7.34 status\_t SDHC\_TransferNonBlocking ( SDHC\_Type \* *base*, sdhc\_handle\_t \* *handle*, uint32\_t \* *admaTable*, uint32\_t *admaTableWords*, sdhc\_transfer\_t \* *transfer* )**

This function sends a command and data and returns immediately. It doesn't wait the transfer complete or encounter an error. This function support non word align data addr transfer support, if data buffer addr is not align in DMA mode, the API will continue finish the transfer by polling IO directly The application must not call this API in multiple threads at the same time. Because of that this API doesn't support the re-entry mechanism.

Note

Call the API 'SDHC\_TransferCreateHandle' when calling this API.

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>handle</i>	SDHC handle.
<i>admaTable</i>	ADMA table address, can't be null if transfer way is ADMA1/ADMA2.
<i>admaTable- Words</i>	ADMA table length united as words, can't be 0 if transfer way is ADMA1/ADMA2.
<i>transfer</i>	Transfer content.

## Return values

<i>kStatus_InvalidArgument</i>	Argument is invalid.
<i>kStatus_SDHC_Busy- Transferring</i>	Busy transferring.
<i>kStatus_SDHC_Prep- AdmaDescriptorFailed</i>	Prepare ADMA descriptor failed.
<i>kStatus_Success</i>	Operate successfully.

### 37.7.35 void SDHC\_TransferHandleIRQ ( SDHC\_Type \* *base*, sdhc\_handle\_t \* *handle* )

This function deals with the IRQs on the given host controller.

## Parameters

<i>base</i>	SDHC peripheral base address.
<i>handle</i>	SDHC handle.

## Chapter 38

# SDRAMC: Synchronous DRAM Controller Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Synchronous DRAM Controller block of MCUXpresso SDK devices.

## SDRAMC: Synchronous DRAM Controller Driver

### 38.2.1 SDRAM Controller Basic Operation

The SDRAM controller commands include the initialization MRS command, precharge command, enter/exit self-refresh command, and enable/disable auto-refresh command. Use the [SDRAMC\\_SendCommand\(\)](#) to send these commands to SDRAM to initialize it. The [SDRAMC\\_EnableWriteProtect\(\)](#) is provided to enable/disable the write protection. The [SDRAMC\\_EnableOperateValid\(\)](#) is provided to enable/disable the operation valid.

### Typical use case

This example shows how to use the SDRAM Controller driver to initialize the external 16 bit port-size 8-column SDRAM chip. Initialize the SDRAM controller and run the initialization sequence. The external SDRAM is initialized and the SDRAM read and write is available.

First, initialize the SDRAM Controller. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sdramc Then, run the initialization sequence.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sdramc

### Data Structures

- struct [sdramc\\_blockctl\\_config\\_t](#)  
*SDRAM controller block control configuration structure. [More...](#)*
- struct [sdramc\\_refresh\\_config\\_t](#)  
*SDRAM controller refresh timing configuration structure. [More...](#)*
- struct [sdramc\\_config\\_t](#)  
*SDRAM controller configuration structure. [More...](#)*

### Enumerations

- enum [sdramc\\_refresh\\_time\\_t](#) {  
    [kSDRAMC\\_RefreshThreeClocks](#) = 0x0U,  
    [kSDRAMC\\_RefreshSixClocks](#),  
    [kSDRAMC\\_RefreshNineClocks](#) }  
*SDRAM controller auto-refresh timing.*

- enum `sdramc_latency_t` {  
`kSDRAMC_LatencyZero` = 0x0U,  
`kSDRAMC_LatencyOne`,  
`kSDRAMC_LatencyTwo`,  
`kSDRAMC_LatencyThree` }  
*Setting latency for SDRAM controller timing specifications.*
- enum `sdramc_command_bit_location_t` {  
`kSDRAMC_Commandbit17` = 0x0U,  
`kSDRAMC_Commandbit18`,  
`kSDRAMC_Commandbit19`,  
`kSDRAMC_Commandbit20`,  
`kSDRAMC_Commandbit21`,  
`kSDRAMC_Commandbit22`,  
`kSDRAMC_Commandbit23`,  
`kSDRAMC_Commandbit24` }  
*SDRAM controller command bit location.*
- enum `sdramc_command_t` {  
`kSDRAMC_ImrsCommand` = 0x0U,  
`kSDRAMC_PrechargeCommand`,  
`kSDRAMC_SelfrefreshEnterCommand`,  
`kSDRAMC_SelfrefreshExitCommand`,  
`kSDRAMC_AutoRefreshEnableCommand`,  
`kSDRAMC_AutoRefreshDisableCommand` }  
*SDRAM controller command.*
- enum `sdramc_port_size_t` {  
`kSDRAMC_PortSize32Bit` = 0x0U,  
`kSDRAMC_PortSize8Bit`,  
`kSDRAMC_PortSize16Bit` }  
*SDRAM port size.*
- enum `sdramc_block_selection_t` {  
`kSDRAMC_Block0` = 0x0U,  
`kSDRAMC_Block1` }  
*SDRAM controller block selection.*

## Driver version

- #define `FSL_SDRAMC_DRIVER_VERSION` (MAKE\_VERSION(2, 1, 1))  
*SDRAMC driver version 2.1.1.*

## SDRAM Controller Initialization and De-initialization

- void `SDRAMC_Init` (SDRAM\_Type \*base, `sdramc_config_t` \*configure)  
*Initializes the SDRAM controller.*
- void `SDRAMC_Deinit` (SDRAM\_Type \*base)  
*Deinitializes the SDRAM controller module and gates the clock.*

## SDRAM Controller Basic Operation

- void [SDRAMC\\_SendCommand](#) (SDRAM\_Type \*base, [sdramc\\_block\\_selection\\_t](#) block, [sdramc\\_command\\_t](#) command)  
*Sends the SDRAM command.*
- static void [SDRAMC\\_EnableWriteProtect](#) (SDRAM\_Type \*base, [sdramc\\_block\\_selection\\_t](#) block, bool enable)  
*Enables/disables the write protection.*
- static void [SDRAMC\\_EnableOperateValid](#) (SDRAM\_Type \*base, [sdramc\\_block\\_selection\\_t](#) block, bool enable)  
*Enables/disables the valid operation.*

## Data Structure Documentation

### 38.4.1 struct sdramc\_blockctl\_config\_t

#### Data Fields

- [sdramc\\_block\\_selection\\_t](#) block  
*The block number.*
- [sdramc\\_port\\_size\\_t](#) portSize  
*The port size of the associated SDRAM block.*
- [sdramc\\_command\\_bit\\_location\\_t](#) location  
*The command bit location.*
- [sdramc\\_latency\\_t](#) latency  
*The latency for some timing specifications.*
- uint32\_t address  
*The base address of the SDRAM block.*
- uint32\_t addressMask  
*The base address mask of the SDRAM block.*

**38.4.1.0.0.32 Field Documentation****38.4.1.0.0.32.1** `sdramc_block_selection_t sdramc_blockctl_config_t::block`**38.4.1.0.0.32.2** `sdramc_port_size_t sdramc_blockctl_config_t::portSize`**38.4.1.0.0.32.3** `sdramc_command_bit_location_t sdramc_blockctl_config_t::location`**38.4.1.0.0.32.4** `sdramc_latency_t sdramc_blockctl_config_t::latency`**38.4.1.0.0.32.5** `uint32_t sdramc_blockctl_config_t::address`**38.4.1.0.0.32.6** `uint32_t sdramc_blockctl_config_t::addressMask`**38.4.2 struct sdramc\_refresh\_config\_t****Data Fields**

- [sdramc\\_refresh\\_time\\_t refreshTime](#)  
*Trc: The number of bus clocks inserted between a REF and next ACTIVE command.*
- `uint32_t` [sdramRefreshRow](#)  
*The SDRAM refresh time each row: ns/row.*
- `uint32_t` [busClock\\_Hz](#)  
*The bus clock for SDRAMC.*

**38.4.2.0.0.33 Field Documentation****38.4.2.0.0.33.1** `sdramc_refresh_time_t sdramc_refresh_config_t::refreshTime`**38.4.2.0.0.33.2** `uint32_t sdramc_refresh_config_t::sdramRefreshRow`**38.4.2.0.0.33.3** `uint32_t sdramc_refresh_config_t::busClock_Hz`**38.4.3 struct sdramc\_config\_t**

Defines a configure structure and uses the SDRAMC\_Configure() function to make necessary initializations.

**Data Fields**

- [sdramc\\_refresh\\_config\\_t \\* refreshConfig](#)  
*Refresh timing configure structure pointer.*
- [sdramc\\_blockctl\\_config\\_t \\* blockConfig](#)  
*Block configure structure pointer.*
- `uint8_t` [numBlockConfig](#)  
*SDRAM block numbers for configuration.*

### 38.4.3.0.0.34 Field Documentation

38.4.3.0.0.34.1 `sdramc_refresh_config_t* sdramc_config_t::refreshConfig`

38.4.3.0.0.34.2 `sdramc_blockctl_config_t* sdramc_config_t::blockConfig`

If both SDRAM blocks are used, use the two continuous blockConfig.

38.4.3.0.0.34.3 `uint8_t sdramc_config_t::numBlockConfig`

### Macro Definition Documentation

38.5.1 `#define FSL_SDRAMC_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`

### Enumeration Type Documentation

#### 38.6.1 `enum sdramc_refresh_time_t`

Enumerator

*kSDRAMC\_RefreshThreeClocks* The refresh timing with three bus clocks.

*kSDRAMC\_RefreshSixClocks* The refresh timing with six bus clocks.

*kSDRAMC\_RefreshNineClocks* The refresh timing with nine bus clocks.

#### 38.6.2 `enum sdramc_latency_t`

The latency setting affects the following SDRAM timing specifications:

- `tred`: SRAS assertion to SCAS assertion
- `tcasl`: SCAS assertion to data out
- `tras`: ACTV command to Precharge command
- `trp`: Precharge command to ACTV command
- `trwl, trdl`: Last data input to Precharge command
- `tep`: Last data out to Precharge command

The details of the latency setting and timing specifications are shown in the following table list.

latency `tred`: `tcasl` `tras` `trp` `trwl, trdl` `tep`

0 1 bus clock 1 bus clock 2 bus clocks 1 bus clock 1 bus clock 1 bus clock

1 2 bus clock 2 bus clock 4 bus clocks 2 bus clock 1 bus clock 1 bus clock

2 3 bus clock 3 bus clock 6 bus clocks 3 bus clock 1 bus clock 1 bus clock

3 3 bus clock 3 bus clock 6 bus clocks 3 bus clock 1 bus clock 1 bus clock

Enumerator

*kSDRAMC\_LatencyZero* Latency 0.

*kSDRAMC\_LatencyOne* Latency 1.

*kSDRAMC\_LatencyTwo* Latency 2.

*kSDRAMC\_LatencyThree* Latency 3.



### 38.6.3 enum sdramc\_command\_bit\_location\_t

Enumerator

***kSDRAMC\_Commandbit17*** Command bit location is bit 17.  
***kSDRAMC\_Commandbit18*** Command bit location is bit 18.  
***kSDRAMC\_Commandbit19*** Command bit location is bit 19.  
***kSDRAMC\_Commandbit20*** Command bit location is bit 20.  
***kSDRAMC\_Commandbit21*** Command bit location is bit 21.  
***kSDRAMC\_Commandbit22*** Command bit location is bit 22.  
***kSDRAMC\_Commandbit23*** Command bit location is bit 23.  
***kSDRAMC\_Commandbit24*** Command bit location is bit 24.

### 38.6.4 enum sdramc\_command\_t

Enumerator

***kSDRAMC\_ImrsCommand*** Initiate MRS command.  
***kSDRAMC\_PrechargeCommand*** Initiate precharge command.  
***kSDRAMC\_SelfrefreshEnterCommand*** Enter self-refresh command.  
***kSDRAMC\_SelfrefreshExitCommand*** Exit self-refresh command.  
***kSDRAMC\_AutoRefreshEnableCommand*** Enable Auto refresh command.  
***kSDRAMC\_AutoRefreshDisableCommand*** Disable Auto refresh command.

### 38.6.5 enum sdramc\_port\_size\_t

Enumerator

***kSDRAMC\_PortSize32Bit*** 32-Bit port size.  
***kSDRAMC\_PortSize8Bit*** 8-Bit port size.  
***kSDRAMC\_PortSize16Bit*** 16-Bit port size.

### 38.6.6 enum sdramc\_block\_selection\_t

Enumerator

***kSDRAMC\_Block0*** Select SDRAM block 0.  
***kSDRAMC\_Block1*** Select SDRAM block 1.

## Function Documentation

### 38.7.1 void SDRAMC\_Init ( SDRAM\_Type \* *base*, sdramc\_config\_t \* *configure* )

This function ungates the SDRAM controller clock and initializes the SDRAM controller. This function must be called before calling any other SDRAM controller driver functions. Example

```
sdramc_refresh_config_t refreshConfig;
sdramc_blockctl_config_t blockConfig;
sdramc_config_t config;

refreshConfig.refreshTime = kSDRAM_RefreshThreeClocks;
refreshConfig.sdramRefreshRow = 15625;
refreshConfig.busClock = 60000000;

blockConfig.block = kSDRAMC_Block0;
blockConfig.portSize = kSDRAMC_PortSize16Bit;
blockConfig.location = kSDRAMC_Commandbit19;
blockConfig.latency = kSDRAMC_RefreshThreeClocks;
blockConfig.address = SDRAM_START_ADDRESS;
blockConfig.addressMask = 0x7c0000;

config.refreshConfig = &refreshConfig,
config.blockConfig = &blockConfig,
config.totalBlocks = 1;

SDRAMC_Init(SDRAM, &config);
```

#### Parameters

<i>base</i>	SDRAM controller peripheral base address.
<i>configure</i>	The SDRAM configuration structure pointer.

### 38.7.2 void SDRAMC\_Deinit ( SDRAM\_Type \* *base* )

This function gates the SDRAM controller clock. As a result, the SDRAM controller module doesn't work after calling this function.

#### Parameters

<i>base</i>	SDRAM controller peripheral base address.
-------------	---

### 38.7.3 void SDRAMC\_SendCommand ( SDRAM\_Type \* *base*, sdramc\_block\_selection\_t *block*, sdramc\_command\_t *command* )

This function sends commands to SDRAM. The commands are precharge command, initialization MR-S command, auto-refresh enable/disable command, and self-refresh enter/exit commands. Note that the self-refresh enter/exit commands are all blocks setting and "block" is ignored. Ensure to set the correct "block" when send other commands.

## Parameters

<i>base</i>	SDRAM controller peripheral base address.
<i>block</i>	The block selection.
<i>command</i>	The SDRAM command, see "sdramc_command_t". kSDRAMC_ImrsCommand - Initialize MRS command kSDRAMC_PrechargeCommand - Initialize precharge command kSDRAMC_SelfrefreshEnterCommand - Enter self-refresh command kSDRAMC_SelfrefreshExitCommand - Exit self-refresh command kSDRAMC_AutoRefreshEnableCommand - Enable auto refresh command kSDRAMC_AutoRefreshDisableCommand - Disable auto refresh command

#### 38.7.4 static void SDRAMC\_EnableWriteProtect ( SDRAM\_Type \* *base*, sdramc\_block\_selection\_t *block*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	SDRAM peripheral base address.
<i>block</i>	The block which is selected.
<i>enable</i>	True enable write protection, false disable write protection.

#### 38.7.5 static void SDRAMC\_EnableOperateValid ( SDRAM\_Type \* *base*, sdramc\_block\_selection\_t *block*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	SDRAM peripheral base address.
<i>block</i>	The block which is selected.
<i>enable</i>	True enable the valid operation; false disable the valid operation.

## Chapter 39

# SIM: System Integration Module Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the System Integration Module (SIM) of MCU-Xpresso SDK devices.

### Data Structures

- struct [sim\\_uid\\_t](#)  
*Unique ID. [More...](#)*

### Enumerations

- enum [\\_sim\\_usb\\_volt\\_reg\\_enable\\_mode](#) {  
    [kSIM\\_UsbVoltRegEnable](#) = (int)SIM\_SOPT1\_USBREGEN\_MASK,  
    [kSIM\\_UsbVoltRegEnableInLowPower](#) = SIM\_SOPT1\_USBVSTBY\_MASK,  
    [kSIM\\_UsbVoltRegEnableInStop](#) = SIM\_SOPT1\_USBSSTBY\_MASK,  
    [kSIM\\_UsbVoltRegEnableInAllModes](#) }  
    *USB voltage regulator enable setting.*
- enum [\\_sim\\_flash\\_mode](#) {  
    [kSIM\\_FlashDisableInWait](#) = SIM\_FCFG1\_FLASHDOZE\_MASK,  
    [kSIM\\_FlashDisable](#) = SIM\_FCFG1\_FLASHDIS\_MASK }  
    *Flash enable mode.*

### Functions

- void [SIM\\_SetUsbVoltRegulatorEnableMode](#) (uint32\_t mask)  
    *Sets the USB voltage regulator setting.*
- void [SIM\\_GetUniqueId](#) (sim\_uid\_t \*uid)  
    *Gets the unique identification register value.*
- static void [SIM\\_SetFlashMode](#) (uint8\_t mode)  
    *Sets the flash enable mode.*

### Driver version

- #define [FSL\\_SIM\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 2))

### Data Structure Documentation

#### 39.2.1 struct sim\_uid\_t

#### Data Fields

- uint32\_t [MH](#)

- *uint32\_t* [ML](#) *UIDMH.*
- *uint32\_t* [L](#) *UIDML.*
- *uint32\_t* *UIDL.*

### 39.2.1.0.0.35 Field Documentation

39.2.1.0.0.35.1 *uint32\_t* *sim\_uid\_t::MH*

39.2.1.0.0.35.2 *uint32\_t* *sim\_uid\_t::ML*

39.2.1.0.0.35.3 *uint32\_t* *sim\_uid\_t::L*

## Enumeration Type Documentation

### 39.3.1 *enum \_sim\_usb\_volt\_reg\_enable\_mode*

Enumerator

*kSIM\_UsbVoltRegEnable* Enable voltage regulator.

*kSIM\_UsbVoltRegEnableInLowPower* Enable voltage regulator in VLPR/VLPW modes.

*kSIM\_UsbVoltRegEnableInStop* Enable voltage regulator in STOP/VLPS/LLS/VLLS modes.

*kSIM\_UsbVoltRegEnableInAllModes* Enable voltage regulator in all power modes.

### 39.3.2 *enum \_sim\_flash\_mode*

Enumerator

*kSIM\_FlashDisableInWait* Disable flash in wait mode.

*kSIM\_FlashDisable* Disable flash in normal mode.

## Function Documentation

### 39.4.1 *void SIM\_SetUsbVoltRegulatorEnableMode ( uint32\_t mask )*

This function configures whether the USB voltage regulator is enabled in normal RUN mode, STOP-/VLPS/LLS/VLLS modes, and VLPR/VLPW modes. The configurations are passed in as mask value of [\\_sim\\_usb\\_volt\\_reg\\_enable\\_mode](#). For example, to enable USB voltage regulator in RUN/VLPR/VLPW modes and disable in STOP/VLPS/LLS/VLLS mode, use:

```
SIM_SetUsbVoltRegulatorEnableMode(kSIM_UsbVoltRegEnable | kSIM_UsbVoltRegEnableInLow-
Power);
```

Parameters

<i>mask</i>	USB voltage regulator enable setting.
-------------	---------------------------------------

### 39.4.2 void SIM\_GetUniqueld ( sim\_uid\_t \* uid )

Parameters

<i>uid</i>	Pointer to the structure to save the UID value.
------------	---

### 39.4.3 static void SIM\_SetFlashMode ( uint8\_t mode ) [inline], [static]

Parameters

<i>mode</i>	The mode to set; see <a href="#">_sim_flash_mode</a> for mode details.
-------------	--

## Chapter 40

# SMC: System Mode Controller Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the System Mode Controller (SMC) module of MCUXpresso SDK devices. The SMC module sequences the system in and out of all low-power stop and run modes.

API functions are provided to configure the system for working in a dedicated power mode. For different power modes, `SMC_SetPowerModexxx()` function accepts different parameters. System power mode state transitions are not available between power modes. For details about available transitions, see the power mode transitions section in the SoC reference manual.

### Typical use case

#### 40.2.1 Enter wait or stop modes

SMC driver provides APIs to set MCU to different wait modes and stop modes. Pre and post functions are used for setting the modes. The pre functions and post functions are used as follows.

Disable/enable the interrupt through PRIMASK. This is an example use case. The application sets the wakeup interrupt and calls SMC function [SMC\\_SetPowerModeStop](#) to set the MCU to STOP mode, but the wakeup interrupt happens so quickly that the ISR completes before the function [SMC\\_SetPowerModeStop](#). As a result, the MCU enters the STOP mode and never is woken up by the interrupt. In this use case, the application first disables the interrupt through PRIMASK, sets the wakeup interrupt, and enters the STOP mode. After wakeup, enable the interrupt through PRIMASK. The MCU can still be woken up by disabling the interrupt through PRIMASK. The pre and post functions handle the PRIMASK.

```
SMC_PreEnterStopModes();  
  
/* Enable the wakeup interrupt here. */  
  
SMC_SetPowerModeStop(SMC, kSMC_PartialStop);  
  
SMC_PostExitStopModes();
```

For legacy Kinetis, when entering stop modes, the flash speculation might be interrupted. As a result, the prefetched code or data might be broken. To make sure the flash is idle when entering the stop modes, smc driver allocates a RAM region, the code to enter stop modes are executed in RAM, thus the flash is idle and no prefetch is performed while entering stop modes. Application should make sure that, the `rw_data` of `fsl_smc.c` is located in memory region which is not powered off in stop modes, especially LLS2 modes.

For STOP, VLPS, and LLS3, the whole RAM are powered up, so after woken up, the RAM function could continue executing. For VLLS mode, the system resets after woken up, the RAM content might be re-initialized. For LLS2 mode, only part of RAM are powered on, so application must make sure that, the

rw data of fsl\_smc.c is located in memory region which is not powered off, otherwise after woken up, the MCU could not get right code to execute.

## Data Structures

- struct [smc\\_power\\_mode\\_lls\\_config\\_t](#)  
*SMC Low-Leakage Stop power mode configuration. [More...](#)*
- struct [smc\\_power\\_mode\\_vlls\\_config\\_t](#)  
*SMC Very Low-Leakage Stop power mode configuration. [More...](#)*

## Enumerations

- enum [smc\\_power\\_mode\\_protection\\_t](#) {  
[kSMC\\_AllowPowerModeVlls](#) = SMC\_PMPROT\_AVLLS\_MASK,  
[kSMC\\_AllowPowerModeLls](#) = SMC\_PMPROT\_ALLS\_MASK,  
[kSMC\\_AllowPowerModeVlpr](#) = SMC\_PMPROT\_AVLP\_MASK,  
[kSMC\\_AllowPowerModeHsruntime](#) = SMC\_PMPROT\_AHSRUN\_MASK,  
[kSMC\\_AllowPowerModeAll](#) }  
*Power Modes Protection.*
- enum [smc\\_power\\_state\\_t](#) {  
[kSMC\\_PowerStateRun](#) = 0x01U << 0U,  
[kSMC\\_PowerStateStop](#) = 0x01U << 1U,  
[kSMC\\_PowerStateVlpr](#) = 0x01U << 2U,  
[kSMC\\_PowerStateVlprw](#) = 0x01U << 3U,  
[kSMC\\_PowerStateVlps](#) = 0x01U << 4U,  
[kSMC\\_PowerStateLls](#) = 0x01U << 5U,  
[kSMC\\_PowerStateVlls](#) = 0x01U << 6U,  
[kSMC\\_PowerStateHsruntime](#) = 0x01U << 7U }  
*Power Modes in PMSTAT.*
- enum [smc\\_run\\_mode\\_t](#) {  
[kSMC\\_RunNormal](#) = 0U,  
[kSMC\\_RunVlpr](#) = 2U,  
[kSMC\\_Hsruntime](#) = 3U }  
*Run mode definition.*
- enum [smc\\_stop\\_mode\\_t](#) {  
[kSMC\\_StopNormal](#) = 0U,  
[kSMC\\_StopVlps](#) = 2U,  
[kSMC\\_StopLls](#) = 3U,  
[kSMC\\_StopVlls](#) = 4U }  
*Stop mode definition.*
- enum [smc\\_stop\\_submode\\_t](#) {  
[kSMC\\_StopSub0](#) = 0U,  
[kSMC\\_StopSub1](#) = 1U,  
[kSMC\\_StopSub2](#) = 2U,  
[kSMC\\_StopSub3](#) = 3U }  
*VLLS/LLS stop sub mode definition.*



- enum `smc_partial_stop_option_t` {  
`kSMC_PartialStop` = 0U,  
`kSMC_PartialStop1` = 1U,  
`kSMC_PartialStop2` = 2U }  
*Partial STOP option.*
- enum { `kStatus_SMC_StopAbort` = MAKE\_STATUS(kStatusGroup\_POWER, 0) }  
*\_smc\_status, SMC configuration status.*

## Driver version

- #define `FSL_SMC_DRIVER_VERSION` (MAKE\_VERSION(2, 0, 7))  
*SMC driver version.*

## System mode controller APIs

- static void `SMC_SetPowerModeProtection` (SMC\_Type \*base, uint8\_t allowedModes)  
*Configures all power mode protection settings.*
- static `smc_power_state_t` `SMC_GetPowerModeState` (SMC\_Type \*base)  
*Gets the current power mode status.*
- void `SMC_PreEnterStopModes` (void)  
*Prepares to enter stop modes.*
- void `SMC_PostExitStopModes` (void)  
*Recovers after wake up from stop modes.*
- void `SMC_PreEnterWaitModes` (void)  
*Prepares to enter wait modes.*
- void `SMC_PostExitWaitModes` (void)  
*Recovers after wake up from stop modes.*
- `status_t` `SMC_SetPowerModeRun` (SMC\_Type \*base)  
*Configures the system to RUN power mode.*
- `status_t` `SMC_SetPowerModeHsrn` (SMC\_Type \*base)  
*Configures the system to HSRUN power mode.*
- `status_t` `SMC_SetPowerModeWait` (SMC\_Type \*base)  
*Configures the system to WAIT power mode.*
- `status_t` `SMC_SetPowerModeStop` (SMC\_Type \*base, `smc_partial_stop_option_t` option)  
*Configures the system to Stop power mode.*
- `status_t` `SMC_SetPowerModeVlpr` (SMC\_Type \*base)  
*Configures the system to VLPR power mode.*
- `status_t` `SMC_SetPowerModeVlprw` (SMC\_Type \*base)  
*Configures the system to VLPW power mode.*
- `status_t` `SMC_SetPowerModeVlps` (SMC\_Type \*base)  
*Configures the system to VLPS power mode.*
- `status_t` `SMC_SetPowerModeLls` (SMC\_Type \*base, const `smc_power_mode_lls_config_t` \*config)  
*Configures the system to LLS power mode.*
- `status_t` `SMC_SetPowerModeVlls` (SMC\_Type \*base, const `smc_power_mode_vlls_config_t` \*config)  
*Configures the system to VLLS power mode.*

## Data Structure Documentation

### 40.3.1 struct smc\_power\_mode\_lls\_config\_t

#### Data Fields

- [smc\\_stop\\_submode\\_t subMode](#)  
*Low-leakage Stop sub-mode.*

### 40.3.2 struct smc\_power\_mode\_vlls\_config\_t

#### Data Fields

- [smc\\_stop\\_submode\\_t subMode](#)  
*Very Low-leakage Stop sub-mode.*
- bool [enablePorDetectInVlls0](#)  
*Enable Power on reset detect in VLLS mode.*
- bool [enableRam2InVlls2](#)  
*Enable RAM2 power in VLLS2.*

## Enumeration Type Documentation

### 40.4.1 enum smc\_power\_mode\_protection\_t

#### Enumerator

***kSMC\_AllowPowerModeVlls*** Allow Very-low-leakage Stop Mode.  
***kSMC\_AllowPowerModeLls*** Allow Low-leakage Stop Mode.  
***kSMC\_AllowPowerModeVlp*** Allow Very-Low-power Mode.  
***kSMC\_AllowPowerModeHsrunk*** Allow High-speed Run mode.  
***kSMC\_AllowPowerModeAll*** Allow all power mode.

### 40.4.2 enum smc\_power\_state\_t

#### Enumerator

***kSMC\_PowerStateRun*** 0000\_0001 - Current power mode is RUN  
***kSMC\_PowerStateStop*** 0000\_0010 - Current power mode is STOP  
***kSMC\_PowerStateVlpr*** 0000\_0100 - Current power mode is VLPR  
***kSMC\_PowerStateVlpw*** 0000\_1000 - Current power mode is VLPW  
***kSMC\_PowerStateVlps*** 0001\_0000 - Current power mode is VLPS  
***kSMC\_PowerStateLls*** 0010\_0000 - Current power mode is LLS  
***kSMC\_PowerStateVlls*** 0100\_0000 - Current power mode is VLLS  
***kSMC\_PowerStateHsrunk*** 1000\_0000 - Current power mode is HSRUN

#### 40.4.3 enum smc\_run\_mode\_t

Enumerator

*kSMC\_RunNormal* Normal RUN mode.  
*kSMC\_RunVlpr* Very-low-power RUN mode.  
*kSMC\_Hsrun* High-speed Run mode (HSRUN).

#### 40.4.4 enum smc\_stop\_mode\_t

Enumerator

*kSMC\_StopNormal* Normal STOP mode.  
*kSMC\_StopVlps* Very-low-power STOP mode.  
*kSMC\_StopLls* Low-leakage Stop mode.  
*kSMC\_StopVlls* Very-low-leakage Stop mode.

#### 40.4.5 enum smc\_stop\_submode\_t

Enumerator

*kSMC\_StopSub0* Stop submode 0, for VLLS0/LLS0.  
*kSMC\_StopSub1* Stop submode 1, for VLLS1/LLS1.  
*kSMC\_StopSub2* Stop submode 2, for VLLS2/LLS2.  
*kSMC\_StopSub3* Stop submode 3, for VLLS3/LLS3.

#### 40.4.6 enum smc\_partial\_stop\_option\_t

Enumerator

*kSMC\_PartialStop* STOP - Normal Stop mode.  
*kSMC\_PartialStop1* Partial Stop with both system and bus clocks disabled.  
*kSMC\_PartialStop2* Partial Stop with system clock disabled and bus clock enabled.

#### 40.4.7 anonymous enum

Enumerator

*kStatus\_SMC\_StopAbort* Entering Stop mode is abort.

## Function Documentation

### 40.5.1 static void SMC\_SetPowerModeProtection ( SMC\_Type \* *base*, uint8\_t *allowedModes* ) [inline], [static]

This function configures the power mode protection settings for supported power modes in the specified chip family. The available power modes are defined in the `smc_power_mode_protection_t`. This should be done at an early system level initialization stage. See the reference manual for details. This register can only write once after the power reset.

The allowed modes are passed as bit map. For example, to allow LLS and VLLS, use `SMC_SetPowerModeProtection(kSMC_AllowPowerModeVlls | kSMC_AllowPowerModeVlps)`. To allow all modes, use `SMC_SetPowerModeProtection(kSMC_AllowPowerModeAll)`.

Parameters

<i>base</i>	SMC peripheral base address.
<i>allowedModes</i>	Bitmap of the allowed power modes.

### 40.5.2 static smc\_power\_state\_t SMC\_GetPowerModeState ( SMC\_Type \* *base* ) [inline], [static]

This function returns the current power mode status. After the application switches the power mode, it should always check the status to check whether it runs into the specified mode or not. The application should check this mode before switching to a different mode. The system requires that only certain modes can switch to other specific modes. See the reference manual for details and the `smc_power_state_t` for information about the power status.

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

Current power mode status.

### 40.5.3 void SMC\_PreEnterStopModes ( void )

This function should be called before entering STOP/VLPS/LLS/VLLS modes.

**40.5.4 void SMC\_PostExitStopModes ( void )**

This function should be called after wake up from STOP/VLPS/LLS/VLLS modes. It is used with [SMC\\_PreEnterStopModes](#).

**40.5.5 void SMC\_PreEnterWaitModes ( void )**

This function should be called before entering WAIT/VLPW modes.

**40.5.6 void SMC\_PostExitWaitModes ( void )**

This function should be called after wake up from WAIT/VLPW modes. It is used with [SMC\\_PreEnterWaitModes](#).

**40.5.7 status\_t SMC\_SetPowerModeRun ( SMC\_Type \* *base* )**

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

**40.5.8 status\_t SMC\_SetPowerModeHsrun ( SMC\_Type \* *base* )**

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

**40.5.9 status\_t SMC\_SetPowerModeWait ( SMC\_Type \* *base* )**

## Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

## Returns

SMC configuration error code.

#### 40.5.10 **status\_t SMC\_SetPowerModeStop ( SMC\_Type \* *base*, smc\_partial\_stop\_option\_t *option* )**

## Parameters

<i>base</i>	SMC peripheral base address.
<i>option</i>	Partial Stop mode option.

## Returns

SMC configuration error code.

#### 40.5.11 **status\_t SMC\_SetPowerModeVlpr ( SMC\_Type \* *base* )**

## Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

## Returns

SMC configuration error code.

#### 40.5.12 **status\_t SMC\_SetPowerModeVlpw ( SMC\_Type \* *base* )**

## Parameters

---

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

#### 40.5.13 **status\_t SMC\_SetPowerModeVlps ( SMC\_Type \* *base* )**

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

#### 40.5.14 **status\_t SMC\_SetPowerModeLls ( SMC\_Type \* *base*, const smc\_power\_mode\_lls\_config\_t \* *config* )**

Parameters

<i>base</i>	SMC peripheral base address.
<i>config</i>	The LLS power mode configuration structure

Returns

SMC configuration error code.

#### 40.5.15 **status\_t SMC\_SetPowerModeVlls ( SMC\_Type \* *base*, const smc\_power\_mode\_vlls\_config\_t \* *config* )**

Parameters

<i>base</i>	SMC peripheral base address.
<i>config</i>	The VLLS power mode configuration structure.

Returns

SMC configuration error code.



## Chapter 41

# SYSMPU: System Memory Protection Unit

### Overview

The SYSMPU driver provides hardware access control for all memory references generated in the device. Use the SYSMPU driver to program the region descriptors that define memory spaces and their access rights. After initialization, the SYSMPU concurrently monitors the system bus transactions and evaluates their appropriateness.

### Initialization and Deinitialization

To initialize the SYSMPU module, call the [SYSMPU\\_Init\(\)](#) function and provide the user configuration data structure. This function sets the configuration of the SYSMPU module automatically and enables the SYSMPU module.

Note that the configuration start address, end address, the region valid value, and the debugger's access permission for the SYSMPU region 0 cannot be changed.

This is an example code to configure the SYSMPU driver.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sysmpu

### Basic Control Operations

SYSMPU can be enabled/disabled for the entire memory protection region by calling the [SYSMPU\\_Enable\(\)](#) function. To save the power for any unused special regions when the entire memory protection region is disabled, call the [SYSMPU\\_RegionEnable\(\)](#).

After SYSMPU initialization, the [SYSMPU\\_SetRegionLowMasterAccessRights\(\)](#) and [SYSMPU\\_SetRegionHighMasterAccessRights\(\)](#) can be used to change the access rights for special master ports and for special region numbers. The [SYSMPU\\_SetRegionConfig](#) can be used to set the whole region with the start/end address with access rights.

The [SYSMPU\\_GetHardwareInfo\(\)](#) API is provided to get the hardware information for the device. The [SYSMPU\\_GetSlavePortErrorStatus\(\)](#) API is provided to get the error status of a special slave port. When an error happens in this port, the [SYSMPU\\_GetDetailErrorAccessInfo\(\)](#) API is provided to get the detailed error information.

### Data Structures

- struct [sysmpu\\_hardware\\_info\\_t](#)  
*SYSMPU hardware basic information. [More...](#)*
- struct [sysmpu\\_access\\_err\\_info\\_t](#)  
*SYSMPU detail error access information. [More...](#)*
- struct [sysmpu\\_rwxrights\\_master\\_access\\_control\\_t](#)

- *SYSMPU read/write/execute rights control for bus master 0 ~ 3. [More...](#)*
- struct [sysmpu\\_rwrights\\_master\\_access\\_control\\_t](#)  
*SYSMPU read/write access control for bus master 4 ~ 7. [More...](#)*
- struct [sysmpu\\_region\\_config\\_t](#)  
*SYSMPU region configuration structure. [More...](#)*
- struct [sysmpu\\_config\\_t](#)  
*The configuration structure for the SYSMPU initialization. [More...](#)*

## Macros

- #define [SYSMPU\\_MASTER\\_RWATTRIBUTE\\_START\\_PORT](#) (4U)  
*define the start master port with read and write attributes.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_SHIFT](#)(n) ((n)\*6U)  
*SYSMPU the bit shift for masters with privilege rights: read write and execute.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_MASK](#)(n) (0x1FUL << SYSMPU\_REGION\_RWXRIGHTS\_MASTER\_SHIFT(n))  
*SYSMPU masters with read, write and execute rights bit mask.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_WIDTH](#) 5U  
*SYSMPU masters with read, write and execute rights bit width.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER](#)(n, x) (((uint32\_t)((uint32\_t)(x)) << SYSMPU\_REGION\_RWXRIGHTS\_MASTER\_SHIFT(n))) & [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_MASK](#)(n)  
*SYSMPU masters with read, write and execute rights priority setting.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_PE\\_SHIFT](#)(n) ((n)\*6U + SYSMPU\_REGION\_RWXRIGHTS\_MASTER\_WIDTH)  
*SYSMPU masters with read, write and execute rights process enable bit shift.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_PE\\_MASK](#)(n) (0x1UL << SYSMPU\_REGION\_RWXRIGHTS\_MASTER\_PE\_SHIFT(n))  
*SYSMPU masters with read, write and execute rights process enable bit mask.*
- #define [SYSMPU\\_REGION\\_RWXRIGHTS\\_MASTER\\_PE](#)(n, x)  
*SYSMPU masters with read, write and execute rights process enable setting.*
- #define [SYSMPU\\_REGION\\_RWRIGHTS\\_MASTER\\_SHIFT](#)(n) (((n)-[SYSMPU\\_MASTER\\_RWATTRIBUTE\\_START\\_PORT](#)) \* 2U + 24U)  
*SYSMPU masters with normal read write permission bit shift.*
- #define [SYSMPU\\_REGION\\_RWRIGHTS\\_MASTER\\_MASK](#)(n) (0x3UL << SYSMPU\_REGION\_RWRIGHTS\_MASTER\_SHIFT(n))  
*SYSMPU masters with normal read write rights bit mask.*
- #define [SYSMPU\\_REGION\\_RWRIGHTS\\_MASTER](#)(n, x) (((uint32\_t)((uint32\_t)(x)) << SYSMPU\_REGION\_RWRIGHTS\_MASTER\_SHIFT(n))) & [SYSMPU\\_REGION\\_RWRIGHTS\\_MASTER\\_MASK](#)(n)  
*SYSMPU masters with normal read write rights priority setting.*

## Enumerations

- enum [sysmpu\\_region\\_total\\_num\\_t](#) {  
    [kSYSMPU\\_8Regions](#) = 0x0U,  
    [kSYSMPU\\_12Regions](#) = 0x1U,  
    [kSYSMPU\\_16Regions](#) = 0x2U }  
*Describes the number of SYSMPU regions.*

- enum `sysmpu_slave_t` {  
`kSYSMPU_Slave0` = 0U,  
`kSYSMPU_Slave1` = 1U,  
`kSYSMPU_Slave2` = 2U,  
`kSYSMPU_Slave3` = 3U,  
`kSYSMPU_Slave4` = 4U }  
*SYSMPU slave port number.*
- enum `sysmpu_err_access_control_t` {  
`kSYSMPU_NoRegionHit` = 0U,  
`kSYSMPU_NoneOverlappRegion` = 1U,  
`kSYSMPU_OverlappRegion` = 2U }  
*SYSMPU error access control detail.*
- enum `sysmpu_err_access_type_t` {  
`kSYSMPU_ErrTypeRead` = 0U,  
`kSYSMPU_ErrTypeWrite` = 1U }  
*SYSMPU error access type.*
- enum `sysmpu_err_attributes_t` {  
`kSYSMPU_InstructionAccessInUserMode` = 0U,  
`kSYSMPU_DataAccessInUserMode` = 1U,  
`kSYSMPU_InstructionAccessInSupervisorMode` = 2U,  
`kSYSMPU_DataAccessInSupervisorMode` = 3U }  
*SYSMPU access error attributes.*
- enum `sysmpu_supervisor_access_rights_t` {  
`kSYSMPU_SupervisorReadWriteExecute` = 0U,  
`kSYSMPU_SupervisorReadExecute` = 1U,  
`kSYSMPU_SupervisorReadWrite` = 2U,  
`kSYSMPU_SupervisorEqualToUsermode` = 3U }  
*SYSMPU access rights in supervisor mode for bus master 0 ~ 3.*
- enum `sysmpu_user_access_rights_t` {  
`kSYSMPU_UserNoAccessRights` = 0U,  
`kSYSMPU_UserExecute` = 1U,  
`kSYSMPU_UserWrite` = 2U,  
`kSYSMPU_UserWriteExecute` = 3U,  
`kSYSMPU_UserRead` = 4U,  
`kSYSMPU_UserReadExecute` = 5U,  
`kSYSMPU_UserReadWrite` = 6U,  
`kSYSMPU_UserReadWriteExecute` = 7U }  
*SYSMPU access rights in user mode for bus master 0 ~ 3.*

## Driver version

- #define `FSL_SYSMPU_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 3)`)  
*SYSMPU driver version 2.2.3.*

## Initialization and deinitialization

- void `SYSMPU_Init` (`SYSMPU_Type *base`, const `sysmpu_config_t *config`)

- *Initializes the SYSMPU with the user configuration structure.*
- void [SYSMPU\\_Deinit](#) (SYSMPU\_Type \*base)  
*Deinitializes the SYSMPU regions.*

## Basic Control Operations

- static void [SYSMPU\\_Enable](#) (SYSMPU\_Type \*base, bool enable)  
*Enables/disables the SYSMPU globally.*
- static void [SYSMPU\\_RegionEnable](#) (SYSMPU\_Type \*base, uint32\_t number, bool enable)  
*Enables/disables the SYSMPU for a special region.*
- void [SYSMPU\\_GetHardwareInfo](#) (SYSMPU\_Type \*base, [sysmpu\\_hardware\\_info\\_t](#) \*hardwareInform)  
*Gets the SYSMPU basic hardware information.*
- void [SYSMPU\\_SetRegionConfig](#) (SYSMPU\_Type \*base, const [sysmpu\\_region\\_config\\_t](#) \*regionConfig)  
*Sets the SYSMPU region.*
- void [SYSMPU\\_SetRegionAddr](#) (SYSMPU\_Type \*base, uint32\_t regionNum, uint32\_t startAddr, uint32\_t endAddr)  
*Sets the region start and end address.*
- void [SYSMPU\\_SetRegionRwxMasterAccessRights](#) (SYSMPU\_Type \*base, uint32\_t regionNum, uint32\_t masterNum, const [sysmpu\\_rwxrights\\_master\\_access\\_control\\_t](#) \*accessRights)  
*Sets the SYSMPU region access rights for masters with read, write, and execute rights.*
- void [SYSMPU\\_SetRegionRwMasterAccessRights](#) (SYSMPU\_Type \*base, uint32\_t regionNum, uint32\_t masterNum, const [sysmpu\\_rwrights\\_master\\_access\\_control\\_t](#) \*accessRights)  
*Sets the SYSMPU region access rights for masters with read and write rights.*
- bool [SYSMPU\\_GetSlavePortErrorStatus](#) (SYSMPU\_Type \*base, [sysmpu\\_slave\\_t](#) slaveNum)  
*Gets the numbers of slave ports where errors occur.*
- void [SYSMPU\\_GetDetailErrorAccessInfo](#) (SYSMPU\_Type \*base, [sysmpu\\_slave\\_t](#) slaveNum, [sysmpu\\_access\\_err\\_info\\_t](#) \*errInform)  
*Gets the SYSMPU detailed error access information.*

## Data Structure Documentation

### 41.4.1 struct [sysmpu\\_hardware\\_info\\_t](#)

#### Data Fields

- uint8\_t [hardwareRevisionLevel](#)  
*Specifies the SYSMPU's hardware and definition reversion level.*
- uint8\_t [slavePortsNumbers](#)  
*Specifies the number of slave ports connected to SYSMPU.*
- [sysmpu\\_region\\_total\\_num\\_t](#) [regionsNumbers](#)  
*Indicates the number of region descriptors implemented.*

**41.4.1.0.0.36 Field Documentation****41.4.1.0.0.36.1** `uint8_t sysmpu_hardware_info_t::hardwareRevisionLevel`**41.4.1.0.0.36.2** `uint8_t sysmpu_hardware_info_t::slavePortsNumbers`**41.4.1.0.0.36.3** `sysmpu_region_total_num_t sysmpu_hardware_info_t::regionsNumbers`**41.4.2 struct sysmpu\_access\_err\_info\_t****Data Fields**

- `uint32_t master`  
*Access error master.*
- `sysmpu_err_attributes_t attributes`  
*Access error attributes.*
- `sysmpu_err_access_type_t accessType`  
*Access error type.*
- `sysmpu_err_access_control_t accessControl`  
*Access error control.*
- `uint32_t address`  
*Access error address.*
- `uint8_t processorIdentification`  
*Access error processor identification.*

**41.4.2.0.0.37 Field Documentation****41.4.2.0.0.37.1** `uint32_t sysmpu_access_err_info_t::master`**41.4.2.0.0.37.2** `sysmpu_err_attributes_t sysmpu_access_err_info_t::attributes`**41.4.2.0.0.37.3** `sysmpu_err_access_type_t sysmpu_access_err_info_t::accessType`**41.4.2.0.0.37.4** `sysmpu_err_access_control_t sysmpu_access_err_info_t::accessControl`**41.4.2.0.0.37.5** `uint32_t sysmpu_access_err_info_t::address`**41.4.2.0.0.37.6** `uint8_t sysmpu_access_err_info_t::processorIdentification`**41.4.3 struct sysmpu\_rwxrights\_master\_access\_control\_t****Data Fields**

- `sysmpu_supervisor_access_rights_t superAccessRights`  
*Master access rights in supervisor mode.*
- `sysmpu_user_access_rights_t userAccessRights`  
*Master access rights in user mode.*
- `bool processIdentifierEnable`  
*Enables or disables process identifier.*

**41.4.3.0.0.38 Field Documentation**

**41.4.3.0.0.38.1** `sysmpu_supervisor_access_rights_t sysmpu_rwxrights_master_access_control_t::superAccessRights`

**41.4.3.0.0.38.2** `sysmpu_user_access_rights_t sysmpu_rwxrights_master_access_control_t::userAccessRights`

**41.4.3.0.0.38.3** `bool sysmpu_rwxrights_master_access_control_t::processIdentifierEnable`

**41.4.4 struct sysmpu\_rwrights\_master\_access\_control\_t****Data Fields**

- `bool writeEnable`  
*Enables or disables write permission.*
- `bool readEnable`  
*Enables or disables read permission.*

**41.4.4.0.0.39 Field Documentation**

**41.4.4.0.0.39.1** `bool sysmpu_rwrights_master_access_control_t::writeEnable`

**41.4.4.0.0.39.2** `bool sysmpu_rwrights_master_access_control_t::readEnable`

**41.4.5 struct sysmpu\_region\_config\_t**

This structure is used to configure the regionNum region. The accessRights1[0] ~ accessRights1[3] are used to configure the bus master 0 ~ 3 with the privilege rights setting. The accessRights2[0] ~ accessRights2[3] are used to configure the high master 4 ~ 7 with the normal read write permission. The master port assignment is the chip configuration. Normally, the core is the master 0, debugger is the master 1. Note that the SYSMPU assigns a priority scheme where the debugger is treated as the highest priority master followed by the core and then all the remaining masters. SYSMPU protection does not allow writes from the core to affect the "regionNum 0" start and end address nor the permissions associated with the debugger. It can only write the permission fields associated with the other masters. This protection guarantees that the debugger always has access to the entire address space and those rights can't be changed by the core or any other bus master. Prepare the region configuration when regionNum is 0.

**Data Fields**

- `uint32_t regionNum`  
*SYSMPU region number, range form 0 ~ FSL\_FEATURE\_SYSMPU\_DESCRIPTOR\_COUNT - 1.*
- `uint32_t startAddress`  
*Memory region start address.*
- `uint32_t endAddress`  
*Memory region end address.*
- `sysmpu_rwxrights_master_access_control_t accessRights1 [4]`

- Masters with read, write and execute rights setting.*
- [sysmpu\\_rwrights\\_master\\_access\\_control\\_t accessRights2](#) [4]  
*Masters with normal read write rights setting.*
- [uint8\\_t processIdentifier](#)  
*Process identifier used when "processIdentifierEnable" set with true.*
- [uint8\\_t processIdMask](#)  
*Process identifier mask.*

#### 41.4.5.0.0.40 Field Documentation

**41.4.5.0.0.40.1 [uint32\\_t sysmpu\\_region\\_config\\_t::regionNum](#)**

**41.4.5.0.0.40.2 [uint32\\_t sysmpu\\_region\\_config\\_t::startAddress](#)**

Note: bit0 ~ bit4 always be marked as 0 by SYSMPU. The actual start address is 0-modulo-32 byte address.

**41.4.5.0.0.40.3 [uint32\\_t sysmpu\\_region\\_config\\_t::endAddress](#)**

Note: bit0 ~ bit4 always be marked as 1 by SYSMPU. The actual end address is 31-modulo-32 byte address.

**41.4.5.0.0.40.4 [sysmpu\\_rwxrights\\_master\\_access\\_control\\_t sysmpu\\_region\\_config\\_t::accessRights1](#)[4]**

**41.4.5.0.0.40.5 [sysmpu\\_rwrights\\_master\\_access\\_control\\_t sysmpu\\_region\\_config\\_t::accessRights2](#)[4]**

**41.4.5.0.0.40.6 [uint8\\_t sysmpu\\_region\\_config\\_t::processIdentifier](#)**

**41.4.5.0.0.40.7 [uint8\\_t sysmpu\\_region\\_config\\_t::processIdMask](#)**

The setting bit will ignore the same bit in process identifier.

### 41.4.6 struct [sysmpu\\_config\\_t](#)

This structure is used when calling the SYSMPU\_Init function.

#### Data Fields

- [sysmpu\\_region\\_config\\_t regionConfig](#)  
*Region access permission.*
- [struct \\_sysmpu\\_config \\* next](#)  
*Pointer to the next structure.*

**41.4.6.0.0.41 Field Documentation****41.4.6.0.0.41.1** `sysmpu_region_config_t sysmpu_config_t::regionConfig`**41.4.6.0.0.41.2** `struct _sysmpu_config* sysmpu_config_t::next`**Macro Definition Documentation****41.5.1** `#define FSL_SYSPMU_DRIVER_VERSION (MAKE_VERSION(2, 2, 3))`**41.5.2** `#define SYSPMU_MASTER_RWATTRIBUTE_START_PORT (4U)`**41.5.3** `#define SYSPMU_REGION_RWXRIGHTS_MASTER_SHIFT( n ) ((n)*6U)`**41.5.4** `#define SYSPMU_REGION_RWXRIGHTS_MASTER_MASK( n ) (0x1FUL << SYSPMU_REGION_RWXRIGHTS_MASTER_SHIFT(n))`**41.5.5** `#define SYSPMU_REGION_RWXRIGHTS_MASTER_WIDTH 5U`**41.5.6** `#define SYSPMU_REGION_RWXRIGHTS_MASTER( n, x ) (((uint32_t)((uint32_t)(x)) << SYSPMU_REGION_RWXRIGHTS_MASTER_SHIFT(n))) & SYSPMU_REGION_RWXRIGHTS_MASTER_MASK(n))`**41.5.7** `#define SYSPMU_REGION_RWXRIGHTS_MASTER_PE_SHIFT( n ) ((n)*6U + SYSPMU_REGION_RWXRIGHTS_MASTER_WIDTH)`**41.5.8** `#define SYSPMU_REGION_RWXRIGHTS_MASTER_PE_MASK( n ) (0x1UL << SYSPMU_REGION_RWXRIGHTS_MASTER_PE_SHIFT(n))`**41.5.9** `#define SYSPMU_REGION_RWXRIGHTS_MASTER_PE( n, x )`**Value:**

```
(((uint32_t)((uint32_t)(x)) << SYSPMU_REGION_RWXRIGHTS_MASTER_PE_SHIFT
(n))) & \
SYSPMU_REGION_RWXRIGHTS_MASTER_PE_MASK(n))
```



**41.5.10** `#define SYSPMU_REGION_RWRIGHTS_MASTER_SHIFT( n ) (((n)-SYSPMU_MASTER_RWATTRIBUTE_START_PORT) * 2U + 24U)`

**41.5.11** `#define SYSPMU_REGION_RWRIGHTS_MASTER_MASK( n ) (0x3UL << SYSPMU_REGION_RWRIGHTS_MASTER_SHIFT(n))`

**41.5.12** `#define SYSPMU_REGION_RWRIGHTS_MASTER( n, x ) (((uint32_t)((uint32_t)(x)) << SYSPMU_REGION_RWRIGHTS_MASTER_SHIFT(n))) & SYSPMU_REGION_RWRIGHTS_MASTER_MASK(n))`

## Enumeration Type Documentation

### 41.6.1 `enum sysmpu_region_total_num_t`

Enumerator

*kSYSPMU\_8Regions* SYSPMU supports 8 regions.  
*kSYSPMU\_12Regions* SYSPMU supports 12 regions.  
*kSYSPMU\_16Regions* SYSPMU supports 16 regions.

### 41.6.2 `enum sysmpu_slave_t`

Enumerator

*kSYSPMU\_Slave0* SYSPMU slave port 0.  
*kSYSPMU\_Slave1* SYSPMU slave port 1.  
*kSYSPMU\_Slave2* SYSPMU slave port 2.  
*kSYSPMU\_Slave3* SYSPMU slave port 3.  
*kSYSPMU\_Slave4* SYSPMU slave port 4.

### 41.6.3 `enum sysmpu_err_access_control_t`

Enumerator

*kSYSPMU\_NoRegionHit* No region hit error.  
*kSYSPMU\_NoneOverlappRegion* Access single region error.  
*kSYSPMU\_OverlappRegion* Access overlapping region error.

#### 41.6.4 enum sysmpu\_err\_access\_type\_t

Enumerator

*kSYSMPU\_ErrTypeRead* SYSMPU error access type — read.

*kSYSMPU\_ErrTypeWrite* SYSMPU error access type — write.

#### 41.6.5 enum sysmpu\_err\_attributes\_t

Enumerator

*kSYSMPU\_InstructionAccessInUserMode* Access instruction error in user mode.

*kSYSMPU\_DataAccessInUserMode* Access data error in user mode.

*kSYSMPU\_InstructionAccessInSupervisorMode* Access instruction error in supervisor mode.

*kSYSMPU\_DataAccessInSupervisorMode* Access data error in supervisor mode.

#### 41.6.6 enum sysmpu\_supervisor\_access\_rights\_t

Enumerator

*kSYSMPU\_SupervisorReadWriteExecute* Read write and execute operations are allowed in supervisor mode.

*kSYSMPU\_SupervisorReadExecute* Read and execute operations are allowed in supervisor mode.

*kSYSMPU\_SupervisorReadWrite* Read write operations are allowed in supervisor mode.

*kSYSMPU\_SupervisorEqualToUsermode* Access permission equal to user mode.

#### 41.6.7 enum sysmpu\_user\_access\_rights\_t

Enumerator

*kSYSMPU\_UserNoAccessRights* No access allowed in user mode.

*kSYSMPU\_UserExecute* Execute operation is allowed in user mode.

*kSYSMPU\_UserWrite* Write operation is allowed in user mode.

*kSYSMPU\_UserWriteExecute* Write and execute operations are allowed in user mode.

*kSYSMPU\_UserRead* Read is allowed in user mode.

*kSYSMPU\_UserReadExecute* Read and execute operations are allowed in user mode.

*kSYSMPU\_UserReadWrite* Read and write operations are allowed in user mode.

*kSYSMPU\_UserReadWriteExecute* Read write and execute operations are allowed in user mode.

## Function Documentation

**41.7.1 void SYSMPU\_Init ( SYSMPU\_Type \* *base*, const sysmpu\_config\_t \* *config* )**

This function configures the SYSMPU module with the user-defined configuration.

Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>config</i>	The pointer to the configuration structure.

#### 41.7.2 void SYSMPU\_Deinit ( SYSMPU\_Type \* *base* )

Parameters

<i>base</i>	SYSMPU peripheral base address.
-------------	---------------------------------

#### 41.7.3 static void SYSMPU\_Enable ( SYSMPU\_Type \* *base*, bool *enable* ) [inline], [static]

Call this API to enable or disable the SYSMPU module.

Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>enable</i>	True enable SYSMPU, false disable SYSMPU.

#### 41.7.4 static void SYSMPU\_RegionEnable ( SYSMPU\_Type \* *base*, uint32\_t *number*, bool *enable* ) [inline], [static]

When SYSMPU is enabled, call this API to disable an unused region of an enabled SYSMPU. Call this API to minimize the power dissipation.

Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>number</i>	SYSMPU region number.
<i>enable</i>	True enable the special region SYSMPU, false disable the special region SYSMPU.

#### 41.7.5 void SYSMPU\_GetHardwareInfo ( SYSMPU\_Type \* *base*, sysmpu\_hardware\_info\_t \* *hardwareInform* )

## Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>hardware- Inform</i>	The pointer to the SYSMPU hardware information structure. See "sysmpu_hardware_info_t".

#### 41.7.6 void SYSMPU\_SetRegionConfig ( SYSMPU\_Type \* *base*, const sysmpu\_region\_config\_t \* *regionConfig* )

Note: Due to the SYSMPU protection, the region number 0 does not allow writes from core to affect the start and end address nor the permissions associated with the debugger. It can only write the permission fields associated with the other masters.

## Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>regionConfig</i>	The pointer to the SYSMPU user configuration structure. See "sysmpu_region_config_t".

#### 41.7.7 void SYSMPU\_SetRegionAddr ( SYSMPU\_Type \* *base*, uint32\_t *regionNum*, uint32\_t *startAddr*, uint32\_t *endAddr* )

Memory region start address. Note: bit0 ~ bit4 is always marked as 0 by SYSMPU. The actual start address by SYSMPU is 0-modulo-32 byte address. Memory region end address. Note: bit0 ~ bit4 always be marked as 1 by SYSMPU. The end address used by the SYSMPU is 31-modulo-32 byte address. Note: Due to the SYSMPU protection, the startAddr and endAddr can't be changed by the core when regionNum is 0.

## Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>regionNum</i>	SYSMPU region number. The range is from 0 to FSL_FEATURE_SYSMPU_DESCRIPTOR_COUNT - 1.
<i>startAddr</i>	Region start address.
<i>endAddr</i>	Region end address.

**41.7.8 void SYSPMU\_SetRegionRwxMasterAccessRights ( SYSPMU\_Type  
\* *base*, uint32\_t *regionNum*, uint32\_t *masterNum*, const  
sysmpu\_rwxrights\_master\_access\_control\_t \* *accessRights* )**

The SYSPMU access rights depend on two board classifications of bus masters. The privilege rights masters and the normal rights masters. The privilege rights masters have the read, write, and execute access rights. Except the normal read and write rights, the execute rights are also allowed for these masters. The privilege rights masters normally range from bus masters 0 - 3. However, the maximum master number is device-specific. See the "SYSPMU\_PRIVILEGED\_RIGHTS\_MASTER\_MAX\_INDEX". The normal rights masters access rights control see "SYSPMU\_SetRegionRwMasterAccessRights()".

Parameters

<i>base</i>	SYSPMU peripheral base address.
<i>regionNum</i>	SYSPMU region number. Should range from 0 to FSL_FEATURE_SYSPMU_DESCRIPTOR_COUNT - 1.
<i>masterNum</i>	SYSPMU bus master number. Should range from 0 to SYSPMU_PRIVILEGED_RIGHTS_MASTER_MAX_INDEX.
<i>accessRights</i>	The pointer to the SYSPMU access rights configuration. See "sysmpu_rwxrights_master_access_control_t".

**41.7.9 void SYSPMU\_SetRegionRwMasterAccessRights ( SYSPMU\_Type  
\* *base*, uint32\_t *regionNum*, uint32\_t *masterNum*, const  
sysmpu\_rwrights\_master\_access\_control\_t \* *accessRights* )**

The SYSPMU access rights depend on two board classifications of bus masters. The privilege rights masters and the normal rights masters. The normal rights masters only have the read and write access permissions. The privilege rights access control see "SYSPMU\_SetRegionRwxMasterAccessRights".

Parameters

<i>base</i>	SYSPMU peripheral base address.
<i>regionNum</i>	SYSPMU region number. The range is from 0 to FSL_FEATURE_SYSPMU_DESCRIPTOR_COUNT - 1.
<i>masterNum</i>	SYSPMU bus master number. Should range from SYSPMU_MASTER_RWATTRIBUTE_START_PORT to ~ FSL_FEATURE_SYSPMU_MASTER_COUNT - 1.

<i>accessRights</i>	The pointer to the SYSMPU access rights configuration. See "sysmpu_rwrights_master_access_control_t".
---------------------	---

#### 41.7.10 **bool SYSMPU\_GetSlavePortErrorStatus ( SYSMPU\_Type \* *base*, sysmpu\_slave\_t *slaveNum* )**

Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>slaveNum</i>	SYSMPU slave port number.

Returns

The slave ports error status. true - error happens in this slave port. false - error didn't happen in this slave port.

#### 41.7.11 **void SYSMPU\_GetDetailErrorAccessInfo ( SYSMPU\_Type \* *base*, sysmpu\_slave\_t *slaveNum*, sysmpu\_access\_err\_info\_t \* *errInform* )**

Parameters

<i>base</i>	SYSMPU peripheral base address.
<i>slaveNum</i>	SYSMPU slave port number.
<i>errInform</i>	The pointer to the SYSMPU access error information. See "sysmpu_access_err_info_t".

## Chapter 42

### TPM: Timer PWM Module

#### Overview

The MCUXpresso SDK provides a driver for the Timer PWM Module (TPM) of MCUXpresso SDK devices.

The TPM driver supports the generation of PWM signals, input capture, and output compare modes. On some SoCs, the driver supports the generation of combined PWM signals, dual-edge capture, and quadrature decoder modes. The driver also supports configuring each of the TPM fault inputs. The fault input is available only on some SoCs.

#### Introduction of TPM

##### 42.2.1 Initialization and deinitialization

The function [TPM\\_Init\(\)](#) initializes the TPM with a specified configurations. The function [TPM\\_GetDefaultConfig\(\)](#) gets the default configurations. On some SoCs, the initialization function issues a software reset to reset the TPM internal logic. The initialization function configures the TPM's behavior when it receives a trigger input and its operation in doze and debug modes.

The function [TPM\\_Deinit\(\)](#) disables the TPM counter and turns off the module clock.

##### 42.2.2 PWM Operations

The function [TPM\\_SetupPwm\(\)](#) sets up TPM channels for the PWM output. The function can set up the PWM signal properties for multiple channels. Each channel has its own [tpm\\_chnl\\_pwm\\_signal\\_param\\_t](#) structure that is used to specify the output signals duty cycle and level-mode. However, the same PWM period and PWM mode is applied to all channels requesting a PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 where 0=inactive signal (0% duty cycle) and 100=always active signal (100% duty cycle). When generating a combined PWM signal, the channel number passed refers to a channel pair number, for example 0 refers to channel 0 and 1, 1 refers to channels 2 and 3.

The function [TPM\\_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular TPM channel.

The function [TPM\\_UpdateChnlEdgeLevelSelect\(\)](#) updates the level select bits of a particular TPM channel. This can be used to disable the PWM output when making changes to the PWM signal.



### 42.2.3 Input capture operations

The function `TPM_SetupInputCapture()` sets up a TPM channel for input capture. The user can specify the capture edge.

The function `TPM_SetupDualEdgeCapture()` can be used to measure the pulse width of a signal. This is available only for certain SoCs. A channel pair is used during the capture with the input signal coming through a channel that can be configured. The user can specify the capture edge for each channel and any filter value to be used when processing the input signal.

### 42.2.4 Output compare operations

The function `TPM_SetupOutputCompare()` sets up a TPM channel for output comparison. The user can specify the channel output on a successful comparison and a comparison value.

### 42.2.5 Quad decode

The function `TPM_SetupQuadDecode()` sets up TPM channels 0 and 1 for quad decode, which is available only for certain SoCs. The user can specify the quad decode mode, polarity, and filter properties for each input signal.

### 42.2.6 Fault operation

The function `TPM_SetupFault()` sets up the properties for each fault, which is available only for certain SoCs. The user can specify the fault polarity and whether to use a filter on a fault input. The overall fault filter value and fault control mode are set up during initialization.

### 42.2.7 Status

Provides functions to get and clear the TPM status.

### 42.2.8 Interrupt

Provides functions to enable/disable TPM interrupts and get current enabled interrupts.

## Typical use case

### 42.3.1 PWM output

Output the PWM signal on 2 TPM channels with different duty cycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/tpm

## Data Structures

- struct [tpm\\_chnl\\_pwm\\_signal\\_param\\_t](#)  
*Options to configure a TPM channel's PWM signal. [More...](#)*
- struct [tpm\\_dual\\_edge\\_capture\\_param\\_t](#)  
*TPM dual edge capture parameters. [More...](#)*
- struct [tpm\\_phase\\_params\\_t](#)  
*TPM quadrature decode phase parameters. [More...](#)*
- struct [tpm\\_config\\_t](#)  
*TPM config structure. [More...](#)*

## Enumerations

- enum [tpm\\_chnl\\_t](#) {  
  [kTPM\\_Chnl\\_0](#) = 0U,  
  [kTPM\\_Chnl\\_1](#),  
  [kTPM\\_Chnl\\_2](#),  
  [kTPM\\_Chnl\\_3](#),  
  [kTPM\\_Chnl\\_4](#),  
  [kTPM\\_Chnl\\_5](#),  
  [kTPM\\_Chnl\\_6](#),  
  [kTPM\\_Chnl\\_7](#) }  
*List of TPM channels.*
- enum [tpm\\_pwm\\_mode\\_t](#) {  
  [kTPM\\_EdgeAlignedPwm](#) = 0U,  
  [kTPM\\_CenterAlignedPwm](#),  
  [kTPM\\_CombinedPwm](#) }  
*TPM PWM operation modes.*
- enum [tpm\\_pwm\\_level\\_select\\_t](#) {  
  [kTPM\\_NoPwmSignal](#) = 0U,  
  [kTPM\\_LowTrue](#),  
  [kTPM\\_HighTrue](#) }  
*TPM PWM output pulse mode: high-true, low-true or no output.*
- enum [tpm\\_trigger\\_select\\_t](#)  
*Trigger options available.*
- enum [tpm\\_trigger\\_source\\_t](#) {  
  [kTPM\\_TriggerSource\\_External](#) = 0U,  
  [kTPM\\_TriggerSource\\_Internal](#) }  
*Trigger source options available.*

- enum `tpm_output_compare_mode_t` {  
`kTPM_NoOutputSignal` = (1U << TPM\_CnSC\_MSA\_SHIFT),  
`kTPM_ToggleOnMatch` = ((1U << TPM\_CnSC\_MSA\_SHIFT) | (1U << TPM\_CnSC\_ELSA\_SHIFT)),  
`kTPM_ClearOnMatch` = ((1U << TPM\_CnSC\_MSA\_SHIFT) | (2U << TPM\_CnSC\_ELSA\_SHIFT)),  
`kTPM_SetOnMatch` = ((1U << TPM\_CnSC\_MSA\_SHIFT) | (3U << TPM\_CnSC\_ELSA\_SHIFT)),  
`kTPM_HighPulseOutput` = ((3U << TPM\_CnSC\_MSA\_SHIFT) | (1U << TPM\_CnSC\_ELSA\_SHIFT)),  
`kTPM_LowPulseOutput` = ((3U << TPM\_CnSC\_MSA\_SHIFT) | (2U << TPM\_CnSC\_ELSA\_SHIFT)) }  
*TPM output compare modes.*
- enum `tpm_input_capture_edge_t` {  
`kTPM_RisingEdge` = (1U << TPM\_CnSC\_ELSA\_SHIFT),  
`kTPM_FallingEdge` = (2U << TPM\_CnSC\_ELSA\_SHIFT),  
`kTPM_RiseAndFallEdge` = (3U << TPM\_CnSC\_ELSA\_SHIFT) }  
*TPM input capture edge.*
- enum `tpm_quad_decode_mode_t` {  
`kTPM_QuadPhaseEncode` = 0U,  
`kTPM_QuadCountAndDir` }  
*TPM quadrature decode modes.*
- enum `tpm_phase_polarity_t` {  
`kTPM_QuadPhaseNormal` = 0U,  
`kTPM_QuadPhaseInvert` }  
*TPM quadrature phase polarities.*
- enum `tpm_clock_source_t` {  
`kTPM_SystemClock` = 1U,  
`kTPM_ExternalClock` }  
*TPM clock source selection.*
- enum `tpm_clock_prescale_t` {  
`kTPM_Prescale_Divide_1` = 0U,  
`kTPM_Prescale_Divide_2`,  
`kTPM_Prescale_Divide_4`,  
`kTPM_Prescale_Divide_8`,  
`kTPM_Prescale_Divide_16`,  
`kTPM_Prescale_Divide_32`,  
`kTPM_Prescale_Divide_64`,  
`kTPM_Prescale_Divide_128` }  
*TPM prescale value selection for the clock source.*
- enum `tpm_interrupt_enable_t` {

```

kTPM_Chnl0InterruptEnable = (1U << 0),
kTPM_Chnl1InterruptEnable = (1U << 1),
kTPM_Chnl2InterruptEnable = (1U << 2),
kTPM_Chnl3InterruptEnable = (1U << 3),
kTPM_Chnl4InterruptEnable = (1U << 4),
kTPM_Chnl5InterruptEnable = (1U << 5),
kTPM_Chnl6InterruptEnable = (1U << 6),
kTPM_Chnl7InterruptEnable = (1U << 7),
kTPM_TimeOverflowInterruptEnable = (1U << 8) }

```

*List of TPM interrupts.*

- enum `tpm_status_flags_t` {

```

kTPM_Chnl0Flag = (1U << 0),
kTPM_Chnl1Flag = (1U << 1),
kTPM_Chnl2Flag = (1U << 2),
kTPM_Chnl3Flag = (1U << 3),
kTPM_Chnl4Flag = (1U << 4),
kTPM_Chnl5Flag = (1U << 5),
kTPM_Chnl6Flag = (1U << 6),
kTPM_Chnl7Flag = (1U << 7),
kTPM_TimeOverflowFlag = (1U << 8) }

```

*List of TPM flags.*

## Driver version

- #define `FSL_TPM_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 8)`)  
Version 2.0.8.

## Initialization and deinitialization

- void `TPM_Init` (`TPM_Type *base`, const `tpm_config_t *config`)  
*Ungates the TPM clock and configures the peripheral for basic operation.*
- void `TPM_Deinit` (`TPM_Type *base`)  
*Stops the counter and gates the TPM clock.*
- void `TPM_GetDefaultConfig` (`tpm_config_t *config`)  
*Fill in the TPM config struct with the default settings.*

## Channel mode operations

- `status_t` `TPM_SetupPwm` (`TPM_Type *base`, const `tpm_chnl_pwm_signal_param_t *chnlParams`, `uint8_t numOfChnls`, `tpm_pwm_mode_t mode`, `uint32_t pwmFreq_Hz`, `uint32_t srcClock_Hz`)  
*Configures the PWM signal parameters.*
- void `TPM_UpdatePwmDutycycle` (`TPM_Type *base`, `tpm_chnl_t chnlNumber`, `tpm_pwm_mode_t currentPwmMode`, `uint8_t dutyCyclePercent`)  
*Update the duty cycle of an active PWM signal.*
- void `TPM_UpdateChnlEdgeLevelSelect` (`TPM_Type *base`, `tpm_chnl_t chnlNumber`, `uint8_t level`)  
*Update the edge level selection for a channel.*
- void `TPM_SetupInputCapture` (`TPM_Type *base`, `tpm_chnl_t chnlNumber`, `tpm_input_capture_edge_t captureMode`)

*Enables capturing an input signal on the channel using the function parameters.*

- void [TPM\\_SetupOutputCompare](#) (TPM\_Type \*base, [tpm\\_chnl\\_t](#) chnlNumber, [tpm\\_output\\_compare\\_mode\\_t](#) compareMode, uint32\_t compareValue)

*Configures the TPM to generate timed pulses.*

- void [TPM\\_SetupDualEdgeCapture](#) (TPM\_Type \*base, [tpm\\_chnl\\_t](#) chnlPairNumber, const [tpm\\_dual\\_edge\\_capture\\_param\\_t](#) \*edgeParam, uint32\_t filterValue)

*Configures the dual edge capture mode of the TPM.*

- void [TPM\\_SetupQuadDecode](#) (TPM\_Type \*base, const [tpm\\_phase\\_params\\_t](#) \*phaseAParams, const [tpm\\_phase\\_params\\_t](#) \*phaseBParams, [tpm\\_quad\\_decode\\_mode\\_t](#) quadMode)

*Configures the parameters and activates the quadrature decode mode.*

## Interrupt Interface

- void [TPM\\_EnableInterrupts](#) (TPM\_Type \*base, uint32\_t mask)

*Enables the selected TPM interrupts.*

- void [TPM\\_DisableInterrupts](#) (TPM\_Type \*base, uint32\_t mask)

*Disables the selected TPM interrupts.*

- uint32\_t [TPM\\_GetEnabledInterrupts](#) (TPM\_Type \*base)

*Gets the enabled TPM interrupts.*

## Status Interface

- static uint32\_t [TPM\\_GetStatusFlags](#) (TPM\_Type \*base)

*Gets the TPM status flags.*

- static void [TPM\\_ClearStatusFlags](#) (TPM\_Type \*base, uint32\_t mask)

*Clears the TPM status flags.*

## Read and write the timer period

- static void [TPM\\_SetTimerPeriod](#) (TPM\_Type \*base, uint32\_t ticks)

*Sets the timer period in units of ticks.*

- static uint32\_t [TPM\\_GetCurrentTimerCount](#) (TPM\_Type \*base)

*Reads the current timer counting value.*

## Timer Start and Stop

- static void [TPM\\_StartTimer](#) (TPM\_Type \*base, [tpm\\_clock\\_source\\_t](#) clockSource)

*Starts the TPM counter.*

- static void [TPM\\_StopTimer](#) (TPM\_Type \*base)

*Stops the TPM counter.*

## Data Structure Documentation

### 42.4.1 struct tpm\_chnl\_pwm\_signal\_param\_t

#### Data Fields

- [tpm\\_chnl\\_t](#) chnlNumber  
*TPM channel to configure.*

- [tpm\\_pwm\\_level\\_select\\_t level](#)  
*PWM output active level select.*
- [uint8\\_t dutyCyclePercent](#)  
*PWM pulse width, value should be between 0 to 100 0=inactive signal(0% duty cycle)...*
- [uint8\\_t firstEdgeDelayPercent](#)  
*Used only in combined PWM mode to generate asymmetrical PWM.*

#### 42.4.1.0.0.42 Field Documentation

##### 42.4.1.0.0.42.1 [tpm\\_chnl\\_t tpm\\_chnl\\_pwm\\_signal\\_param\\_t::chnlNumber](#)

In combined mode (available in some SoC's, this represents the channel pair number

##### 42.4.1.0.0.42.2 [uint8\\_t tpm\\_chnl\\_pwm\\_signal\\_param\\_t::dutyCyclePercent](#)

100=always active signal (100% duty cycle)

##### 42.4.1.0.0.42.3 [uint8\\_t tpm\\_chnl\\_pwm\\_signal\\_param\\_t::firstEdgeDelayPercent](#)

Specifies the delay to the first edge in a PWM period. If unsure, leave as 0; Should be specified as percentage of the PWM period

#### 42.4.2 [struct tpm\\_dual\\_edge\\_capture\\_param\\_t](#)

Note

This mode is available only on some SoC's.

#### Data Fields

- [bool enableSwap](#)  
*true: Use channel n+1 input, channel n input is ignored; false: Use channel n input, channel n+1 input is ignored*
- [tpm\\_input\\_capture\\_edge\\_t currChanEdgeMode](#)  
*Input capture edge select for channel n.*
- [tpm\\_input\\_capture\\_edge\\_t nextChanEdgeMode](#)  
*Input capture edge select for channel n+1.*

#### 42.4.3 [struct tpm\\_phase\\_params\\_t](#)

#### Data Fields

- [uint32\\_t phaseFilterVal](#)  
*Filter value, filter is disabled when the value is zero.*
- [tpm\\_phase\\_polarity\\_t phasePolarity](#)  
*Phase polarity.*

#### 42.4.4 struct tpm\_config\_t

This structure holds the configuration settings for the TPM peripheral. To initialize this structure to reasonable defaults, call the [TPM\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

#### Data Fields

- [tpm\\_clock\\_prescale\\_t](#) prescale  
*Select TPM clock prescale value.*
- bool [useGlobalTimeBase](#)  
*true: Use of an external global time base is enabled; false: disabled*
- [tpm\\_trigger\\_select\\_t](#) triggerSelect  
*Input trigger to use for controlling the counter operation.*
- [tpm\\_trigger\\_source\\_t](#) triggerSource  
*Decides if we use external or internal trigger.*
- bool [enableDoze](#)  
*true: TPM counter is paused in doze mode; false: TPM counter continues in doze mode*
- bool [enableDebugMode](#)  
*true: TPM counter continues in debug mode; false: TPM counter is paused in debug mode*
- bool [enableReloadOnTrigger](#)  
*true: TPM counter is reloaded on trigger; false: TPM counter not reloaded*
- bool [enableStopOnOverflow](#)  
*true: TPM counter stops after overflow; false: TPM counter continues running after overflow*
- bool [enableStartOnTrigger](#)  
*true: TPM counter only starts when a trigger is detected; false: TPM counter starts immediately*
- bool [enablePauseOnTrigger](#)  
*true: TPM counter will pause while trigger remains asserted; false: TPM counter continues running*

##### 42.4.4.0.0.43 Field Documentation

##### 42.4.4.0.0.43.1 tpm\_trigger\_source\_t tpm\_config\_t::triggerSource

#### Enumeration Type Documentation

#### 42.5.1 enum tpm\_chnl\_t

Note

Actual number of available channels is SoC dependent

Enumerator

- kTPM\_Chnl\_0** TPM channel number 0.
- kTPM\_Chnl\_1** TPM channel number 1.
- kTPM\_Chnl\_2** TPM channel number 2.
- kTPM\_Chnl\_3** TPM channel number 3.

*kTPM\_Chnl\_4* TPM channel number 4.  
*kTPM\_Chnl\_5* TPM channel number 5.  
*kTPM\_Chnl\_6* TPM channel number 6.  
*kTPM\_Chnl\_7* TPM channel number 7.

#### 42.5.2 enum tpm\_pwm\_mode\_t

Enumerator

*kTPM\_EdgeAlignedPwm* Edge aligned PWM.  
*kTPM\_CenterAlignedPwm* Center aligned PWM.  
*kTPM\_CombinedPwm* Combined PWM.

#### 42.5.3 enum tpm\_pwm\_level\_select\_t

Enumerator

*kTPM\_NoPwmSignal* No PWM output on pin.  
*kTPM\_LowTrue* Low true pulses.  
*kTPM\_HighTrue* High true pulses.

#### 42.5.4 enum tpm\_trigger\_select\_t

This is used for both internal & external trigger sources (external option available in certain SoC's)

Note

The actual trigger options available is SoC-specific.

#### 42.5.5 enum tpm\_trigger\_source\_t

Note

This selection is available only on some SoC's. For SoC's without this selection, the only trigger source available is internal trigger.

Enumerator

*kTPM\_TriggerSource\_External* Use external trigger input.  
*kTPM\_TriggerSource\_Internal* Use internal trigger.



### 42.5.6 enum tpm\_output\_compare\_mode\_t

Enumerator

***kTPM\_NoOutputSignal*** No channel output when counter reaches CnV.  
***kTPM\_ToggleOnMatch*** Toggle output.  
***kTPM\_ClearOnMatch*** Clear output.  
***kTPM\_SetOnMatch*** Set output.  
***kTPM\_HighPulseOutput*** Pulse output high.  
***kTPM\_LowPulseOutput*** Pulse output low.

### 42.5.7 enum tpm\_input\_capture\_edge\_t

Enumerator

***kTPM\_RisingEdge*** Capture on rising edge only.  
***kTPM\_FallingEdge*** Capture on falling edge only.  
***kTPM\_RiseAndFallEdge*** Capture on rising or falling edge.

### 42.5.8 enum tpm\_quad\_decode\_mode\_t

Note

This mode is available only on some SoC's.

Enumerator

***kTPM\_QuadPhaseEncode*** Phase A and Phase B encoding mode.  
***kTPM\_QuadCountAndDir*** Count and direction encoding mode.

### 42.5.9 enum tpm\_phase\_polarity\_t

Enumerator

***kTPM\_QuadPhaseNormal*** Phase input signal is not inverted.  
***kTPM\_QuadPhaseInvert*** Phase input signal is inverted.

### 42.5.10 enum tpm\_clock\_source\_t

Enumerator

***kTPM\_SystemClock*** System clock.  
***kTPM\_ExternalClock*** External clock.

### 42.5.11 enum tpm\_clock\_prescale\_t

Enumerator

*kTPM\_Prescale\_Divide\_1* Divide by 1.  
*kTPM\_Prescale\_Divide\_2* Divide by 2.  
*kTPM\_Prescale\_Divide\_4* Divide by 4.  
*kTPM\_Prescale\_Divide\_8* Divide by 8.  
*kTPM\_Prescale\_Divide\_16* Divide by 16.  
*kTPM\_Prescale\_Divide\_32* Divide by 32.  
*kTPM\_Prescale\_Divide\_64* Divide by 64.  
*kTPM\_Prescale\_Divide\_128* Divide by 128.

### 42.5.12 enum tpm\_interrupt\_enable\_t

Enumerator

*kTPM\_Chnl0InterruptEnable* Channel 0 interrupt.  
*kTPM\_Chnl1InterruptEnable* Channel 1 interrupt.  
*kTPM\_Chnl2InterruptEnable* Channel 2 interrupt.  
*kTPM\_Chnl3InterruptEnable* Channel 3 interrupt.  
*kTPM\_Chnl4InterruptEnable* Channel 4 interrupt.  
*kTPM\_Chnl5InterruptEnable* Channel 5 interrupt.  
*kTPM\_Chnl6InterruptEnable* Channel 6 interrupt.  
*kTPM\_Chnl7InterruptEnable* Channel 7 interrupt.  
*kTPM\_TimeOverflowInterruptEnable* Time overflow interrupt.

### 42.5.13 enum tpm\_status\_flags\_t

Enumerator

*kTPM\_Chnl0Flag* Channel 0 flag.  
*kTPM\_Chnl1Flag* Channel 1 flag.  
*kTPM\_Chnl2Flag* Channel 2 flag.  
*kTPM\_Chnl3Flag* Channel 3 flag.  
*kTPM\_Chnl4Flag* Channel 4 flag.  
*kTPM\_Chnl5Flag* Channel 5 flag.  
*kTPM\_Chnl6Flag* Channel 6 flag.  
*kTPM\_Chnl7Flag* Channel 7 flag.  
*kTPM\_TimeOverflowFlag* Time overflow flag.

## Function Documentation

### 42.6.1 void TPM\_Init ( TPM\_Type \* *base*, const tpm\_config\_t \* *config* )

## Note

This API should be called at the beginning of the application using the TPM driver.

## Parameters

<i>base</i>	TPM peripheral base address
<i>config</i>	Pointer to user's TPM config structure.

#### 42.6.2 void TPM\_Deinit ( TPM\_Type \* *base* )

## Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

#### 42.6.3 void TPM\_GetDefaultConfig ( tpm\_config\_t \* *config* )

The default values are:

```
*   config->prescale = kTPM_Prescale_Divide_1;
*   config->useGlobalTimeBase = false;
*   config->dozeEnable = false;
*   config->dbgMode = false;
*   config->enableReloadOnTrigger = false;
*   config->enableStopOnOverflow = false;
*   config->enableStartOnTrigger = false;
*#if FSL_FEATURE_TPM_HAS_PAUSE_COUNTER_ON_TRIGGER
*   config->enablePauseOnTrigger = false;
*#endif
*   config->triggerSelect = kTPM_Trigger_Select_0;
*#if FSL_FEATURE_TPM_HAS_EXTERNAL_TRIGGER_SELECTION
*   config->triggerSource = kTPM_TriggerSource_External;
*#endif
*
```

## Parameters

<i>config</i>	Pointer to user's TPM config structure.
---------------	---

#### 42.6.4 status\_t TPM\_SetupPwm ( TPM\_Type \* *base*, const tpm\_chnl\_pwm\_signal\_param\_t \* *chnlParams*, uint8\_t *numOfChnls*, tpm\_pwm\_mode\_t *mode*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz* )

User calls this function to configure the PWM signals period, mode, dutycycle and edge. Use this function to configure all the TPM channels that will be used to output a PWM signal

## Parameters

<i>base</i>	TPM peripheral base address
<i>chnlParams</i>	Array of PWM channel parameters to configure the channel(s)
<i>numOfChnls</i>	Number of channels to configure, this should be the size of the array passed in
<i>mode</i>	PWM operation mode, options available in enumeration <a href="#">tpm_pwm_mode_t</a>
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	TPM counter clock in Hz

## Returns

kStatus\_Success if the PWM setup was successful, kStatus\_Error on failure

**42.6.5 void TPM\_UpdatePwmDutycycle ( TPM\_Type \* *base*, tpm\_chnl\_t *chnlNumber*, tpm\_pwm\_mode\_t *currentPwmMode*, uint8\_t *dutyCyclePercent* )**

## Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number. In combined mode, this represents the channel pair number
<i>currentPwm-Mode</i>	The current PWM mode set during PWM setup
<i>dutyCycle-Percent</i>	New PWM pulse width, value should be between 0 to 100 0=inactive signal(0% duty cycle)... 100=active signal (100% duty cycle)

**42.6.6 void TPM\_UpdateChnlEdgeLevelSelect ( TPM\_Type \* *base*, tpm\_chnl\_t *chnlNumber*, uint8\_t *level* )**

## Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

<i>chnlNumber</i>	The channel number
<i>level</i>	The level to be set to the ELSnB:ELSnA field; valid values are 00, 01, 10, 11. See the appropriate SoC reference manual for details about this field.

#### 42.6.7 void TPM\_SetupInputCapture ( TPM\_Type \* *base*, tpm\_chnl\_t *chnlNumber*, tpm\_input\_capture\_edge\_t *captureMode* )

When the edge specified in the captureMode argument occurs on the channel, the TPM counter is captured into the CnV register. The user has to read the CnV register separately to get this value.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>captureMode</i>	Specifies which edge to capture

#### 42.6.8 void TPM\_SetupOutputCompare ( TPM\_Type \* *base*, tpm\_chnl\_t *chnlNumber*, tpm\_output\_compare\_mode\_t *compareMode*, uint32\_t *compareValue* )

When the TPM counter matches the value of compareVal argument (this is written into CnV reg), the channel output is changed based on what is specified in the compareMode argument.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>compareMode</i>	Action to take on the channel output when the compare condition is met
<i>compareValue</i>	Value to be programmed in the CnV register.

#### 42.6.9 void TPM\_SetupDualEdgeCapture ( TPM\_Type \* *base*, tpm\_chnl\_t *chnlPairNumber*, const tpm\_dual\_edge\_capture\_param\_t \* *edgeParam*, uint32\_t *filterValue* )

This function allows to measure a pulse width of the signal on the input of channel of a channel pair. The filter function is disabled if the filterVal argument passed is zero.

## Parameters

<i>base</i>	TPM peripheral base address
<i>chnlPair- Number</i>	The TPM channel pair number; options are 0, 1, 2, 3
<i>edgeParam</i>	Sets up the dual edge capture function
<i>filterValue</i>	Filter value, specify 0 to disable filter.

**42.6.10 void TPM\_SetupQuadDecode ( TPM\_Type \* *base*, const tpm\_phase\_params\_t \* *phaseAParams*, const tpm\_phase\_params\_t \* *phaseBParams*, tpm\_quad\_decode\_mode\_t *quadMode* )**

## Parameters

<i>base</i>	TPM peripheral base address
<i>phaseAParams</i>	Phase A configuration parameters
<i>phaseBParams</i>	Phase B configuration parameters
<i>quadMode</i>	Selects encoding mode used in quadrature decoder mode

**42.6.11 void TPM\_EnableInterrupts ( TPM\_Type \* *base*, uint32\_t *mask* )**

## Parameters

<i>base</i>	TPM peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">tpm_interrupt_enable_t</a>

**42.6.12 void TPM\_DisableInterrupts ( TPM\_Type \* *base*, uint32\_t *mask* )**

## Parameters

<i>base</i>	TPM peripheral base address
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">tpm_interrupt_enable_t</a>

#### 42.6.13 `uint32_t TPM_GetEnabledInterrupts ( TPM_Type * base )`

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [tpm\\_interrupt\\_enable\\_t](#)

#### 42.6.14 `static uint32_t TPM_GetStatusFlags ( TPM_Type * base ) [inline], [static]`

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [tpm\\_status\\_flags\\_t](#)

#### 42.6.15 `static void TPM_ClearStatusFlags ( TPM_Type * base, uint32_t mask ) [inline], [static]`

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">tpm_status_flags_t</a>
-------------	--

#### 42.6.16 static void TPM\_SetTimerPeriod ( TPM\_Type \* *base*, uint32\_t *ticks* ) [inline], [static]

Timers counts from 0 until it equals the count value set here. The count value is written to the MOD register.

Note

1. This API allows the user to use the TPM module as a timer. Do not mix usage of this API with TPM's PWM setup API's.
2. Call the utility macros provided in the fsl\_common.h to convert usec or msec to ticks.

Parameters

<i>base</i>	TPM peripheral base address
<i>ticks</i>	A timer period in units of ticks, which should be equal or greater than 1.

#### 42.6.17 static uint32\_t TPM\_GetCurrentTimerCount ( TPM\_Type \* *base* ) [inline], [static]

This function returns the real-time timer counting value in a range from 0 to a timer period.

Note

Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Returns

The current counter value in ticks

#### 42.6.18 static void TPM\_StartTimer ( TPM\_Type \* *base*, tpm\_clock\_source\_t *clockSource* ) [inline], [static]



Parameters

<i>base</i>	TPM peripheral base address
<i>clockSource</i>	TPM clock source; once clock source is set the counter will start running

#### 42.6.19 static void TPM\_StopTimer ( TPM\_Type \* *base* ) [inline], [static]

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

## Chapter 43

# TSI: Touch Sensing Input

### Overview

The MCUXpresso SDK provides a driver for the Touch Sensing Input (TSI) module of MCUXpresso SDK devices.

### Typical use case

#### 43.2.1 TSI Operation

```
TSI_Init(TSI0);
TSI_Configure(TSI0, &user_config);
TSI_SetMeasuredChannelNumber(TSI0, channelMask);
TSI_EnableInterrupts(TSI0, kTSI_GlobalInterruptEnable |
    kTSI_EndOfScanInterruptEnable);

TSI_EnableSoftwareTriggerScan(TSI0);
TSI_EnableModule(TSI0);
while(1)
{
    TSI_StartSoftwareTrigger(TSI0);
    TSI_GetCounter(TSI0);
}
```

### Data Structures

- struct [tsi\\_calibration\\_data\\_t](#)  
*TSI calibration data storage. [More...](#)*
- struct [tsi\\_config\\_t](#)  
*TSI configuration structure. [More...](#)*

### Macros

- #define [ALL\\_FLAGS\\_MASK](#) (TSI\_GENCS\_EOSF\_MASK | TSI\_GENCS\_OUTRGF\_MASK)  
*TSI status flags macro collection.*
- #define [TSI\\_V4\\_EXTCHRG\\_RESISTOR\\_BIT\\_SHIFT](#) TSI\_GENCS\_EXTCHRG\_SHIFT  
*resistor bit shift in EXTCHRG bit-field*
- #define [TSI\\_V4\\_EXTCHRG\\_FILTER\\_BITS\\_SHIFT](#) (1U + TSI\_GENCS\_EXTCHRG\_SHIFT)  
*filter bits shift in EXTCHRG bit-field*
- #define [TSI\\_V4\\_EXTCHRG\\_RESISTOR\\_BIT\\_CLEAR](#) ((uint32\_t)((~(ALL\_FLAGS\_MASK | TSI\_GENCS\_EXTCHRG\_MASK)) | (3UL << TSI\_V4\_EXTCHRG\_FILTER\_BITS\_SHIFT)))  
*macro of clearing the resistor bit in EXTCHRG bit-field*
- #define [TSI\\_V4\\_EXTCHRG\\_FILTER\\_BITS\\_CLEAR](#) ((uint32\_t)((~(ALL\_FLAGS\_MASK | TSI\_GENCS\_EXTCHRG\_MASK)) | (1UL << TSI\_V4\_EXTCHRG\_RESISTOR\_BIT\_SHIFT)))  
*macro of clearing the filter bits in EXTCHRG bit-field*

## Enumerations

- enum `tsi_n_consecutive_scans_t` {  
`kTSI_ConsecutiveScansNumber_1time` = 0U,  
`kTSI_ConsecutiveScansNumber_2time` = 1U,  
`kTSI_ConsecutiveScansNumber_3time` = 2U,  
`kTSI_ConsecutiveScansNumber_4time` = 3U,  
`kTSI_ConsecutiveScansNumber_5time` = 4U,  
`kTSI_ConsecutiveScansNumber_6time` = 5U,  
`kTSI_ConsecutiveScansNumber_7time` = 6U,  
`kTSI_ConsecutiveScansNumber_8time` = 7U,  
`kTSI_ConsecutiveScansNumber_9time` = 8U,  
`kTSI_ConsecutiveScansNumber_10time` = 9U,  
`kTSI_ConsecutiveScansNumber_11time` = 10U,  
`kTSI_ConsecutiveScansNumber_12time` = 11U,  
`kTSI_ConsecutiveScansNumber_13time` = 12U,  
`kTSI_ConsecutiveScansNumber_14time` = 13U,  
`kTSI_ConsecutiveScansNumber_15time` = 14U,  
`kTSI_ConsecutiveScansNumber_16time` = 15U,  
`kTSI_ConsecutiveScansNumber_17time` = 16U,  
`kTSI_ConsecutiveScansNumber_18time` = 17U,  
`kTSI_ConsecutiveScansNumber_19time` = 18U,  
`kTSI_ConsecutiveScansNumber_20time` = 19U,  
`kTSI_ConsecutiveScansNumber_21time` = 20U,  
`kTSI_ConsecutiveScansNumber_22time` = 21U,  
`kTSI_ConsecutiveScansNumber_23time` = 22U,  
`kTSI_ConsecutiveScansNumber_24time` = 23U,  
`kTSI_ConsecutiveScansNumber_25time` = 24U,  
`kTSI_ConsecutiveScansNumber_26time` = 25U,  
`kTSI_ConsecutiveScansNumber_27time` = 26U,  
`kTSI_ConsecutiveScansNumber_28time` = 27U,  
`kTSI_ConsecutiveScansNumber_29time` = 28U,  
`kTSI_ConsecutiveScansNumber_30time` = 29U,  
`kTSI_ConsecutiveScansNumber_31time` = 30U,  
`kTSI_ConsecutiveScansNumber_32time` = 31U }  
*TSI number of scan intervals for each electrode.*
- enum `tsi_electrode_osc_prescaler_t` {  
`kTSI_ElecOscPrescaler_1div` = 0U,  
`kTSI_ElecOscPrescaler_2div` = 1U,  
`kTSI_ElecOscPrescaler_4div` = 2U,  
`kTSI_ElecOscPrescaler_8div` = 3U,  
`kTSI_ElecOscPrescaler_16div` = 4U,  
`kTSI_ElecOscPrescaler_32div` = 5U,  
`kTSI_ElecOscPrescaler_64div` = 6U,  
`kTSI_ElecOscPrescaler_128div` = 7U }  
*TSI electrode oscillator prescaler.*

- enum `tsi_analog_mode_t` {  
`kTSI_AnalogModeSel_Capacitive` = 0U,  
`kTSI_AnalogModeSel_NoiseNoFreqLim` = 4U,  
`kTSI_AnalogModeSel_NoiseFreqLim` = 8U,  
`kTSI_AnalogModeSel_AutoNoise` = 12U }  
*TSI analog mode select.*
- enum `tsi_reference_osc_charge_current_t` {  
`kTSI_RefOscChargeCurrent_500nA` = 0U,  
`kTSI_RefOscChargeCurrent_1uA` = 1U,  
`kTSI_RefOscChargeCurrent_2uA` = 2U,  
`kTSI_RefOscChargeCurrent_4uA` = 3U,  
`kTSI_RefOscChargeCurrent_8uA` = 4U,  
`kTSI_RefOscChargeCurrent_16uA` = 5U,  
`kTSI_RefOscChargeCurrent_32uA` = 6U,  
`kTSI_RefOscChargeCurrent_64uA` = 7U }  
*TSI Reference oscillator charge and discharge current select.*
- enum `tsi_osc_voltage_rails_t` {  
`kTSI_OscVolRailsOption_0` = 0U,  
`kTSI_OscVolRailsOption_1` = 1U,  
`kTSI_OscVolRailsOption_2` = 2U,  
`kTSI_OscVolRailsOption_3` = 3U }  
*TSI oscillator's voltage rails.*
- enum `tsi_external_osc_charge_current_t` {  
`kTSI_ExtOscChargeCurrent_500nA` = 0U,  
`kTSI_ExtOscChargeCurrent_1uA` = 1U,  
`kTSI_ExtOscChargeCurrent_2uA` = 2U,  
`kTSI_ExtOscChargeCurrent_4uA` = 3U,  
`kTSI_ExtOscChargeCurrent_8uA` = 4U,  
`kTSI_ExtOscChargeCurrent_16uA` = 5U,  
`kTSI_ExtOscChargeCurrent_32uA` = 6U,  
`kTSI_ExtOscChargeCurrent_64uA` = 7U }  
*TSI External oscillator charge and discharge current select.*
- enum `tsi_series_resistor_t` {  
`kTSI_SeriesResistance_32k` = 0U,  
`kTSI_SeriesResistance_187k` = 1U }  
*TSI series resistance RS value select.*
- enum `tsi_filter_bits_t` {  
`kTSI_FilterBits_3` = 0U,  
`kTSI_FilterBits_2` = 1U,  
`kTSI_FilterBits_1` = 2U,  
`kTSI_FilterBits_0` = 3U }  
*TSI series filter bits select.*
- enum `tsi_status_flags_t` {  
`kTSI_EndOfScanFlag` = TSI\_GENCS\_EOSF\_MASK,  
`kTSI_OutOfRangeFlag` = (int)TSI\_GENCS\_OUTRGF\_MASK }  
*TSI status flags.*

- enum `tsi_interrupt_enable_t` {  
`kTSI_GlobalInterruptEnable` = 1U,  
`kTSI_OutOfRangeInterruptEnable` = 2U,  
`kTSI_EndOfScanInterruptEnable` = 4U }

*TSI feature interrupt source.*

## Functions

- void `TSI_Init` (TSI\_Type \*base, const `tsi_config_t` \*config)  
*Initializes hardware.*
- void `TSI_Deinit` (TSI\_Type \*base)  
*De-initializes hardware.*
- void `TSI_GetNormalModeDefaultConfig` (`tsi_config_t` \*userConfig)  
*Gets the TSI normal mode user configuration structure.*
- void `TSI_GetLowPowerModeDefaultConfig` (`tsi_config_t` \*userConfig)  
*Gets the TSI low power mode default user configuration structure.*
- void `TSI_Calibrate` (TSI\_Type \*base, `tsi_calibration_data_t` \*calBuff)  
*Hardware calibration.*
- void `TSI_EnableInterrupts` (TSI\_Type \*base, uint32\_t mask)  
*Enables the TSI interrupt requests.*
- void `TSI_DisableInterrupts` (TSI\_Type \*base, uint32\_t mask)  
*Disables the TSI interrupt requests.*
- static uint32\_t `TSI_GetStatusFlags` (TSI\_Type \*base)  
*Gets an interrupt flag.*
- void `TSI_ClearStatusFlags` (TSI\_Type \*base, uint32\_t mask)  
*Clears the interrupt flag.*
- static uint32\_t `TSI_GetScanTriggerMode` (TSI\_Type \*base)  
*Gets the TSI scan trigger mode.*
- static bool `TSI_IsScanInProgress` (TSI\_Type \*base)  
*Gets the scan in progress flag.*
- static void `TSI_SetElectrodeOSCPrescaler` (TSI\_Type \*base, `tsi_electrode_osc_prescaler_t` prescaler)  
*Sets the prescaler.*
- static void `TSI_SetNumberOfScans` (TSI\_Type \*base, `tsi_n_consecutive_scans_t` number)  
*Sets the number of scans (NSCN).*
- static void `TSI_EnableModule` (TSI\_Type \*base, bool enable)  
*Enables/disables the TSI module.*
- static void `TSI_EnableLowPower` (TSI\_Type \*base, bool enable)  
*Sets the TSI low power STOP mode as enabled or disabled.*
- static void `TSI_EnableHardwareTriggerScan` (TSI\_Type \*base, bool enable)  
*Enables/disables the hardware trigger scan.*
- static void `TSI_StartSoftwareTrigger` (TSI\_Type \*base)  
*Starts a software trigger measurement (triggers a new measurement).*
- static void `TSI_SetMeasuredChannelNumber` (TSI\_Type \*base, uint8\_t channel)  
*Sets the measured channel number.*
- static uint8\_t `TSI_GetMeasuredChannelNumber` (TSI\_Type \*base)  
*Gets the current measured channel number.*
- static void `TSI_EnableDmaTransfer` (TSI\_Type \*base, bool enable)  
*Enables/disables the DMA transfer.*
- static void `TSI_EnableEndOfScanDmaTransferOnly` (TSI\_Type \*base, bool enable)  
*Decides whether to enable end of scan DMA transfer request only.*

- static uint16\_t [TSI\\_GetCounter](#) (TSI\_Type \*base)  
*Gets the conversion counter value.*
- static void [TSI\\_SetLowThreshold](#) (TSI\_Type \*base, uint16\_t low\_threshold)  
*Sets the TSI wake-up channel low threshold.*
- static void [TSI\\_SetHighThreshold](#) (TSI\_Type \*base, uint16\_t high\_threshold)  
*Sets the TSI wake-up channel high threshold.*
- static void [TSI\\_SetAnalogMode](#) (TSI\_Type \*base, [tsi\\_analog\\_mode\\_t](#) mode)  
*Sets the analog mode of the TSI module.*
- static uint8\_t [TSI\\_GetNoiseModeResult](#) (TSI\_Type \*base)  
*Gets the noise mode result of the TSI module.*
- static void [TSI\\_SetReferenceChargeCurrent](#) (TSI\_Type \*base, [tsi\\_reference\\_osc\\_charge\\_current\\_t](#) current)  
*Sets the reference oscillator charge current.*
- static void [TSI\\_SetElectrodeChargeCurrent](#) (TSI\_Type \*base, [tsi\\_external\\_osc\\_charge\\_current\\_t](#) current)  
*Sets the external electrode charge current.*
- static void [TSI\\_SetOscVoltageRails](#) (TSI\_Type \*base, [tsi\\_osc\\_voltage\\_rails\\_t](#) dvolt)  
*Sets the oscillator's voltage rails.*
- static void [TSI\\_SetElectrodeSeriesResistor](#) (TSI\_Type \*base, [tsi\\_series\\_resistor\\_t](#) resistor)  
*Sets the electrode series resistance value in EXTCHRG[0] bit.*
- static void [TSI\\_SetFilterBits](#) (TSI\_Type \*base, [tsi\\_filter\\_bits\\_t](#) filter)  
*Sets the electrode filter bits value in EXTCHRG[2:1] bits.*

## Driver version

- #define [FSL\\_TSI\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 3))  
*TSI driver version.*

## Data Structure Documentation

### 43.3.1 struct tsi\_calibration\_data\_t

#### Data Fields

- uint16\_t [calibratedData](#) [FSL\_FEATURE\_TSI\_CHANNEL\_COUNT]  
*TSI calibration data storage buffer.*

### 43.3.2 struct tsi\_config\_t

This structure contains the settings for the most common TSI configurations including the TSI module charge currents, number of scans, thresholds, and so on.

#### Data Fields

- uint16\_t [thresh](#)  
*High threshold.*

- [uint16\\_t threshl](#)  
*Low threshold.*
- [tsi\\_electrode\\_osc\\_prescaler\\_t prescaler](#)  
*Prescaler.*
- [tsi\\_external\\_osc\\_charge\\_current\\_t extchrg](#)  
*Electrode charge current.*
- [tsi\\_reference\\_osc\\_charge\\_current\\_t refchrg](#)  
*Reference charge current.*
- [tsi\\_n\\_consecutive\\_scans\\_t nscn](#)  
*Number of scans.*
- [tsi\\_analog\\_mode\\_t mode](#)  
*TSI mode of operation.*
- [tsi\\_osc\\_voltage\\_rails\\_t dvolt](#)  
*Oscillator's voltage rails.*
- [tsi\\_series\\_resistor\\_t resistor](#)  
*Series resistance value.*
- [tsi\\_filter\\_bits\\_t filter](#)  
*Noise mode filter bits.*

### 43.3.2.0.0.44 Field Documentation

43.3.2.0.0.44.1 `uint16_t tsi_config_t::thresh`

43.3.2.0.0.44.2 `uint16_t tsi_config_t::threshl`

43.3.2.0.0.44.3 `tsi_n_consecutive_scans_t tsi_config_t::nscn`

43.3.2.0.0.44.4 `tsi_analog_mode_t tsi_config_t::mode`

43.3.2.0.0.44.5 `tsi_osc_voltage_rails_t tsi_config_t::dvolt`

### Macro Definition Documentation

43.4.1 `#define FSL_TSI_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`

Version 2.1.3

## Enumeration Type Documentation

### 43.5.1 `enum tsi_n_consecutive_scans_t`

These constants define the tsi number of consecutive scans in a TSI instance for each electrode.

Enumerator

<i>kTSI_ConsecutiveScansNumber_1time</i>	Once per electrode.
<i>kTSI_ConsecutiveScansNumber_2time</i>	Twice per electrode.
<i>kTSI_ConsecutiveScansNumber_3time</i>	3 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_4time</i>	4 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_5time</i>	5 times consecutive scan

<i>kTSI_ConsecutiveScansNumber_6time</i>	6 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_7time</i>	7 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_8time</i>	8 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_9time</i>	9 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_10time</i>	10 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_11time</i>	11 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_12time</i>	12 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_13time</i>	13 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_14time</i>	14 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_15time</i>	15 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_16time</i>	16 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_17time</i>	17 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_18time</i>	18 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_19time</i>	19 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_20time</i>	20 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_21time</i>	21 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_22time</i>	22 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_23time</i>	23 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_24time</i>	24 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_25time</i>	25 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_26time</i>	26 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_27time</i>	27 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_28time</i>	28 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_29time</i>	29 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_30time</i>	30 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_31time</i>	31 times consecutive scan
<i>kTSI_ConsecutiveScansNumber_32time</i>	32 times consecutive scan

### 43.5.2 enum tsi\_electrode\_osc\_prescaler\_t

These constants define the TSI electrode oscillator prescaler in a TSI instance.

Enumerator

<i>kTSI_ElecOscPrescaler_1div</i>	Electrode oscillator frequency divided by 1.
<i>kTSI_ElecOscPrescaler_2div</i>	Electrode oscillator frequency divided by 2.
<i>kTSI_ElecOscPrescaler_4div</i>	Electrode oscillator frequency divided by 4.
<i>kTSI_ElecOscPrescaler_8div</i>	Electrode oscillator frequency divided by 8.
<i>kTSI_ElecOscPrescaler_16div</i>	Electrode oscillator frequency divided by 16.
<i>kTSI_ElecOscPrescaler_32div</i>	Electrode oscillator frequency divided by 32.
<i>kTSI_ElecOscPrescaler_64div</i>	Electrode oscillator frequency divided by 64.
<i>kTSI_ElecOscPrescaler_128div</i>	Electrode oscillator frequency divided by 128.



### 43.5.3 enum tsi\_analog\_mode\_t

Set up TSI analog modes in a TSI instance.

Enumerator

- kTSI\_AnalogModeSel\_Capacitive* Active TSI capacitive sensing mode.
- kTSI\_AnalogModeSel\_NoiseNoFreqLim* Single threshold noise detection mode with no freq. limitation.
- kTSI\_AnalogModeSel\_NoiseFreqLim* Single threshold noise detection mode with freq. limitation.
- kTSI\_AnalogModeSel\_AutoNoise* Active TSI analog in automatic noise detection mode.

### 43.5.4 enum tsi\_reference\_osc\_charge\_current\_t

These constants define the TSI Reference oscillator charge current select in a TSI (REFCHRG) instance.

Enumerator

- kTSI\_RefOscChargeCurrent\_500nA* Reference oscillator charge current is 500  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_1uA* Reference oscillator charge current is 1  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_2uA* Reference oscillator charge current is 2  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_4uA* Reference oscillator charge current is 4  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_8uA* Reference oscillator charge current is 8  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_16uA* Reference oscillator charge current is 16  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_32uA* Reference oscillator charge current is 32  $\mu$ A.
- kTSI\_RefOscChargeCurrent\_64uA* Reference oscillator charge current is 64  $\mu$ A.

### 43.5.5 enum tsi\_osc\_voltage\_rails\_t

These bits indicate the oscillator's voltage rails.

Enumerator

- kTSI\_OscVolRailsOption\_0* DVOLT value option 0, the value may differ on different platforms.
- kTSI\_OscVolRailsOption\_1* DVOLT value option 1, the value may differ on different platforms.
- kTSI\_OscVolRailsOption\_2* DVOLT value option 2, the value may differ on different platforms.
- kTSI\_OscVolRailsOption\_3* DVOLT value option 3, the value may differ on different platforms.

### 43.5.6 enum tsi\_external\_osc\_charge\_current\_t

These bits indicate the electrode oscillator charge and discharge current value in TSI (EXTCHRG) instance.

## Enumerator

*kTSI\_ExtOscChargeCurrent\_500nA* External oscillator charge current is 500  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_1uA* External oscillator charge current is 1  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_2uA* External oscillator charge current is 2  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_4uA* External oscillator charge current is 4  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_8uA* External oscillator charge current is 8  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_16uA* External oscillator charge current is 16  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_32uA* External oscillator charge current is 32  $\mu$ A.  
*kTSI\_ExtOscChargeCurrent\_64uA* External oscillator charge current is 64  $\mu$ A.

**43.5.7 enum tsi\_series\_resistor\_t**

These bits indicate the electrode RS series resistance for the noise mode in TSI (EXTCHRG) instance.

## Enumerator

*kTSI\_SeriesResistance\_32k* Series Resistance is 32 kilo ohms.  
*kTSI\_SeriesResistance\_187k* Series Resistance is 18 7 kilo ohms.

**43.5.8 enum tsi\_filter\_bits\_t**

These bits indicate the count of the filter bits in TSI noise mode EXTCHRG[2:1] bits

## Enumerator

*kTSI\_FilterBits\_3* 3 filter bits, 8 peaks increments the cnt+1  
*kTSI\_FilterBits\_2* 2 filter bits, 4 peaks increments the cnt+1  
*kTSI\_FilterBits\_1* 1 filter bits, 2 peaks increments the cnt+1  
*kTSI\_FilterBits\_0* no filter bits, 1 peak increments the cnt+1

**43.5.9 enum tsi\_status\_flags\_t**

## Enumerator

*kTSI\_EndOfScanFlag* End-Of-Scan flag.  
*kTSI\_OutOfRangeFlag* Out-Of-Range flag.

**43.5.10 enum tsi\_interrupt\_enable\_t**

## Enumerator

*kTSI\_GlobalInterruptEnable* TSI module global interrupt.

*kTSI\_OutOfRangeInterruptEnable* Out-Of-Range interrupt.

*kTSI\_EndOfScanInterruptEnable* End-Of-Scan interrupt.

## Function Documentation

### 43.6.1 void TSI\_Init ( TSI\_Type \* *base*, const tsi\_config\_t \* *config* )

Initializes the peripheral to the targeted state specified by parameter configuration, such as sets prescalers, number of scans, clocks, delta voltage series resistor, filter bits, reference, and electrode charge current and threshold.

Parameters

<i>base</i>	TSI peripheral base address.
<i>config</i>	Pointer to TSI module configuration structure.

Returns

none

### 43.6.2 void TSI\_Deinit ( TSI\_Type \* *base* )

De-initializes the peripheral to default state.

Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

Returns

none

### 43.6.3 void TSI\_GetNormalModeDefaultConfig ( tsi\_config\_t \* *userConfig* )

This interface sets userConfig structure to a default value. The configuration structure only includes the settings for the whole TSI. The user configure is set to these values:

```
userConfig->prescaler = kTSI_ElecOscPrescaler_2div;
userConfig->extchrg = kTSI_ExtOscChargeCurrent_500nA;
userConfig->refchrg = kTSI_RefOscChargeCurrent_4uA;
userConfig->nscn = kTSI_ConsecutiveScansNumber_10time;
userConfig->mode = kTSI_AnalogModeSel_Capacitive;
userConfig->dvolt = kTSI_OscVolRailsOption_0;
userConfig->thresh = 0U;
userConfig->thresl = 0U;
```

## Parameters

<i>userConfig</i>	Pointer to the TSI user configuration structure.
-------------------	--

#### 43.6.4 void TSI\_GetLowPowerModeDefaultConfig ( tsi\_config\_t \* *userConfig* )

This interface sets userConfig structure to a default value. The configuration structure only includes the settings for the whole TSI. The user configure is set to these values:

```
userConfig->prescaler = kTSI_ElecOscPrescaler_2div;
userConfig->extchrg = kTSI_ExtOscChargeCurrent_500nA;
userConfig->refchrg = kTSI_RefOscChargeCurrent_4uA;
userConfig->nscn = kTSI_ConsecutiveScansNumber_10time;
userConfig->mode = kTSI_AnalogModeSel_Capacitive;
userConfig->dvolt = kTSI_OscVolRailsOption_0;
userConfig->thresh = 400U;
userConfig->thresl = 0U;
```

## Parameters

<i>userConfig</i>	Pointer to the TSI user configuration structure.
-------------------	--

#### 43.6.5 void TSI\_Calibrate ( TSI\_Type \* *base*, tsi\_calibration\_data\_t \* *calBuff* )

Calibrates the peripheral to fetch the initial counter value of the enabled electrodes. This API is mostly used at initial application setup. Call this function after the [TSI\\_Init](#) API and use the calibrated counter values to set up applications (such as to determine under which counter value we can confirm a touch event occurs).

## Parameters

<i>base</i>	TSI peripheral base address.
<i>calBuff</i>	Data buffer that store the calibrated counter value.

## Returns

none

#### 43.6.6 void TSI\_EnableInterrupts ( TSI\_Type \* *base*, uint32\_t *mask* )

## Parameters

<i>base</i>	TSI peripheral base address.
<i>mask</i>	interrupt source The parameter can be combination of the following source if defined: <ul style="list-style-type: none"> <li>• kTSI_GlobalInterruptEnable</li> <li>• kTSI_EndOfScanInterruptEnable</li> <li>• kTSI_OutOfRangeInterruptEnable</li> </ul>

### 43.6.7 void TSI\_DisableInterrupts ( TSI\_Type \* *base*, uint32\_t *mask* )

## Parameters

<i>base</i>	TSI peripheral base address.
<i>mask</i>	interrupt source The parameter can be combination of the following source if defined: <ul style="list-style-type: none"> <li>• kTSI_GlobalInterruptEnable</li> <li>• kTSI_EndOfScanInterruptEnable</li> <li>• kTSI_OutOfRangeInterruptEnable</li> </ul>

### 43.6.8 static uint32\_t TSI\_GetStatusFlags ( TSI\_Type \* *base* ) [inline], [static]

This function gets the TSI interrupt flags.

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

The mask of these status flags combination.

### 43.6.9 void TSI\_ClearStatusFlags ( TSI\_Type \* *base*, uint32\_t *mask* )

This function clears the TSI interrupt flag, automatically cleared flags can't be cleared by this function.

## Parameters

<i>base</i>	TSI peripheral base address.
<i>mask</i>	The status flags to clear.

**43.6.10** `static uint32_t TSI_GetScanTriggerMode ( TSI_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

Scan trigger mode.

**43.6.11** `static bool TSI_IsScanInProgress ( TSI_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

True - scan is in progress. False - scan is not in progress.

**43.6.12** `static void TSI_SetElectrodeOSCPrescaler ( TSI_Type * base, tsi_electrode_osc_prescaler_t prescaler ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

<i>prescaler</i>	Prescaler value.
------------------	------------------

Returns

none.

**43.6.13 static void TSI\_SetNumberOfScans ( TSI\_Type \* *base*,  
tsi\_n\_consecutive\_scans\_t *number* ) [inline], [static]**

Parameters

<i>base</i>	TSI peripheral base address.
<i>number</i>	Number of scans.

Returns

none.

**43.6.14 static void TSI\_EnableModule ( TSI\_Type \* *base*, bool *enable* )  
[inline], [static]**

Parameters

<i>base</i>	TSI peripheral base address.
<i>enable</i>	Choose whether to enable or disable module; <ul style="list-style-type: none"> <li>• true Enable TSI module;</li> <li>• false Disable TSI module;</li> </ul>

Returns

none.

**43.6.15 static void TSI\_EnableLowPower ( TSI\_Type \* *base*, bool *enable* )  
[inline], [static]**

This enables the TSI module function in low power modes.

## Parameters

<i>base</i>	TSI peripheral base address.
<i>enable</i>	Choose to enable or disable STOP mode. <ul style="list-style-type: none"> <li>• true Enable module in STOP mode;</li> <li>• false Disable module in STOP mode;</li> </ul>

## Returns

none.

**43.6.16** `static void TSI_EnableHardwareTriggerScan ( TSI_Type * base, bool enable ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>enable</i>	Choose to enable hardware trigger or software trigger scan. <ul style="list-style-type: none"> <li>• true Enable hardware trigger scan;</li> <li>• false Enable software trigger scan;</li> </ul>

## Returns

none.

**43.6.17** `static void TSI_StartSoftwareTrigger ( TSI_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

none.

**43.6.18** `static void TSI_SetMeasuredChannelNumber ( TSI_Type * base, uint8_t channel ) [inline], [static]`



## Parameters

<i>base</i>	TSI peripheral base address.
<i>channel</i>	Channel number 0 ... 15.

## Returns

none.

### 43.6.19 static uint8\_t TSI\_GetMeasuredChannelNumber ( TSI\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

uint8\_t Channel number 0 ... 15.

### 43.6.20 static void TSI\_EnableDmaTransfer ( TSI\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	TSI peripheral base address.
<i>enable</i>	Choose to enable DMA transfer or not. <ul style="list-style-type: none"> <li>• true Enable DMA transfer;</li> <li>• false Disable DMA transfer;</li> </ul>

## Returns

none.

### 43.6.21 static void TSI\_EnableEndOfScanDmaTransferOnly ( TSI\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	TSI peripheral base address.
<i>enable</i>	Choose whether to enable End of Scan DMA transfer request only. <ul style="list-style-type: none"> <li>• true Enable End of Scan DMA transfer request only;</li> <li>• false Both End-of-Scan and Out-of-Range can generate DMA transfer request.</li> </ul>

## Returns

none.

**43.6.22** `static uint16_t TSI_GetCounter ( TSI_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

Accumulated scan counter value ticked by the reference clock.

**43.6.23** `static void TSI_SetLowThreshold ( TSI_Type * base, uint16_t low_threshold ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>low_threshold</i>	Low counter threshold.

## Returns

none.

**43.6.24** `static void TSI_SetHighThreshold ( TSI_Type * base, uint16_t high_threshold ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>high_threshold</i>	High counter threshold.

## Returns

none.

**43.6.25** `static void TSI_SetAnalogMode ( TSI_Type * base, tsi_analog_mode_t mode ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>mode</i>	Mode value.

## Returns

none.

**43.6.26** `static uint8_t TSI_GetNoiseModeResult ( TSI_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
-------------	------------------------------

## Returns

Value of the GENCS[MODE] bit-fields.

**43.6.27** `static void TSI_SetReferenceChargeCurrent ( TSI_Type * base, tsi_reference_osc_charge_current_t current ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>current</i>	The reference oscillator charge current.

## Returns

none.

**43.6.28** `static void TSI_SetElectrodeChargeCurrent ( TSI_Type * base,  
tsi_external_osc_charge_current_t current ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>current</i>	External electrode charge current.

## Returns

none.

**43.6.29** `static void TSI_SetOscVoltageRails ( TSI_Type * base,  
tsi_osc_voltage_rails_t dvolt ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>dvolt</i>	The voltage rails.

## Returns

none.

**43.6.30** `static void TSI_SetElectrodeSeriesResistor ( TSI_Type * base,  
tsi_series_resistor_t resistor ) [inline], [static]`

## Parameters

<i>base</i>	TSI peripheral base address.
<i>resistor</i>	Series resistance.

## Returns

none.

### 43.6.31 static void TSI\_SetFilterBits ( TSI\_Type \* *base*, tsi\_filter\_bits\_t *filter* ) [inline], [static]

## Parameters

<i>base</i>	TSI peripheral base address.
<i>filter</i>	Series resistance.

## Returns

none.



## **Chapter 44**

# **UART: Universal Asynchronous Receiver/Transmitter Driver**

### **Overview**

### **Modules**

- [UART Driver](#)

## UART Driver

### 44.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `uart_handle_t` as the second parameter. Initialize the handle by calling the [UART\\_TransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer, which means that the functions [UART\\_TransferSendNonBlocking\(\)](#) and [UART\\_TransferReceiveNonBlocking\(\)](#) set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_UART_TxIdle` and `kStatus_UART_RxIdle`.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the [UART\\_TransferCreateHandle\(\)](#). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The [UART\\_TransferReceiveNonBlocking\(\)](#) function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the `kStatus_UART_RxIdle`.

If the receive ring buffer is full, the upper layer is informed through a callback with the `kStatus_UART_RxRingBufferOverflow`. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/uart`. In this example, the buffer size is 32, but only 31 bytes are used for saving data.

### 44.2.2 Typical use case

#### 44.2.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/uart`

#### 44.2.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

#### 44.2.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

#### 44.2.2.4 UART Send/Receive using the DMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

### Data Structures

- struct [uart\\_config\\_t](#)  
UART configuration structure. [More...](#)
- struct [uart\\_transfer\\_t](#)  
UART transfer structure. [More...](#)
- struct [uart\\_handle\\_t](#)  
UART handle structure. [More...](#)

### Macros

- #define [UART\\_RETRY\\_TIMES](#) 0U /\* Defining to zero means to keep waiting for the flag until it is assert/deassert. \*/  
Retry times for waiting flag.

### Typedefs

- typedef void(\* [uart\\_transfer\\_callback\\_t](#))(UART\_Type \*base, uart\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
UART transfer callback function.



## Enumerations

- enum {
  - kStatus\_UART\_TxBusy = MAKE\_STATUS(kStatusGroup\_UART, 0),
  - kStatus\_UART\_RxBusy = MAKE\_STATUS(kStatusGroup\_UART, 1),
  - kStatus\_UART\_TxIdle = MAKE\_STATUS(kStatusGroup\_UART, 2),
  - kStatus\_UART\_RxIdle = MAKE\_STATUS(kStatusGroup\_UART, 3),
  - kStatus\_UART\_TxWatermarkTooLarge = MAKE\_STATUS(kStatusGroup\_UART, 4),
  - kStatus\_UART\_RxWatermarkTooLarge = MAKE\_STATUS(kStatusGroup\_UART, 5),
  - kStatus\_UART\_FlagCannotClearManually,
  - kStatus\_UART\_Error = MAKE\_STATUS(kStatusGroup\_UART, 7),
  - kStatus\_UART\_RxRingBufferOverrun = MAKE\_STATUS(kStatusGroup\_UART, 8),
  - kStatus\_UART\_RxHardwareOverrun = MAKE\_STATUS(kStatusGroup\_UART, 9),
  - kStatus\_UART\_NoiseError = MAKE\_STATUS(kStatusGroup\_UART, 10),
  - kStatus\_UART\_FramingError = MAKE\_STATUS(kStatusGroup\_UART, 11),
  - kStatus\_UART\_ParityError = MAKE\_STATUS(kStatusGroup\_UART, 12),
  - kStatus\_UART\_BaudrateNotSupport,
  - kStatus\_UART\_IdleLineDetected = MAKE\_STATUS(kStatusGroup\_UART, 14),
  - kStatus\_UART\_Timeout = MAKE\_STATUS(kStatusGroup\_UART, 15) }

*Error codes for the UART driver.*
- enum uart\_parity\_mode\_t {
  - kUART\_ParityDisabled = 0x0U,
  - kUART\_ParityEven = 0x2U,
  - kUART\_ParityOdd = 0x3U }

*UART parity mode.*
- enum uart\_stop\_bit\_count\_t {
  - kUART\_OneStopBit = 0U,
  - kUART\_TwoStopBit = 1U }

*UART stop bit count.*
- enum uart\_idle\_type\_select\_t {
  - kUART\_IdleTypeStartBit = 0U,
  - kUART\_IdleTypeStopBit = 1U }

*UART idle type select.*
- enum \_uart\_interrupt\_enable {
  - kUART\_LinBreakInterruptEnable = (UART\_BDH\_LBKDIE\_MASK),
  - kUART\_RxActiveEdgeInterruptEnable = (UART\_BDH\_RXEDGIE\_MASK),
  - kUART\_TxDataRegEmptyInterruptEnable = (UART\_C2\_TIE\_MASK << 8),
  - kUART\_TransmissionCompleteInterruptEnable = (UART\_C2\_TCIE\_MASK << 8),
  - kUART\_RxDataRegFullInterruptEnable = (UART\_C2\_RIE\_MASK << 8),
  - kUART\_IdleLineInterruptEnable = (UART\_C2\_ILIE\_MASK << 8),
  - kUART\_RxOverrunInterruptEnable = (UART\_C3\_ORIE\_MASK << 16),
  - kUART\_NoiseErrorInterruptEnable = (UART\_C3\_NEIE\_MASK << 16),
  - kUART\_FramingErrorInterruptEnable = (UART\_C3\_FEIE\_MASK << 16),
  - kUART\_ParityErrorInterruptEnable = (UART\_C3\_PEIE\_MASK << 16),
  - kUART\_RxFifoOverflowInterruptEnable = (UART\_CFIFO\_RXOFE\_MASK << 24),
  - kUART\_TxFifoOverflowInterruptEnable = (UART\_CFIFO\_TXOFE\_MASK << 24),

```
kUART_RxFifoUnderflowInterruptEnable = (UART_CFIFO_RXUFE_MASK << 24) }
```

*UART interrupt configuration structure, default settings all disabled.*

- enum {
 

```

kUART_TxDataRegEmptyFlag = (UART_S1_TDRE_MASK),
kUART_TransmissionCompleteFlag = (UART_S1_TC_MASK),
kUART_RxDataRegFullFlag = (UART_S1_RDRF_MASK),
kUART_IdleLineFlag = (UART_S1_IDLE_MASK),
kUART_RxOverrunFlag = (UART_S1_OR_MASK),
kUART_NoiseErrorFlag = (UART_S1_NF_MASK),
kUART_FramingErrorFlag = (UART_S1_FE_MASK),
kUART_ParityErrorFlag = (UART_S1_PF_MASK),
kUART_LinBreakFlag,
kUART_RxActiveEdgeFlag,
kUART_RxActiveFlag,
kUART_NoiseErrorInRxDataRegFlag = (UART_ED_NOISY_MASK << 16),
kUART_ParityErrorInRxDataRegFlag = (UART_ED_PARITYE_MASK << 16),
kUART_TxFifoEmptyFlag = (int)(UART_SFIFO_TXEMPT_MASK << 24),
kUART_RxFifoEmptyFlag = (UART_SFIFO_RXEMPT_MASK << 24),
kUART_TxFifoOverflowFlag = (UART_SFIFO_TXOF_MASK << 24),
kUART_RxFifoOverflowFlag = (UART_SFIFO_RXOF_MASK << 24),
kUART_RxFifoUnderflowFlag = (UART_SFIFO_RXUF_MASK << 24) }
```

*UART status flags.*

## Functions

- uint32\_t **UART\_GetInstance** (UART\_Type \*base)  
*Get the UART instance from peripheral base address.*

## Driver version

- #define **FSL\_UART\_DRIVER\_VERSION** (MAKE\_VERSION(2, 4, 0))  
*UART driver version 2.4.0.*

## Initialization and deinitialization

- status\_t **UART\_Init** (UART\_Type \*base, const uart\_config\_t \*config, uint32\_t srcClock\_Hz)  
*Initializes a UART instance with a user configuration structure and peripheral clock.*
- void **UART\_Deinit** (UART\_Type \*base)  
*Deinitializes a UART instance.*
- void **UART\_GetDefaultConfig** (uart\_config\_t \*config)  
*Gets the default configuration structure.*
- status\_t **UART\_SetBaudRate** (UART\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the UART instance baud rate.*
- void **UART\_Enable9bitMode** (UART\_Type \*base, bool enable)

- *Enable 9-bit data mode for UART.*
- static void [UART\\_SetMatchAddress](#) (UART\_Type \*base, uint8\_t address1, uint8\_t address2)  
*Set the UART slave address.*
- static void [UART\\_EnableMatchAddress](#) (UART\_Type \*base, bool match1, bool match2)  
*Enable the UART match address feature.*
- static void [UART\\_Set9thTransmitBit](#) (UART\_Type \*base)  
*Set UART 9th transmit bit.*
- static void [UART\\_Clear9thTransmitBit](#) (UART\_Type \*base)  
*Clear UART 9th transmit bit.*

## Status

- uint32\_t [UART\\_GetStatusFlags](#) (UART\_Type \*base)  
*Gets UART status flags.*
- [status\\_t UART\\_ClearStatusFlags](#) (UART\_Type \*base, uint32\_t mask)  
*Clears status flags with the provided mask.*

## Interrupts

- void [UART\\_EnableInterrupts](#) (UART\_Type \*base, uint32\_t mask)  
*Enables UART interrupts according to the provided mask.*
- void [UART\\_DisableInterrupts](#) (UART\_Type \*base, uint32\_t mask)  
*Disables the UART interrupts according to the provided mask.*
- uint32\_t [UART\\_GetEnabledInterrupts](#) (UART\_Type \*base)  
*Gets the enabled UART interrupts.*

## DMA Control

- static uint32\_t [UART\\_GetDataRegisterAddress](#) (UART\_Type \*base)  
*Gets the UART data register address.*
- static void [UART\\_EnableTxDMA](#) (UART\_Type \*base, bool enable)  
*Enables or disables the UART transmitter DMA request.*
- static void [UART\\_EnableRxDMA](#) (UART\_Type \*base, bool enable)  
*Enables or disables the UART receiver DMA.*

## Bus Operations

- static void [UART\\_EnableTx](#) (UART\_Type \*base, bool enable)  
*Enables or disables the UART transmitter.*
- static void [UART\\_EnableRx](#) (UART\_Type \*base, bool enable)  
*Enables or disables the UART receiver.*
- static void [UART\\_WriteByte](#) (UART\_Type \*base, uint8\_t data)  
*Writes to the TX register.*
- static uint8\_t [UART\\_ReadByte](#) (UART\_Type \*base)  
*Reads the RX register directly.*
- void [UART\\_SendAddress](#) (UART\_Type \*base, uint8\_t address)

- *Transmit an address frame in 9-bit data mode.*
- [status\\_t UART\\_WriteBlocking](#) (UART\_Type \*base, const uint8\_t \*data, size\_t length)  
*Writes to the TX register using a blocking method.*
- [status\\_t UART\\_ReadBlocking](#) (UART\_Type \*base, uint8\_t \*data, size\_t length)  
*Read RX data register using a blocking method.*

## Transactional

- void [UART\\_TransferCreateHandle](#) (UART\_Type \*base, uart\_handle\_t \*handle, [uart\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the UART handle.*
- void [UART\\_TransferStartRingBuffer](#) (UART\_Type \*base, uart\_handle\_t \*handle, uint8\_t \*ringBuffer, size\_t ringBufferSize)  
*Sets up the RX ring buffer.*
- void [UART\\_TransferStopRingBuffer](#) (UART\_Type \*base, uart\_handle\_t \*handle)  
*Aborts the background transfer and uninstalls the ring buffer.*
- size\_t [UART\\_TransferGetRxRingBufferLength](#) (uart\_handle\_t \*handle)  
*Get the length of received data in RX ring buffer.*
- [status\\_t UART\\_TransferSendNonBlocking](#) (UART\_Type \*base, uart\_handle\_t \*handle, [uart\\_transfer\\_t](#) \*xfer)  
*Transmits a buffer of data using the interrupt method.*
- void [UART\\_TransferAbortSend](#) (UART\_Type \*base, uart\_handle\_t \*handle)  
*Aborts the interrupt-driven data transmit.*
- [status\\_t UART\\_TransferGetSendCount](#) (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t \*count)  
*Gets the number of bytes sent out to bus.*
- [status\\_t UART\\_TransferReceiveNonBlocking](#) (UART\_Type \*base, uart\_handle\_t \*handle, [uart\\_transfer\\_t](#) \*xfer, size\_t \*receivedBytes)  
*Receives a buffer of data using an interrupt method.*
- void [UART\\_TransferAbortReceive](#) (UART\_Type \*base, uart\_handle\_t \*handle)  
*Aborts the interrupt-driven data receiving.*
- [status\\_t UART\\_TransferGetReceiveCount](#) (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t \*count)  
*Gets the number of bytes that have been received.*
- [status\\_t UART\\_EnableTxFIFO](#) (UART\_Type \*base, bool enable)  
*Enables or disables the UART Tx FIFO.*
- [status\\_t UART\\_EnableRxFIFO](#) (UART\_Type \*base, bool enable)  
*Enables or disables the UART Rx FIFO.*
- void [UART\\_TransferHandleIRQ](#) (UART\_Type \*base, uart\_handle\_t \*handle)  
*UART IRQ handle function.*
- void [UART\\_TransferHandleErrorIRQ](#) (UART\_Type \*base, uart\_handle\_t \*handle)  
*UART Error IRQ handle function.*

## 44.2.3 Data Structure Documentation

### 44.2.3.1 struct uart\_config\_t

#### Data Fields

- uint32\_t [baudRate\\_Bps](#)  
*UART baud rate.*
- [uart\\_parity\\_mode\\_t](#) [parityMode](#)  
*Parity mode, disabled (default), even, odd.*
- [uart\\_stop\\_bit\\_count\\_t](#) [stopBitCount](#)  
*Number of stop bits, 1 stop bit (default) or 2 stop bits.*
- uint8\_t [txFifoWatermark](#)  
*TX FIFO watermark.*
- uint8\_t [rxFifoWatermark](#)  
*RX FIFO watermark.*
- bool [enableRxRTS](#)  
*RX RTS enable.*
- bool [enableTxCTS](#)  
*TX CTS enable.*
- [uart\\_idle\\_type\\_select\\_t](#) [idleType](#)  
*IDLE type select.*
- bool [enableTx](#)  
*Enable TX.*
- bool [enableRx](#)  
*Enable RX.*

#### 44.2.3.1.0.45 Field Documentation

##### 44.2.3.1.0.45.1 [uart\\_idle\\_type\\_select\\_t](#) [uart\\_config\\_t::idleType](#)

### 44.2.3.2 struct uart\_transfer\_t

#### Data Fields

- uint8\_t \* [data](#)  
*The buffer of data to be transfer.*
- size\_t [dataSize](#)  
*The byte count to be transfer.*

#### 44.2.3.2.0.46 Field Documentation

44.2.3.2.0.46.1 `uint8_t* uart_transfer_t::data`

44.2.3.2.0.46.2 `size_t uart_transfer_t::dataSize`

#### 44.2.3.3 `struct _uart_handle`

##### Data Fields

- `uint8_t *volatile txData`  
*Address of remaining data to send.*
- `volatile size_t txDataSize`  
*Size of the remaining data to send.*
- `size_t txDataSizeAll`  
*Size of the data to send out.*
- `uint8_t *volatile rxData`  
*Address of remaining data to receive.*
- `volatile size_t rxDataSize`  
*Size of the remaining data to receive.*
- `size_t rxDataSizeAll`  
*Size of the data to receive.*
- `uint8_t * rxRingBuffer`  
*Start address of the receiver ring buffer.*
- `size_t rxRingBufferSize`  
*Size of the ring buffer.*
- `volatile uint16_t rxRingBufferHead`  
*Index for the driver to store received data into ring buffer.*
- `volatile uint16_t rxRingBufferTail`  
*Index for the user to get data from the ring buffer.*
- `uart_transfer_callback_t callback`  
*Callback function.*
- `void * userData`  
*UART callback function parameter.*
- `volatile uint8_t txState`  
*TX transfer state.*
- `volatile uint8_t rxState`  
*RX transfer state.*

#### 44.2.3.3.0.47 Field Documentation

- 44.2.3.3.0.47.1 `uint8_t* volatile uart_handle_t::txData`
- 44.2.3.3.0.47.2 `volatile size_t uart_handle_t::txDataSize`
- 44.2.3.3.0.47.3 `size_t uart_handle_t::txDataSizeAll`
- 44.2.3.3.0.47.4 `uint8_t* volatile uart_handle_t::rxData`
- 44.2.3.3.0.47.5 `volatile size_t uart_handle_t::rxDataSize`
- 44.2.3.3.0.47.6 `size_t uart_handle_t::rxDataSizeAll`
- 44.2.3.3.0.47.7 `uint8_t* uart_handle_t::rxRingBuffer`
- 44.2.3.3.0.47.8 `size_t uart_handle_t::rxRingBufferSize`
- 44.2.3.3.0.47.9 `volatile uint16_t uart_handle_t::rxRingBufferHead`
- 44.2.3.3.0.47.10 `volatile uint16_t uart_handle_t::rxRingBufferTail`
- 44.2.3.3.0.47.11 `uart_transfer_callback_t uart_handle_t::callback`
- 44.2.3.3.0.47.12 `void* uart_handle_t::userData`
- 44.2.3.3.0.47.13 `volatile uint8_t uart_handle_t::txState`

#### 44.2.4 Macro Definition Documentation

- 44.2.4.1 `#define FSL_UART_DRIVER_VERSION (MAKE_VERSION(2, 4, 0))`
- 44.2.4.2 `#define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */`

#### 44.2.5 Typedef Documentation

- 44.2.5.1 `typedef void(* uart_transfer_callback_t)(UART_Type *base, uart_handle_t *handle, status_t status, void *userData)`

#### 44.2.6 Enumeration Type Documentation

##### 44.2.6.1 anonymous enum

Enumerator

- kStatus\_UART\_TxBusy* Transmitter is busy.
- kStatus\_UART\_RxBusy* Receiver is busy.

*kStatus\_UART\_TxIdle* UART transmitter is idle.  
*kStatus\_UART\_RxIdle* UART receiver is idle.  
*kStatus\_UART\_TxWatermarkTooLarge* TX FIFO watermark too large.  
*kStatus\_UART\_RxWatermarkTooLarge* RX FIFO watermark too large.  
*kStatus\_UART\_FlagCannotClearManually* UART flag can't be manually cleared.  
*kStatus\_UART\_Error* Error happens on UART.  
*kStatus\_UART\_RxRingBufferOverflow* UART RX software ring buffer overrun.  
*kStatus\_UART\_RxHardwareOverflow* UART RX receiver overrun.  
*kStatus\_UART\_NoiseError* UART noise error.  
*kStatus\_UART\_FramingError* UART framing error.  
*kStatus\_UART\_ParityError* UART parity error.  
*kStatus\_UART\_BaudrateNotSupport* Baudrate is not support in current clock source.  
*kStatus\_UART\_IdleLineDetected* UART IDLE line detected.  
*kStatus\_UART\_Timeout* UART times out.

#### 44.2.6.2 enum uart\_parity\_mode\_t

Enumerator

*kUART\_ParityDisabled* Parity disabled.  
*kUART\_ParityEven* Parity enabled, type even, bit setting: PE|PT = 10.  
*kUART\_ParityOdd* Parity enabled, type odd, bit setting: PE|PT = 11.

#### 44.2.6.3 enum uart\_stop\_bit\_count\_t

Enumerator

*kUART\_OneStopBit* One stop bit.  
*kUART\_TwoStopBit* Two stop bits.

#### 44.2.6.4 enum uart\_idle\_type\_select\_t

Enumerator

*kUART\_IdleTypeStartBit* Start counting after a valid start bit.  
*kUART\_IdleTypeStopBit* Start counting after a stop bit.

#### 44.2.6.5 enum \_uart\_interrupt\_enable

This structure contains the settings for all of the UART interrupt configurations.



## Enumerator

***kUART\_LinBreakInterruptEnable*** LIN break detect interrupt.  
***kUART\_RxActiveEdgeInterruptEnable*** RX active edge interrupt.  
***kUART\_TxDataRegEmptyInterruptEnable*** Transmit data register empty interrupt.  
***kUART\_TransmissionCompleteInterruptEnable*** Transmission complete interrupt.  
***kUART\_RxDataRegFullInterruptEnable*** Receiver data register full interrupt.  
***kUART\_IdleLineInterruptEnable*** Idle line interrupt.  
***kUART\_RxOverrunInterruptEnable*** Receiver overrun interrupt.  
***kUART\_NoiseErrorInterruptEnable*** Noise error flag interrupt.  
***kUART\_FramingErrorInterruptEnable*** Framing error flag interrupt.  
***kUART\_ParityErrorInterruptEnable*** Parity error flag interrupt.  
***kUART\_RxFifoOverflowInterruptEnable*** RX FIFO overflow interrupt.  
***kUART\_TxFifoOverflowInterruptEnable*** TX FIFO overflow interrupt.  
***kUART\_RxFifoUnderflowInterruptEnable*** RX FIFO underflow interrupt.

#### 44.2.6.6 anonymous enum

This provides constants for the UART status flags for use in the UART functions.

## Enumerator

***kUART\_TxDataRegEmptyFlag*** TX data register empty flag.  
***kUART\_TransmissionCompleteFlag*** Transmission complete flag.  
***kUART\_RxDataRegFullFlag*** RX data register full flag.  
***kUART\_IdleLineFlag*** Idle line detect flag.  
***kUART\_RxOverrunFlag*** RX overrun flag.  
***kUART\_NoiseErrorFlag*** RX takes 3 samples of each received bit. If any of these samples differ, noise flag sets  
***kUART\_FramingErrorFlag*** Frame error flag, sets if logic 0 was detected where stop bit expected.  
***kUART\_ParityErrorFlag*** If parity enabled, sets upon parity error detection.  
***kUART\_LinBreakFlag*** LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled.  
***kUART\_RxActiveEdgeFlag*** RX pin active edge interrupt flag, sets when active edge detected.  
***kUART\_RxActiveFlag*** Receiver Active Flag (RAF), sets at beginning of valid start bit.  
***kUART\_NoiseErrorInRxDataRegFlag*** Noisy bit, sets if noise detected.  
***kUART\_ParityErrorInRxDataRegFlag*** Parity bit, sets if parity error detected.  
***kUART\_TxFifoEmptyFlag*** TXEMPTY bit, sets if TX buffer is empty.  
***kUART\_RxFifoEmptyFlag*** RXEMPTY bit, sets if RX buffer is empty.  
***kUART\_TxFifoOverflowFlag*** TXOF bit, sets if TX buffer overflow occurred.  
***kUART\_RxFifoOverflowFlag*** RXOF bit, sets if receive buffer overflow.  
***kUART\_RxFifoUnderflowFlag*** RXUF bit, sets if receive buffer underflow.

## 44.2.7 Function Documentation

44.2.7.1 `uint32_t UART_GetInstance ( UART_Type * base )`

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

## Returns

UART instance.

#### 44.2.7.2 **status\_t UART\_Init ( UART\_Type \* *base*, const uart\_config\_t \* *config*, uint32\_t *srcClock\_Hz* )**

This function configures the UART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the [UART\\_GetDefaultConfig\(\)](#) function. The example below shows how to use this API to configure UART.

```
*  uart_config_t uartConfig;
*  uartConfig.baudRate_Bps = 115200U;
*  uartConfig.parityMode = kUART_ParityDisabled;
*  uartConfig.stopBitCount = kUART_OneStopBit;
*  uartConfig.txFifoWatermark = 0;
*  uartConfig.rxFifoWatermark = 1;
*  UART_Init(UART1, &uartConfig, 200000000U);
*
```

## Parameters

<i>base</i>	UART peripheral base address.
<i>config</i>	Pointer to the user-defined configuration structure.
<i>srcClock_Hz</i>	UART clock source frequency in HZ.

## Return values

<i>kStatus_UART_Baudrate-NotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	Status UART initialize succeed

#### 44.2.7.3 **void UART\_Deinit ( UART\_Type \* *base* )**

This function waits for TX complete, disables TX and RX, and disables the UART clock.

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

**44.2.7.4 void UART\_GetDefaultConfig ( uart\_config\_t \* *config* )**

This function initializes the UART configuration structure to a default value. The default values are as follows. `uartConfig->baudRate_Bps = 115200U`; `uartConfig->bitCountPerChar = kUART_8BitsPerChar`; `uartConfig->parityMode = kUART_ParityDisabled`; `uartConfig->stopBitCount = kUART_OneStopBit`; `uartConfig->txFifoWatermark = 0`; `uartConfig->rxFifoWatermark = 1`; `uartConfig->idleType = kUART_IdleTypeStartBit`; `uartConfig->enableTx = false`; `uartConfig->enableRx = false`;

## Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

**44.2.7.5 status\_t UART\_SetBaudRate ( UART\_Type \* *base*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz* )**

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the `UART_Init`.

```
* UART_SetBaudRate(UART1, 115200U, 200000000U);
*
```

## Parameters

<i>base</i>	UART peripheral base address.
<i>baudRate_Bps</i>	UART baudrate to be set.
<i>srcClock_Hz</i>	UART clock source frequency in Hz.

## Return values

<i>kStatus_UART_Baudrate-NotSupport</i>	Baudrate is not support in the current clock source.
---	--

<i>kStatus_Success</i>	Set baudrate succeeded.
------------------------	-------------------------

#### 44.2.7.6 void UART\_Enable9bitMode ( UART\_Type \* *base*, bool *enable* )

This function set the 9-bit mode for UART module. The 9th bit is not used for parity thus can be modified by user.

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	true to enable, false to disable.

#### 44.2.7.7 static void UART\_SetMatchAddress ( UART\_Type \* *base*, uint8\_t *address1*, uint8\_t *address2* ) [inline], [static]

This function configures the address for UART module that works as slave in 9-bit data mode. One or two address fields can be configured. When the address field's match enable bit is set, the frame it receives with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches one of slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

Note

Any UART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

Parameters

<i>base</i>	UART peripheral base address.
<i>address1</i>	UART slave address 1.
<i>address2</i>	UART slave address 2.

#### 44.2.7.8 static void UART\_EnableMatchAddress ( UART\_Type \* *base*, bool *match1*, bool *match2* ) [inline], [static]

## Parameters

<i>base</i>	UART peripheral base address.
<i>match1</i>	true to enable match address1, false to disable.
<i>match2</i>	true to enable match address2, false to disable.

#### 44.2.7.9 static void UART\_Set9thTransmitBit ( UART\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

#### 44.2.7.10 static void UART\_Clear9thTransmitBit ( UART\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

#### 44.2.7.11 uint32\_t UART\_GetStatusFlags ( UART\_Type \* *base* )

This function gets all UART status flags. The flags are returned as the logical OR value of the enumerators `_uart_flags`. To check a specific status, compare the return value with enumerators in `_uart_flags`. For example, to check whether the TX is empty, do the following.

```
*      if (kUART_TxDataRegEmptyFlag & UART_GetStatusFlags(UART1))
*      {
*          ...
*      }
*
```

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

## Returns

UART status flags which are ORed by the enumerators in the `_uart_flags`.

#### 44.2.7.12 `status_t UART_ClearStatusFlags ( UART_Type * base, uint32_t mask )`

This function clears UART status flags with a provided mask. An automatically cleared flag can't be cleared by this function. These flags can only be cleared or set by hardware. `kUART_TxDataRegEmptyFlag`, `kUART_TransmissionCompleteFlag`, `kUART_RxDataRegFullFlag`, `kUART_RxActiveFlag`, `kUART_NoiseErrorInRxDataRegFlag`, `kUART_ParityErrorInRxDataRegFlag`, `kUART_TxFifoEmptyFlag`, `kUART_RxFifoEmptyFlag`

Note

that this API should be called when the Tx/Rx is idle. Otherwise it has no effect.

Parameters

<i>base</i>	UART peripheral base address.
<i>mask</i>	The status flags to be cleared; it is logical OR value of <code>_uart_flags</code> .

Return values

<i>kStatus_UART_Flag- CannotClearManually</i>	The flag can't be cleared by this function but it is cleared automatically by hardware.
<i>kStatus_Success</i>	Status in the mask is cleared.

#### 44.2.7.13 `void UART_EnableInterrupts ( UART_Type * base, uint32_t mask )`

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [\\_uart\\_interrupt\\_enable](#). For example, to enable TX empty interrupt and RX full interrupt, do the following.

```
*  UART_EnableInterrupts(UART1,
    kUART_TxDataRegEmptyInterruptEnable |
    kUART_RxDataRegFullInterruptEnable);
*
```

Parameters

<i>base</i>	UART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of <a href="#">_uart_interrupt_enable</a> .

#### 44.2.7.14 `void UART_DisableInterrupts ( UART_Type * base, uint32_t mask )`

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [\\_uart\\_interrupt\\_enable](#). For example, to disable TX empty interrupt and RX full interrupt do the following.

```

*   UART_DisableInterrupts (UART1,
*   kUART_TxDataRegEmptyInterruptEnable |
*   kUART_RxDataRegFullInterruptEnable);
*

```

## Parameters

<i>base</i>	UART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of <a href="#">_uart_interrupt_enable</a> .

#### 44.2.7.15 uint32\_t UART\_GetEnabledInterrupts ( UART\_Type \* *base* )

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators [\\_uart\\_interrupt\\_enable](#). To check a specific interrupts enable status, compare the return value with enumerators in [\\_uart\\_interrupt\\_enable](#). For example, to check whether TX empty interrupt is enabled, do the following.

```

*   uint32_t enabledInterrupts = UART_GetEnabledInterrupts(UART1);
*
*   if (kUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
*   {
*       ...
*   }
*

```

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

## Returns

UART interrupt flags which are logical OR of the enumerators in [\\_uart\\_interrupt\\_enable](#).

#### 44.2.7.16 static uint32\_t UART\_GetDataRegisterAddress ( UART\_Type \* *base* ) [inline], [static]

This function returns the UART data register address, which is mainly used by DMA/eDMA.

## Parameters



<i>base</i>	UART peripheral base address.
-------------	-------------------------------

Returns

UART data register addresses which are used both by the transmitter and the receiver.

**44.2.7.17 static void UART\_EnableTxDMA ( UART\_Type \* *base*, bool *enable* )  
[inline], [static]**

This function enables or disables the transmit data register empty flag, S1[TDRE], to generate the DMA requests.

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

**44.2.7.18 static void UART\_EnableRxDMA ( UART\_Type \* *base*, bool *enable* )  
[inline], [static]**

This function enables or disables the receiver data register full flag, S1[RDRF], to generate DMA requests.

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

**44.2.7.19 static void UART\_EnableTx ( UART\_Type \* *base*, bool *enable* ) [inline],  
[static]**

This function enables or disables the UART transmitter.

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

**44.2.7.20 static void UART\_EnableRx ( UART\_Type \* *base*, bool *enable* ) [inline],  
[static]**

This function enables or disables the UART receiver.

## Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

#### 44.2.7.21 static void UART\_WriteByte ( UART\_Type \* *base*, uint8\_t *data* ) [inline], [static]

This function writes data to the TX register directly. The upper layer must ensure that the TX register is empty or TX FIFO has empty room before calling this function.

## Parameters

<i>base</i>	UART peripheral base address.
<i>data</i>	The byte to write.

#### 44.2.7.22 static uint8\_t UART\_ReadByte ( UART\_Type \* *base* ) [inline], [static]

This function reads data from the RX register directly. The upper layer must ensure that the RX register is full or that the TX FIFO has data before calling this function.

## Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

## Returns

The byte read from UART data register.

#### 44.2.7.23 void UART\_SendAddress ( UART\_Type \* *base*, uint8\_t *address* )

## Parameters

<i>base</i>	UART peripheral base address.
<i>address</i>	UART slave address.

**44.2.7.24    `status_t UART_WriteBlocking ( UART_Type * base, const uint8_t * data, size_t length )`**

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

## Parameters

<i>base</i>	UART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

## Return values

<i>kStatus_UART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully wrote all data.

#### 44.2.7.25 **status\_t UART\_ReadBlocking ( UART\_Type \* *base*, uint8\_t \* *data*, size\_t *length* )**

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

## Parameters

<i>base</i>	UART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

## Return values

<i>kStatus_UART_Rx-HardwareOverrun</i>	Receiver overrun occurred while receiving data.
<i>kStatus_UART_Noise-Error</i>	A noise error occurred while receiving data.
<i>kStatus_UART_Framing-Error</i>	A framing error occurred while receiving data.
<i>kStatus_UART_Parity-Error</i>	A parity error occurred while receiving data.
<i>kStatus_UART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

**44.2.7.26 void UART\_TransferCreateHandle ( UART\_Type \* *base*, uart\_handle\_t \* *handle*,  
uart\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

#### 44.2.7.27 void UART\_TransferStartRingBuffer ( UART\_Type \* *base*, uart\_handle\_t \* *handle*, uint8\_t \* *ringBuffer*, size\_t *ringBufferSize* )

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the [UART\\_TransferReceiveNonBlocking\(\)](#) API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

## Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, only 31 bytes are used for saving data.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>ringBuffer</i>	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	Size of the ring buffer.

#### 44.2.7.28 void UART\_TransferStopRingBuffer ( UART\_Type \* *base*, uart\_handle\_t \* *handle* )

This function aborts the background transfer and uninstalls the ring buffer.

## Parameters

---

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

#### 44.2.7.29 **size\_t UART\_TransferGetRxRingBufferLength ( uart\_handle\_t \* *handle* )**

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Returns

Length of received data in RX ring buffer.

#### 44.2.7.30 **status\_t UART\_TransferSendNonBlocking ( UART\_Type \* *base*, uart\_handle\_t \* *handle*, uart\_transfer\_t \* *xfer* )**

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the [kStatus\\_UART\\_TxIdle](#) as status parameter.

Note

The [kStatus\\_UART\\_TxIdle](#) is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the [kUART\\_TransmissionCompleteFlag](#) to ensure that the TX is finished.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>xfer</i>	UART transfer structure. See <a href="#">uart_transfer_t</a> .

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_UART_TxBusy</i>	Previous transmission still not finished; data not all written to TX register yet.
<i>kStatus_InvalidArgument</i>	Invalid argument.

**44.2.7.31 void UART\_TransferAbortSend ( UART\_Type \* *base*, uart\_handle\_t \* *handle* )**

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.



## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

#### 44.2.7.32 **status\_t UART\_TransferGetSendCount ( UART\_Type \* *base*, uart\_handle\_t \* *handle*, uint32\_t \* *count* )**

This function gets the number of bytes sent out to bus by using the interrupt method.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>count</i>	Send bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	The parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

#### 44.2.7.33 **status\_t UART\_TransferReceiveNonBlocking ( UART\_Type \* *base*, uart\_handle\_t \* *handle*, uart\_transfer\_t \* *xfer*, size\_t \* *receivedBytes* )**

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter *receivedBytes* shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter [kStatus\\_UART\\_RxIdle](#). For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the *xfer->data* and this function returns with the parameter *receivedBytes* set to 5. For the left 5 bytes, newly arrived data is saved from the *xfer->data[5]*. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the *xfer->data*. When all data is received, the upper layer is notified.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>xfer</i>	UART transfer structure, see <a href="#">uart_transfer_t</a> .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

## Return values

<i>kStatus_Success</i>	Successfully queue the transfer into transmit queue.
<i>kStatus_UART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

#### 44.2.7.34 void UART\_TransferAbortReceive ( UART\_Type \* *base*, uart\_handle\_t \* *handle* )

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

#### 44.2.7.35 status\_t UART\_TransferGetReceiveCount ( UART\_Type \* *base*, uart\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been received.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

#### 44.2.7.36 **status\_t UART\_EnableTxFIFO ( UART\_Type \* *base*, bool *enable* )**

This function enables or disables the UART Tx FIFO.

param *base* UART peripheral base address. param *enable* true to enable, false to disable. retval *kStatus\_Success* Successfully turn on or turn off Tx FIFO. retval *kStatus\_Fail* Fail to turn on or turn off Tx FIFO.

#### 44.2.7.37 **status\_t UART\_EnableRxFIFO ( UART\_Type \* *base*, bool *enable* )**

This function enables or disables the UART Rx FIFO.

param *base* UART peripheral base address. param *enable* true to enable, false to disable. retval *kStatus\_Success* Successfully turn on or turn off Rx FIFO. retval *kStatus\_Fail* Fail to turn on or turn off Rx FIFO.

#### 44.2.7.38 **void UART\_TransferHandleIRQ ( UART\_Type \* *base*, uart\_handle\_t \* *handle* )**

This function handles the UART transmit and receive IRQ request.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

#### 44.2.7.39 **void UART\_TransferHandleErrorIRQ ( UART\_Type \* *base*, uart\_handle\_t \* *handle* )**

This function handles the UART error IRQ request.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

## Chapter 45

# VREF: Voltage Reference Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Crossbar Voltage Reference (VREF) block of MCUXpresso SDK devices.

The Voltage Reference(VREF) supplies an accurate 1.2 V voltage output that can be trimmed in 0.5 mV steps. VREF can be used in applications to provide a reference voltage to external devices and to internal analog peripherals, such as the ADC, DAC, or CMP. The voltage reference has operating modes that provide different levels of supply rejection and power consumption.

### VREF functional Operation

To configure the VREF driver, configure [vref\\_config\\_t](#) structure in one of two ways.

1. Use the [VREF\\_GetDefaultConfig\(\)](#) function.
2. Set the parameter in the [vref\\_config\\_t](#) structure.

To initialize the VREF driver, call the [VREF\\_Init\(\)](#) function and pass a pointer to the [vref\\_config\\_t](#) structure.

To de-initialize the VREF driver, call the [VREF\\_Deinit\(\)](#) function.

### Typical use case and example

This example shows how to generate a reference voltage by using the VREF module.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/vref

### Data Structures

- struct [vref\\_config\\_t](#)  
*The description structure for the VREF module. [More...](#)*

### Enumerations

- enum [vref\\_buffer\\_mode\\_t](#) {  
    [kVREF\\_ModeBandgapOnly](#) = 0U,  
    [kVREF\\_ModeHighPowerBuffer](#) = 1U,  
    [kVREF\\_ModeLowPowerBuffer](#) = 2U }  
*VREF modes.*

### Driver version

- #define [FSL\\_VREF\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 2))  
*Version 2.1.2.*

## VREF functional operation

- void [VREF\\_Init](#) (VREF\_Type \*base, const [vref\\_config\\_t](#) \*config)  
*Enables the clock gate and configures the VREF module according to the configuration structure.*
- void [VREF\\_Deinit](#) (VREF\_Type \*base)  
*Stops and disables the clock for the VREF module.*
- void [VREF\\_GetDefaultConfig](#) ([vref\\_config\\_t](#) \*config)  
*Initializes the VREF configuration structure.*
- void [VREF\\_SetTrimVal](#) (VREF\_Type \*base, uint8\_t trimValue)  
*Sets a TRIM value for the reference voltage.*
- static uint8\_t [VREF\\_GetTrimVal](#) (VREF\_Type \*base)  
*Reads the value of the TRIM meaning output voltage.*

## Data Structure Documentation

### 45.4.1 struct vref\_config\_t

#### Data Fields

- [vref\\_buffer\\_mode\\_t](#) bufferMode  
*Buffer mode selection.*

## Macro Definition Documentation

### 45.5.1 #define FSL\_VREF\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2))

## Enumeration Type Documentation

### 45.6.1 enum vref\_buffer\_mode\_t

Enumerator

***kVREF\_ModeBandgapOnly*** Bandgap on only, for stabilization and startup.  
***kVREF\_ModeHighPowerBuffer*** High-power buffer mode enabled.  
***kVREF\_ModeLowPowerBuffer*** Low-power buffer mode enabled.

## Function Documentation

### 45.7.1 void VREF\_Init ( VREF\_Type \* *base*, const [vref\\_config\\_t](#) \* *config* )

This function must be called before calling all other VREF driver functions, read/write registers, and configurations with user-defined settings. The example below shows how to set up [vref\\_config\\_t](#) parameters and how to call the VREF\_Init function by passing in these parameters. This is an example.

```
* vref\_config\_t vrefConfig;
* vrefConfig.bufferMode = kVREF_ModeHighPowerBuffer;
* vrefConfig.enableExternalVoltRef = false;
* vrefConfig.enableLowRef = false;
* VREF\_Init(VREF, &vrefConfig);
*
```

## Parameters

<i>base</i>	VREF peripheral address.
<i>config</i>	Pointer to the configuration structure.

**45.7.2 void VREF\_Deinit ( VREF\_Type \* *base* )**

This function should be called to shut down the module. This is an example.

```
*  vref_config_t vrefUserConfig;
*  VREF_Init(VREF);
*  VREF_GetDefaultConfig(&vrefUserConfig);
*  ...
*  VREF_Deinit(VREF);
*
```

## Parameters

<i>base</i>	VREF peripheral address.
-------------	--------------------------

**45.7.3 void VREF\_GetDefaultConfig ( vref\_config\_t \* *config* )**

This function initializes the VREF configuration structure to default values. This is an example.

```
*  vrefConfig->bufferMode = kVREF_ModeHighPowerBuffer;
*  vrefConfig->enableExternalVoltRef = false;
*  vrefConfig->enableLowRef = false;
*
```

## Parameters

<i>config</i>	Pointer to the initialization structure.
---------------	--

**45.7.4 void VREF\_SetTrimVal ( VREF\_Type \* *base*, uint8\_t *trimValue* )**

This function sets a TRIM value for the reference voltage. Note that the TRIM value maximum is 0x3F.

## Parameters

<i>base</i>	VREF peripheral address.
<i>trimValue</i>	Value of the trim register to set the output reference voltage (maximum 0x3F (6-bit)).

#### 45.7.5 static uint8\_t VREF\_GetTrimVal ( VREF\_Type \* *base* ) [inline], [static]

This function gets the TRIM value from the TRM register.

## Parameters

<i>base</i>	VREF peripheral address.
-------------	--------------------------

## Returns

Six-bit value of trim setting.



## Chapter 46

# WDOG: Watchdog Timer Driver

### Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

### Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/wdog

### Data Structures

- struct `wdog_work_mode_t`  
*Defines WDOG work mode. [More...](#)*
- struct `wdog_config_t`  
*Describes WDOG configuration structure. [More...](#)*
- struct `wdog_test_config_t`  
*Describes WDOG test mode configuration structure. [More...](#)*

### Enumerations

- enum `wdog_clock_source_t` {  
    `kWDOG_LpoClockSource` = 0U,  
    `kWDOG_AlternateClockSource` = 1U }  
*Describes WDOG clock source.*
- enum `wdog_clock_prescaler_t` {  
    `kWDOG_ClockPrescalerDivide1` = 0x0U,  
    `kWDOG_ClockPrescalerDivide2` = 0x1U,  
    `kWDOG_ClockPrescalerDivide3` = 0x2U,  
    `kWDOG_ClockPrescalerDivide4` = 0x3U,  
    `kWDOG_ClockPrescalerDivide5` = 0x4U,  
    `kWDOG_ClockPrescalerDivide6` = 0x5U,  
    `kWDOG_ClockPrescalerDivide7` = 0x6U,  
    `kWDOG_ClockPrescalerDivide8` = 0x7U }  
*Describes the selection of the clock prescaler.*
- enum `wdog_test_mode_t` {  
    `kWDOG_QuickTest` = 0U,  
    `kWDOG_ByteTest` = 1U }  
*Describes WDOG test mode.*
- enum `wdog_tested_byte_t` {  
    `kWDOG_TestByte0` = 0U,  
    `kWDOG_TestByte1` = 1U,  
    `kWDOG_TestByte2` = 2U,

```
kWDOG_TestByte3 = 3U }
```

*Describes WDOG tested byte selection in byte test mode.*

- enum `_wdog_interrupt_enable_t` { `kWDOG_InterruptEnable` = `WDOG_STCTRLH_IRQRSTEN_MASK` }

*WDOG interrupt configuration structure, default settings all disabled.*

- enum `_wdog_status_flags_t` {  
`kWDOG_RunningFlag` = `WDOG_STCTRLH_WDOGEN_MASK`,  
`kWDOG_TimeoutFlag` = `WDOG_STCTRLL_INTFLG_MASK` }

*WDOG status flags.*

## Driver version

- #define `FSL_WDOG_DRIVER_VERSION` (`MAKE_VERSION`(2, 0, 1))

*Defines WDOG driver version 2.0.1.*

## Unlock sequence

- #define `WDOG_FIRST_WORD_OF_UNLOCK` (`0xC520U`)  
*First word of unlock sequence.*
- #define `WDOG_SECOND_WORD_OF_UNLOCK` (`0xD928U`)  
*Second word of unlock sequence.*

## Refresh sequence

- #define `WDOG_FIRST_WORD_OF_REFRESH` (`0xA602U`)  
*First word of refresh sequence.*
- #define `WDOG_SECOND_WORD_OF_REFRESH` (`0xB480U`)  
*Second word of refresh sequence.*

## WDOG Initialization and De-initialization

- void `WDOG_GetDefaultConfig` (`wdog_config_t` \*config)  
*Initializes the WDOG configuration structure.*
- void `WDOG_Init` (`WDOG_Type` \*base, const `wdog_config_t` \*config)  
*Initializes the WDOG.*
- void `WDOG_Deinit` (`WDOG_Type` \*base)  
*Shuts down the WDOG.*
- void `WDOG_SetTestModeConfig` (`WDOG_Type` \*base, `wdog_test_config_t` \*config)  
*Configures the WDOG functional test.*

## WDOG Functional Operation

- static void `WDOG_Enable` (`WDOG_Type` \*base)  
*Enables the WDOG module.*
- static void `WDOG_Disable` (`WDOG_Type` \*base)  
*Disables the WDOG module.*
- static void `WDOG_EnableInterrupts` (`WDOG_Type` \*base, `uint32_t` mask)  
*Enables the WDOG interrupt.*
- static void `WDOG_DisableInterrupts` (`WDOG_Type` \*base, `uint32_t` mask)  
*Disables the WDOG interrupt.*

- uint32\_t [WDOG\\_GetStatusFlags](#) (WDOG\_Type \*base)  
*Gets the WDOG all status flags.*
- void [WDOG\\_ClearStatusFlags](#) (WDOG\_Type \*base, uint32\_t mask)  
*Clears the WDOG flag.*
- static void [WDOG\\_SetTimeoutValue](#) (WDOG\_Type \*base, uint32\_t timeoutCount)  
*Sets the WDOG timeout value.*
- static void [WDOG\\_SetWindowValue](#) (WDOG\_Type \*base, uint32\_t windowValue)  
*Sets the WDOG window value.*
- static void [WDOG\\_Unlock](#) (WDOG\_Type \*base)  
*Unlocks the WDOG register written.*
- void [WDOG\\_Refresh](#) (WDOG\_Type \*base)  
*Refreshes the WDOG timer.*
- static uint16\_t [WDOG\\_GetResetCount](#) (WDOG\_Type \*base)  
*Gets the WDOG reset count.*
- static void [WDOG\\_ClearResetCount](#) (WDOG\_Type \*base)  
*Clears the WDOG reset count.*

## Data Structure Documentation

### 46.3.1 struct wdog\_work\_mode\_t

#### Data Fields

- bool [enableWait](#)  
*Enables or disables WDOG in wait mode.*
- bool [enableStop](#)  
*Enables or disables WDOG in stop mode.*
- bool [enableDebug](#)  
*Enables or disables WDOG in debug mode.*

### 46.3.2 struct wdog\_config\_t

#### Data Fields

- bool [enableWdog](#)  
*Enables or disables WDOG.*
- [wdog\\_clock\\_source\\_t](#) clockSource  
*Clock source select.*
- [wdog\\_clock\\_prescaler\\_t](#) prescaler  
*Clock prescaler value.*
- [wdog\\_work\\_mode\\_t](#) workMode  
*Configures WDOG work mode in debug stop and wait mode.*
- bool [enableUpdate](#)  
*Update write-once register enable.*
- bool [enableInterrupt](#)  
*Enables or disables WDOG interrupt.*
- bool [enableWindowMode](#)  
*Enables or disables WDOG window mode.*

- uint32\_t [windowValue](#)  
*Window value.*
- uint32\_t [timeoutValue](#)  
*Timeout value.*

### 46.3.3 struct wdog\_test\_config\_t

#### Data Fields

- [wdog\\_test\\_mode\\_t](#) testMode  
*Selects test mode.*
- [wdog\\_tested\\_byte\\_t](#) testedByte  
*Selects tested byte in byte test mode.*
- uint32\_t [timeoutValue](#)  
*Timeout value.*

## Macro Definition Documentation

### 46.4.1 #define FSL\_WDOG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1))

## Enumeration Type Documentation

### 46.5.1 enum wdog\_clock\_source\_t

Enumerator

- kWDOG\_LpoClockSource*** WDOG clock sourced from LPO.  
***kWDOG\_AlternateClockSource*** WDOG clock sourced from alternate clock source.

### 46.5.2 enum wdog\_clock\_prescaler\_t

Enumerator

- kWDOG\_ClockPrescalerDivide1*** Divided by 1.  
***kWDOG\_ClockPrescalerDivide2*** Divided by 2.  
***kWDOG\_ClockPrescalerDivide3*** Divided by 3.  
***kWDOG\_ClockPrescalerDivide4*** Divided by 4.  
***kWDOG\_ClockPrescalerDivide5*** Divided by 5.  
***kWDOG\_ClockPrescalerDivide6*** Divided by 6.  
***kWDOG\_ClockPrescalerDivide7*** Divided by 7.  
***kWDOG\_ClockPrescalerDivide8*** Divided by 8.

### 46.5.3 enum wdog\_test\_mode\_t

Enumerator

*kWDOG\_QuickTest* Selects quick test.

*kWDOG\_ByteTest* Selects byte test.

### 46.5.4 enum wdog\_tested\_byte\_t

Enumerator

*kWDOG\_TestByte0* Byte 0 selected in byte test mode.

*kWDOG\_TestByte1* Byte 1 selected in byte test mode.

*kWDOG\_TestByte2* Byte 2 selected in byte test mode.

*kWDOG\_TestByte3* Byte 3 selected in byte test mode.

### 46.5.5 enum \_wdog\_interrupt\_enable\_t

This structure contains the settings for all of the WDOG interrupt configurations.

Enumerator

*kWDOG\_InterruptEnable* WDOG timeout generates an interrupt before reset.

### 46.5.6 enum \_wdog\_status\_flags\_t

This structure contains the WDOG status flags for use in the WDOG functions.

Enumerator

*kWDOG\_RunningFlag* Running flag, set when WDOG is enabled.

*kWDOG\_TimeoutFlag* Interrupt flag, set when an exception occurs.

## Function Documentation

### 46.6.1 void WDOG\_GetDefaultConfig ( wdog\_config\_t \* config )

This function initializes the WDOG configuration structure to default values. The default values are as follows.

```

*  wdogConfig->enableWdog = true;
*  wdogConfig->clockSource = kWDOG_LpoClockSource;
*  wdogConfig->prescaler = kWDOG_ClockPrescalerDivide1;
*  wdogConfig->workMode.enableWait = true;
*  wdogConfig->workMode.enableStop = false;
*  wdogConfig->workMode.enableDebug = false;
*  wdogConfig->enableUpdate = true;
*  wdogConfig->enableInterrupt = false;
*  wdogConfig->enableWindowMode = false;
*  wdogConfig->windowValue = 0;
*  wdogConfig->timeoutValue = 0xFFFFU;
*

```

#### Parameters

<i>config</i>	Pointer to the WDOG configuration structure.
---------------	--

#### See Also

[wdog\\_config\\_t](#)

### 46.6.2 void WDOG\_Init ( WDOG\_Type \* *base*, const wdog\_config\_t \* *config* )

This function initializes the WDOG. When called, the WDOG runs according to the configuration. To reconfigure WDOG without forcing a reset first, enableUpdate must be set to true in the configuration.

This is an example.

```

*  wdog_config_t config;
*  WDOG_GetDefaultConfig(&config);
*  config.timeoutValue = 0x7ffU;
*  config.enableUpdate = true;
*  WDOG_Init(wdog_base, &config);
*

```

#### Parameters

<i>base</i>	WDOG peripheral base address
<i>config</i>	The configuration of WDOG

### 46.6.3 void WDOG\_Deinit ( WDOG\_Type \* *base* )

This function shuts down the WDOG. Ensure that the WDOG\_STCTRLH.ALLOWUPDATE is 1 which indicates that the register update is enabled.

#### 46.6.4 void WDOG\_SetTestModeConfig ( WDOG\_Type \* *base*, wdog\_test\_config\_t \* *config* )

This function is used to configure the WDOG functional test. When called, the WDOG goes into test mode and runs according to the configuration. Ensure that the WDOG\_STCTRLH.ALLOWUPDATE is 1 which means that the register update is enabled.

This is an example.

```
* wdog_test_config_t test_config;
* test_config.testMode = kWDog_QuickTest;
* test_config.timeoutValue = 0xfffffu;
* WDOG_SetTestModeConfig(wdog_base, &test_config);
*
```

Parameters

<i>base</i>	WDog peripheral base address
<i>config</i>	The functional test configuration of WDOG

#### 46.6.5 static void WDOG\_Enable ( WDOG\_Type \* *base* ) [inline], [static]

This function write value into WDOG\_STCTRLH register to enable the WDOG, it is a write-once register, make sure that the WCT window is still open and this register has not been written in this WCT while this function is called.

Parameters

<i>base</i>	WDog peripheral base address
-------------	------------------------------

#### 46.6.6 static void WDOG\_Disable ( WDOG\_Type \* *base* ) [inline], [static]

This function writes a value into the WDOG\_STCTRLH register to disable the WDOG. It is a write-once register. Ensure that the WCT window is still open and that register has not been written to in this WCT while the function is called.

Parameters

---

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

#### 46.6.7 static void WDOG\_EnableInterrupts ( WDOG\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function writes a value into the WDOG\_STCTRLH register to enable the WDOG interrupt. It is a write-once register. Ensure that the WCT window is still open and the register has not been written to in this WCT while the function is called.

Parameters

<i>base</i>	WDOG peripheral base address
<i>mask</i>	The interrupts to enable The parameter can be combination of the following source if defined. <ul style="list-style-type: none"> <li>• kWDOG_InterruptEnable</li> </ul>

#### 46.6.8 static void WDOG\_DisableInterrupts ( WDOG\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function writes a value into the WDOG\_STCTRLH register to disable the WDOG interrupt. It is a write-once register. Ensure that the WCT window is still open and the register has not been written to in this WCT while the function is called.

Parameters

<i>base</i>	WDOG peripheral base address
<i>mask</i>	The interrupts to disable The parameter can be combination of the following source if defined. <ul style="list-style-type: none"> <li>• kWDOG_InterruptEnable</li> </ul>

#### 46.6.9 uint32\_t WDOG\_GetStatusFlags ( WDOG\_Type \* *base* )

This function gets all status flags.

This is an example for getting the Running Flag.

```
* uint32_t status;
* status = WDOG_GetStatusFlags (wdog_base) &
    kWDOG_RunningFlag;
```



\*

#### Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

#### Returns

State of the status flag: asserted (true) or not-asserted (false).

#### See Also

[\\_wdog\\_status\\_flags\\_t](#)

- true: a related status flag has been set.
- false: a related status flag is not set.

### 46.6.10 void WDOG\_ClearStatusFlags ( WDOG\_Type \* *base*, uint32\_t *mask* )

This function clears the WDOG status flag.

This is an example for clearing the timeout (interrupt) flag.

```
* WDOG_ClearStatusFlags(wdog_base, kWDOG_TimeoutFlag);
*
```

#### Parameters

<i>base</i>	WDOG peripheral base address
<i>mask</i>	The status flags to clear. The parameter could be any combination of the following values. kWDOG_TimeoutFlag

### 46.6.11 static void WDOG\_SetTimeoutValue ( WDOG\_Type \* *base*, uint32\_t *timeoutCount* ) [inline], [static]

This function sets the timeout value. It should be ensured that the time-out value for the WDOG is always greater than 2xWCT time + 20 bus clock cycles. This function writes a value into WDOG\_TOVALH and WDOG\_TOVALL registers which are write-once. Ensure the WCT window is still open and the two registers have not been written to in this WCT while the function is called.

## Parameters

<i>base</i>	WDOG peripheral base address
<i>timeoutCount</i>	WDOG timeout value; count of WDOG clock tick.

#### 46.6.12 static void WDOG\_SetWindowValue ( WDOG\_Type \* *base*, uint32\_t *windowValue* ) [inline], [static]

This function sets the WDOG window value. This function writes a value into WDOG\_WINH and WDOG\_WINL registers which are write-once. Ensure the WCT window is still open and the two registers have not been written to in this WCT while the function is called.

## Parameters

<i>base</i>	WDOG peripheral base address
<i>windowValue</i>	WDOG window value.

#### 46.6.13 static void WDOG\_Unlock ( WDOG\_Type \* *base* ) [inline], [static]

This function unlocks the WDOG register written. Before starting the unlock sequence and following configuration, disable the global interrupts. Otherwise, an interrupt may invalidate the unlocking sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

## Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

#### 46.6.14 void WDOG\_Refresh ( WDOG\_Type \* *base* )

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.

## Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

**46.6.15** `static uint16_t WDOG_GetResetCount ( WDOG_Type * base ) [inline],  
[static]`

This function gets the WDOG reset count value.

## Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

## Returns

WDOG reset count value.

**46.6.16** `static void WDOG_ClearResetCount ( WDOG_Type * base ) [inline],  
[static]`

This function clears the WDOG reset count value.

## Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

# Chapter 47

## Debug Console

### Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the layout of debug console.




Figure 47.1.1: Debug console overview

### Function groups

#### 47.2.1 Initialization

To initialize the debug console, call the [DbgConsole\\_Init\(\)](#) function with these parameters. This function automatically enables the module and the clock.

```
status_t DbgConsole_Init(uint8_t instance, uint32_t baudRate,  
    serial_port_type_t device, uint32_t clkSrcFreq);
```

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type  
{  
    kSerialPort_Uart = 1U,  
    kSerialPort_UsbCdc,  
    kSerialPort_Swo,  
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral. This example shows how to call the `DbgConsole_Init()` given the user configuration structure.

```
DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE,
                BOARD_DEBUG_UART_CLK_FREQ);
```

## 47.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype "`%[flags][width][.precision][length]specifier`", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

<b>.precision</b>	<b>Description</b>
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

<b>length</b>	<b>Description</b>
Do not support	

<b>specifier</b>	<b>Description</b>
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
x	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
o	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
c	Character
s	String of characters
n	Nothing printed

- Support a format specifier for SCANF following this prototype " %[\*][width][length]specifier", which is explained below

*	Description
	An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description
	This specifies the maximum number of characters to be read in the current reading operation.

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
l	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
ll	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
c	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *



specifier	Qualifying Input	Type of argument
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
o	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
    version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
    toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */
```

### 47.2.3 SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_UART

There are two macros SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_UART added to configure PRINTF and low level output peripheral.

- The macro SDK\_DEBUGCONSOLE is used for frontend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The function can be set by the macro SDK\_DEBUGCONSOLE.
- The macro SDK\_DEBUGCONSOLE\_UART is used for backend. It is used to decide whether provide low level IO implementation to toolchain printf and scanf. For example, within MCUXpresso, if the macro SDK\_DEBUGCONSOLE\_UART is defined, \_\_sys\_write and \_\_sys\_readc will be used when \_\_REDLIB\_\_ is defined; \_write and \_read will be used in other cases. The macro does not specifically refer to the peripheral "UART". It refers to the external peripheral similar to UART, like as USB CDC, UART, SWO, etc. So if the macro SDK\_DEBUGCONSOLE\_UART is not defined when tool-chain printf is calling, the semihosting will be used.

The following matrix shows the effects of SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_UART on PRINTF and printf. The green mark is the default setting of the debug console.

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
DEBUGCONSOLE_-REDIRECT_TO_SDK	defined	Low level peripheral*	Low level peripheral
DEBUGCONSOLE_-REDIRECT_TO_SDK	undefined	Low level peripheral*	semihost
DEBUGCONSOLE_-REDIRECT_TO_TOOLCHAIN	defined	Low level peripheral*	Low level peripheral
DEBUGCONSOLE_-REDIRECT_TO_TOOLCHAIN	undefined	semihost	semihost
DEBUGCONSOLE_-DISABLE	defined	No output	Low level peripheral
DEBUGCONSOLE_-DISABLE	undefined	No output	semihost

\* the **low level peripheral** could be USB CDC, UART, or SWO, and so on.

### Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

## Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

## Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

## Print out failure messages using MCUXpresso SDK \_\_assert\_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
        , line, func);
    for (;;)
    {}
}
```

### Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl\_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl-\_sbrk.c to your project.

## Macros

- #define **DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN** 0U  
*Definition select redirect toolchain printf, scanf to uart or not.*
- #define **DEBUGCONSOLE\_REDIRECT\_TO\_SDK** 1U  
*Select SDK version printf, scanf.*
- #define **DEBUGCONSOLE\_DISABLE** 2U  
*Disable debugconsole function.*
- #define **SDK\_DEBUGCONSOLE** **DEBUGCONSOLE\_REDIRECT\_TO\_SDK**  
*Definition to select sdk or toolchain printf, scanf.*
- #define **PRINTF** **DbgConsole\_Printf**  
*Definition to select redirect toolchain printf, scanf to uart or not.*

## Typedefs

- typedef void(\* [printfCb](#))(char \*buf, int32\_t \*indicator, char val, int len)  
*A function pointer which is used when format printf log.*

## Functions

- int [StrFormatPrintf](#)(const char \*fmt, va\_list ap, char \*buf, [printfCb](#) cb)  
*This function outputs its parameters according to a formatted string.*
- int [StrFormatScanf](#)(const char \*line\_ptr, char \*format, va\_list args\_ptr)  
*Converts an input line of ASCII characters based upon a provided string format.*

## Variables

- [serial\\_handle\\_t](#) g\_serialHandle  
*serial manager handle*

## Initialization

- [status\\_t](#) [DbgConsole\\_Init](#)(uint8\_t instance, uint32\_t baudRate, [serial\\_port\\_type\\_t](#) device, uint32\_t clkSrcFreq)  
*Initializes the peripheral used for debug messages.*
- [status\\_t](#) [DbgConsole\\_Deinit](#)(void)  
*De-initializes the peripheral used for debug messages.*
- [status\\_t](#) [DbgConsole\\_EnterLowpower](#)(void)  
*Prepares to enter low power consumption.*
- [status\\_t](#) [DbgConsole\\_ExitLowpower](#)(void)  
*Restores from low power consumption.*
- int [DbgConsole\\_Printf](#)(const char \*fmt\_s,...)  
*Writes formatted output to the standard output stream.*
- int [DbgConsole\\_Putchar](#)(int ch)  
*Writes a character to stdout.*
- int [DbgConsole\\_Scanf](#)(char \*formatString,...)  
*Reads formatted data from the standard input stream.*
- int [DbgConsole\\_Getchar](#)(void)  
*Reads a character from standard input.*
- int [DbgConsole\\_BlockingPrintf](#)(const char \*formatString,...)  
*Writes formatted output to the standard output stream with the blocking mode.*
- [status\\_t](#) [DbgConsole\\_Flush](#)(void)  
*Debug console flush.*

## Macro Definition Documentation

### 47.4.1 #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U

Select toolchain printf and scanf.

**47.4.2 #define DEBUGCONSOLE\_REDIRECT\_TO\_SDK 1U****47.4.3 #define DEBUGCONSOLE\_DISABLE 2U****47.4.4 #define SDK\_DEBUGCONSOLE DEBUGCONSOLE\_REDIRECT\_TO\_SDK**

The macro only support to be redefined in project setting.

**47.4.5 #define PRINTF DbgConsole\_Printf**

if SDK\_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK\_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK\_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

**Function Documentation****47.5.1 status\_t DbgConsole\_Init ( uint8\_t *instance*, uint32\_t *baudRate*, serial\_port\_type\_t *device*, uint32\_t *clkSrcFreq* )**

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

Parameters

<i>instance</i>	The instance of the module.If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART peripheral is LPUART1. If the uart_adapter.c is added to the current project, the UART peripheral is UART1.
<i>baudRate</i>	The desired baud rate in bits per second.
<i>device</i>	Low level device type for the debug console, can be one of the following. <ul style="list-style-type: none"> <li>• kSerialPort_Uart,</li> <li>• kSerialPort_UsbCdc</li> </ul>

<i>clkSrcFreq</i>	Frequency of peripheral source clock.
-------------------	---------------------------------------

Returns

Indicates whether initialization was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully
------------------------	------------------------

### 47.5.2 **status\_t DbgConsole\_Deinit ( void )**

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

Returns

Indicates whether de-initialization was successful or not.

### 47.5.3 **status\_t DbgConsole\_EnterLowpower ( void )**

This function is used to prepare to enter low power consumption.

Returns

Indicates whether de-initialization was successful or not.

### 47.5.4 **status\_t DbgConsole\_ExitLowpower ( void )**

This function is used to restore from low power consumption.

Returns

Indicates whether de-initialization was successful or not.

### 47.5.5 **int DbgConsole\_Printf ( const char \* *fmt\_s*, ... )**

Call this function to write a formatted output to the standard output stream.

## Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

## Returns

Returns the number of characters printed or a negative value if an error occurs.

**47.5.6 int DbgConsole\_Putchar ( int *ch* )**

Call this function to write a character to stdout.

## Parameters

<i>ch</i>	Character to be written.
-----------	--------------------------

## Returns

Returns the character written.

**47.5.7 int DbgConsole\_Scanf ( char \* *formatString*, ... )**

Call this function to read formatted data from the standard input stream.

## Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

## Parameters

<i>formatString</i>	Format control string.
---------------------	------------------------

## Returns

Returns the number of fields successfully converted and assigned.

### 47.5.8 int DbgConsole\_Getchar ( void )

Call this function to read a character from standard input.

#### Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

#### Returns

Returns the character read.

### 47.5.9 int DbgConsole\_BlockingPrintf ( const char \* *formatString*, ... )

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` set or not. The function could be used in system ISR mode with `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` set.

#### Parameters

<i>formatString</i>	Format control string.
---------------------	------------------------

#### Returns

Returns the number of characters printed or a negative value if an error occurs.

### 47.5.10 status\_t DbgConsole\_Flush ( void )

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

#### Returns

Indicates whether wait idle was successful or not.



**47.5.11 int StrFormatPrintf ( const char \* *fmt*, va\_list *ap*, char \* *buf*, printfCb *cb* )**

Note

I/O is performed by calling given function pointer using following (\*func\_ptr)(c);

Parameters

in	<i>fmt</i>	Format string for printf.
in	<i>ap</i>	Arguments to printf.
in	<i>buf</i>	pointer to the buffer
	<i>cb</i>	print callbck function pointer

Returns

Number of characters to be print

**47.5.12 int StrFormatScanf ( const char \* *line\_ptr*, char \* *format*, va\_list *args\_ptr* )**

Parameters

in	<i>line_ptr</i>	The input line of ASCII data.
in	<i>format</i>	Format first points to the format string.
in	<i>args_ptr</i>	The list of parameters.

Returns

Number of input items converted and assigned.

Return values

<i>IO_EOF</i>	When line_ptr is empty string "".
---------------	-----------------------------------

## Chapter 48

# Notification Framework

### Overview

This section describes the programming interface of the Notifier driver.

### Notifier Overview

The Notifier provides a configuration dynamic change service. Based on this service, applications can switch between pre-defined configurations. The Notifier enables drivers and applications to register callback functions to this framework. Each time that the configuration is changed, drivers and applications receive a notification and change their settings. To simplify, the Notifier only supports the static callback registration. This means that, for applications, all callback functions are collected into a static table and passed to the Notifier.

These are the steps for the configuration transition.

1. Before configuration transition, the Notifier sends a "BEFORE" message to the callback table. When this message is received, IP drivers should check whether any current processes can be stopped and stop them. If the processes cannot be stopped, the callback function returns an error.  
The Notifier supports two types of transition policies, a graceful policy and a forceful policy. When the graceful policy is used, if some callbacks return an error while sending a "BEFORE" message, the configuration transition stops and the Notifier sends a "RECOVER" message to all drivers that have stopped. Then, these drivers can recover the previous status and continue to work. When the forceful policy is used, drivers are stopped forcefully.
2. After the "BEFORE" message is processed successfully, the system switches to the new configuration.
3. After the configuration changes, the Notifier sends an "AFTER" message to the callback table to notify drivers that the configuration transition is finished.

This example shows how to use the Notifier in the Power Manager application.

```
#include "fsl_notifier.h"

// Definition of the Power Manager callback.
status_t callback0(notifier_notification_block_t *notify, void *data)
{
    status_t ret = kStatus_Success;

    ...
    ...
    ...

    return ret;
}

// Definition of the Power Manager user function.
status_t APP_PowerModeSwitch(notifier_user_config_t *targetConfig, void *
    userData)
```

```

{
    ...
    ...
    ...
}
...
...
...
...
...
// Main function.
int main(void)
{
    // Define a notifier handle.
    notifier_handle_t powerModeHandle;

    // Callback configuration.
    user_callback_data_t callbackData0;

    notifier_callback_config_t callbackCfg0 = {callback0,
        kNOTIFIER_CallbackBeforeAfter,
        (void *)&callbackData0};

    notifier_callback_config_t callbacks[] = {callbackCfg0};

    // Power mode configurations.
    power_user_config_t vlprConfig;
    power_user_config_t stopConfig;

    notifier_user_config_t *powerConfigs[] = {&vlprConfig, &stopConfig};

    // Definition of a transition to and out the power modes.
    vlprConfig.mode = kAPP_PowerModeVlpr;
    vlprConfig.enableLowPowerWakeUpOnInterrupt = false;

    stopConfig = vlprConfig;
    stopConfig.mode = kAPP_PowerModeStop;

    // Create Notifier handle.
    NOTIFIER_CreateHandle(&powerModeHandle, powerConfigs, 2U, callbacks, 1U,
        APP_PowerModeSwitch, NULL);
    ...
    ...
    // Power mode switch.
    NOTIFIER_switchConfig(&powerModeHandle, targetConfigIndex,
        kNOTIFIER_PolicyAgreement);
}

```

## Data Structures

- struct `notifier_notification_block_t`  
notification block passed to the registered callback function. [More...](#)
- struct `notifier_callback_config_t`  
Callback configuration structure. [More...](#)
- struct `notifier_handle_t`  
Notifier handle structure. [More...](#)

## Typedefs

- typedef void `notifier_user_config_t`  
Notifier user configuration type.
- typedef `status_t(* notifier_user_function_t)(notifier_user_config_t *targetConfig, void *userData)`

- Notifier user function prototype Use this function to execute specific operations in configuration switch.*
- typedef `status_t`(\* `notifier_callback_t`)(`notifier_notification_block_t` \*notify, void \*data)  
*Callback prototype.*

## Enumerations

- enum `_notifier_status` {  
    `kStatus_NOTIFIER_ErrorNotificationBefore`,  
    `kStatus_NOTIFIER_ErrorNotificationAfter` }  
*Notifier error codes.*
- enum `notifier_policy_t` {  
    `kNOTIFIER_PolicyAgreement`,  
    `kNOTIFIER_PolicyForcible` }  
*Notifier policies.*
- enum `notifier_notification_type_t` {  
    `kNOTIFIER_NotifyRecover` = 0x00U,  
    `kNOTIFIER_NotifyBefore` = 0x01U,  
    `kNOTIFIER_NotifyAfter` = 0x02U }  
*Notification type.*
- enum `notifier_callback_type_t` {  
    `kNOTIFIER_CallbackBefore` = 0x01U,  
    `kNOTIFIER_CallbackAfter` = 0x02U,  
    `kNOTIFIER_CallbackBeforeAfter` = 0x03U }  
*The callback type, which indicates kinds of notification the callback handles.*

## Functions

- `status_t` `NOTIFIER_CreateHandle` (`notifier_handle_t` \*notifierHandle, `notifier_user_config_t` \*\*configs, `uint8_t` configsNumber, `notifier_callback_config_t` \*callbacks, `uint8_t` callbacksNumber, `notifier_user_function_t` userFunction, void \*userData)  
*Creates a Notifier handle.*
- `status_t` `NOTIFIER_SwitchConfig` (`notifier_handle_t` \*notifierHandle, `uint8_t` configIndex, `notifier_policy_t` policy)  
*Switches the configuration according to a pre-defined structure.*
- `uint8_t` `NOTIFIER_GetErrorCallbackIndex` (`notifier_handle_t` \*notifierHandle)  
*This function returns the last failed notification callback.*

## Data Structure Documentation

### 48.3.1 struct `notifier_notification_block_t`

#### Data Fields

- `notifier_user_config_t` \*targetConfig  
*Pointer to target configuration.*
- `notifier_policy_t` policy  
*Configure transition policy.*
- `notifier_notification_type_t` notifyType

*Configure notification type.*

#### 48.3.1.0.0.48 Field Documentation

**48.3.1.0.0.48.1** `notifier_user_config_t* notifier_notification_block_t::targetConfig`

**48.3.1.0.0.48.2** `notifier_policy_t notifier_notification_block_t::policy`

**48.3.1.0.0.48.3** `notifier_notification_type_t notifier_notification_block_t::notifyType`

#### 48.3.2 struct `notifier_callback_config_t`

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. `callback` - pointer to the callback function `callbackType` - specifies when the callback is called `callbackData` - pointer to the data passed to the callback.

#### Data Fields

- [notifier\\_callback\\_t callback](#)  
*Pointer to the callback function.*
- [notifier\\_callback\\_type\\_t callbackType](#)  
*Callback type.*
- `void * callbackData`  
*Pointer to the data passed to the callback.*

#### 48.3.2.0.0.49 Field Documentation

**48.3.2.0.0.49.1** `notifier_callback_t notifier_callback_config_t::callback`

**48.3.2.0.0.49.2** `notifier_callback_type_t notifier_callback_config_t::callbackType`

**48.3.2.0.0.49.3** `void* notifier_callback_config_t::callbackData`

#### 48.3.3 struct `notifier_handle_t`

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. [NOTIFIER\\_CreateHandle\(\)](#) must be called to initialize this handle.

#### Data Fields

- [notifier\\_user\\_config\\_t \\*\\* configsTable](#)  
*Pointer to configure table.*
- `uint8_t configsNumber`  
*Number of configurations.*

- [notifier\\_callback\\_config\\_t](#) \* [callbacksTable](#)  
*Pointer to callback table.*
- [uint8\\_t](#) [callbacksNumber](#)  
*Maximum number of callback configurations.*
- [uint8\\_t](#) [errorCallbackIndex](#)  
*Index of callback returns error.*
- [uint8\\_t](#) [currentConfigIndex](#)  
*Index of current configuration.*
- [notifier\\_user\\_function\\_t](#) [userFunction](#)  
*User function.*
- [void](#) \* [userData](#)  
*User data passed to user function.*

#### 48.3.3.0.0.50 Field Documentation

48.3.3.0.0.50.1 [notifier\\_user\\_config\\_t](#)\*\* [notifier\\_handle\\_t::configsTable](#)

48.3.3.0.0.50.2 [uint8\\_t](#) [notifier\\_handle\\_t::configsNumber](#)

48.3.3.0.0.50.3 [notifier\\_callback\\_config\\_t](#)\* [notifier\\_handle\\_t::callbacksTable](#)

48.3.3.0.0.50.4 [uint8\\_t](#) [notifier\\_handle\\_t::callbacksNumber](#)

48.3.3.0.0.50.5 [uint8\\_t](#) [notifier\\_handle\\_t::errorCallbackIndex](#)

48.3.3.0.0.50.6 [uint8\\_t](#) [notifier\\_handle\\_t::currentConfigIndex](#)

48.3.3.0.0.50.7 [notifier\\_user\\_function\\_t](#) [notifier\\_handle\\_t::userFunction](#)

48.3.3.0.0.50.8 [void](#)\* [notifier\\_handle\\_t::userData](#)

### Typedef Documentation

#### 48.4.1 [typedef void notifier\\_user\\_config\\_t](#)

Reference of the user defined configuration is stored in an array; the notifier switches between these configurations based on this array.

#### 48.4.2 [typedef status\\_t\(\\* notifier\\_user\\_function\\_t\)\(notifier\\_user\\_config\\_t \\*targetConfig, void \\*userData\)](#)

Before and after this function execution, different notification is sent to registered callbacks. If this function returns any error code, [NOTIFIER\\_SwitchConfig\(\)](#) exits.

### Parameters

<i>targetConfig</i>	target Configuration.
<i>userData</i>	Refers to other specific data passed to user function.

### Returns

An error code or `kStatus_Success`.

#### 48.4.3 `typedef status_t(* notifier_callback_t)(notifier_notification_block_t *notify, void *data)`

Declaration of a callback. It is common for registered callbacks. Reference to function of this type is part of the `notifier_callback_config_t` callback configuration structure. Depending on callback type, function of this prototype is called (see `NOTIFIER_SwitchConfig()`) before configuration switch, after it or in both use cases to notify about the switch progress (see `notifier_callback_type_t`). When called, the type of the notification is passed as a parameter along with the reference to the target configuration structure (see `notifier_notification_block_t`) and any data passed during the callback registration. When notified before the configuration switch, depending on the configuration switch policy (see `notifier_policy_t`), the callback may deny the execution of the user function by returning an error code different than `kStatus_Success` (see `NOTIFIER_SwitchConfig()`).

### Parameters

<i>notify</i>	Notification block.
<i>data</i>	Callback data. Refers to the data passed during callback registration. Intended to pass any driver or application data such as internal state information.

### Returns

An error code or `kStatus_Success`.

## Enumeration Type Documentation

#### 48.5.1 `enum _notifier_status`

Used as return value of Notifier functions.

### Enumerator

**`kStatus_NOTIFIER_ErrorNotificationBefore`** An error occurs during send "BEFORE" notification.

**`kStatus_NOTIFIER_ErrorNotificationAfter`** An error occurs during send "AFTER" notification.

### 48.5.2 enum notifier\_policy\_t

Defines whether the user function execution is forced or not. For `kNOTIFIER_PolicyForcible`, the user function is executed regardless of the callback results, while `kNOTIFIER_PolicyAgreement` policy is used to exit `NOTIFIER_SwitchConfig()` when any of the callbacks returns error code. See also `NOTIFIER_SwitchConfig()` description.

Enumerator

***kNOTIFIER\_PolicyAgreement*** `NOTIFIER_SwitchConfig()` method is exited when any of the callbacks returns error code.

***kNOTIFIER\_PolicyForcible*** The user function is executed regardless of the results.

### 48.5.3 enum notifier\_notification\_type\_t

Used to notify registered callbacks

Enumerator

***kNOTIFIER\_NotifyRecover*** Notify IP to recover to previous work state.

***kNOTIFIER\_NotifyBefore*** Notify IP that configuration setting is going to change.

***kNOTIFIER\_NotifyAfter*** Notify IP that configuration setting has been changed.

### 48.5.4 enum notifier\_callback\_type\_t

Used in the callback configuration structure (`notifier_callback_config_t`) to specify when the registered callback is called during configuration switch initiated by the `NOTIFIER_SwitchConfig()`. Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect `NOTIFIER_SwitchConfig()` execution. See the `NOTIFIER_SwitchConfig()` and `notifier_policy_t` documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

Enumerator

***kNOTIFIER\_CallbackBefore*** Callback handles BEFORE notification.

***kNOTIFIER\_CallbackAfter*** Callback handles AFTER notification.

***kNOTIFIER\_CallbackBeforeAfter*** Callback handles BEFORE and AFTER notification.



## Function Documentation

**48.6.1** `status_t NOTIFIER_CreateHandle ( notifier_handle_t * notifierHandle,  
notifier_user_config_t ** configs, uint8_t configsNumber, notifier_callback-  
_config_t * callbacks, uint8_t callbacksNumber, notifier_user_function_t  
userFunction, void * userData )`

## Parameters

<i>notifierHandle</i>	A pointer to the notifier handle.
<i>configs</i>	A pointer to an array with references to all configurations which is handled by the Notifier.
<i>configsNumber</i>	Number of configurations. Size of the configuration array.
<i>callbacks</i>	A pointer to an array of callback configurations. If there are no callbacks to register during Notifier initialization, use NULL value.
<i>callbacks-Number</i>	Number of registered callbacks. Size of the callbacks array.
<i>userFunction</i>	User function.
<i>userData</i>	User data passed to user function.

## Returns

An error Code or kStatus\_Success.

#### 48.6.2 **status\_t NOTIFIER\_SwitchConfig ( notifier\_handle\_t \* *notifierHandle*, uint8\_t *configIndex*, notifier\_policy\_t *policy* )**

This function sets the system to the target configuration. Before transition, the Notifier sends notifications to all callbacks registered to the callback table. Callbacks are invoked in the following order: All registered callbacks are notified ordered by index in the callbacks array. The same order is used for before and after switch notifications. The notifications before the configuration switch can be used to obtain confirmation about the change from registered callbacks. If any registered callback denies the configuration change, further execution of this function depends on the notifier policy: the configuration change is either forced (kNOTIFIER\_PolicyForcible) or exited (kNOTIFIER\_PolicyAgreement). When configuration change is forced, the result of the before switch notifications are ignored. If an agreement is required, if any callback returns an error code, further notifications before switch notifications are cancelled and all already notified callbacks are re-invoked. The index of the callback which returned error code during pre-switch notifications is stored (any error codes during callbacks re-invocation are ignored) and NOTIFIER\_GetErrorCallback() can be used to get it. Regardless of the policies, if any callback returns an error code, an error code indicating in which phase the error occurred is returned when [NOTIFIER\\_SwitchConfig\(\)](#) exits.

## Parameters

<i>notifierHandle</i>	pointer to notifier handle
<i>configIndex</i>	Index of the target configuration.
<i>policy</i>	Transaction policy, kNOTIFIER_PolicyAgreement or kNOTIFIER_PolicyForcible.

Returns

An error code or kStatus\_Success.

### 48.6.3 uint8\_t NOTIFIER\_GetErrorCallbackIndex ( notifier\_handle\_t \* *notifierHandle* )

This function returns an index of the last callback that failed during the configuration switch while the last [NOTIFIER\\_SwitchConfig\(\)](#) was called. If the last [NOTIFIER\\_SwitchConfig\(\)](#) call ended successfully value equal to callbacks number is returned. The returned value represents an index in the array of static call-backs.

Parameters

<i>notifierHandle</i>	Pointer to the notifier handle
-----------------------	--------------------------------

Returns

Callback Index of the last failed callback or value equal to callbacks count.

## Chapter 49

# Shell

### Overview

This section describes the programming interface of the Shell middleware.

Shell controls MCUs by commands via the specified communication peripheral based on the debug console driver.

### Function groups

#### 49.2.1 Initialization

To initialize the Shell middleware, call the [SHELL\\_Init\(\)](#) function with these parameters. This function automatically enables the middleware.

```
shell_status_t SHELL_Init(shell_handle_t shellHandle,  
                          serial_handle_t serialHandle, char *prompt);
```

Then, after the initialization was successful, call a command to control MCUs.

This example shows how to call the [SHELL\\_Init\(\)](#) given the user configuration structure.

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
```

#### 49.2.2 Advanced Feature

- Support to get a character from standard input devices.

```
static shell_status_t SHELL_GetChar(shell_context_handle_t *shellContextHandle, uint8_t *ch);
```

Commands	Description
help	List all the registered commands.
exit	Exit program.

#### 49.2.3 Shell Operation

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");  
SHELL_Task((s_shellHandle);
```

## Data Structures

- struct [shell\\_command\\_t](#)  
User command data configuration structure. [More...](#)

## Macros

- #define [SHELL\\_NON\\_BLOCKING\\_MODE SERIAL\\_MANAGER\\_NON\\_BLOCKING\\_MODE](#)  
Whether use non-blocking mode.
- #define [SHELL\\_AUTO\\_COMPLETE](#) (1U)  
Macro to set on/off auto-complete feature.
- #define [SHELL\\_BUFFER\\_SIZE](#) (64U)  
Macro to set console buffer size.
- #define [SHELL\\_MAX\\_ARGS](#) (8U)  
Macro to set maximum arguments in command.
- #define [SHELL\\_HISTORY\\_COUNT](#) (3U)  
Macro to set maximum count of history commands.
- #define [SHELL\\_IGNORE\\_PARAMETER\\_COUNT](#) (0xFF)  
Macro to bypass arguments check.
- #define [SHELL\\_HANDLE\\_SIZE](#)  
The handle size of the shell module.
- #define [SHELL\\_USE\\_COMMON\\_TASK](#) (0U)  
Macro to determine whether use common task.
- #define [SHELL\\_TASK\\_PRIORITY](#) (2U)  
Macro to set shell task priority.
- #define [SHELL\\_TASK\\_STACK\\_SIZE](#) (1000U)  
Macro to set shell task stack size.
- #define [SHELL\\_HANDLE\\_DEFINE](#)(name) uint32\_t name[((([SHELL\\_HANDLE\\_SIZE](#) + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t)))]  
Defines the shell handle.
- #define [SHELL\\_COMMAND\\_DEFINE](#)(command, descriptor, callback, paramCount)  
Defines the shell command structure.
- #define [SHELL\\_COMMAND](#)(command) &g\_shellCommand##command  
Gets the shell command pointer.

## Typedefs

- typedef void \* [shell\\_handle\\_t](#)  
The handle of the shell module.
- typedef [shell\\_status\\_t](#)(\* [cmd\\_function\\_t](#))([shell\\_handle\\_t](#) shellHandle, int32\_t argc, char \*\*argv)  
User command function prototype.

## Enumerations

- enum [shell\\_status\\_t](#) {  
    [kStatus\\_SHELL\\_Success](#) = kStatus\_Success,  
    [kStatus\\_SHELL\\_Error](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 1),  
    [kStatus\\_SHELL\\_OpenWriteHandleFailed](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 2),  
    [kStatus\\_SHELL\\_OpenReadHandleFailed](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 3) }  
Shell status.

## Shell functional operation

- `shell_status_t SHELL_Init (shell_handle_t shellHandle, serial_handle_t serialHandle, char *prompt)`  
*Initializes the shell module.*
- `shell_status_t SHELL_RegisterCommand (shell_handle_t shellHandle, shell_command_t *shellCommand)`  
*Registers the shell command.*
- `shell_status_t SHELL_UnregisterCommand (shell_command_t *shellCommand)`  
*Unregisters the shell command.*
- `shell_status_t SHELL_Write (shell_handle_t shellHandle, char *buffer, uint32_t length)`  
*Sends data to the shell output stream.*
- `int SHELL_Printf (shell_handle_t shellHandle, const char *formatString,...)`  
*Writes formatted output to the shell output stream.*
- `void SHELL_ChangePrompt (shell_handle_t shellHandle, char *prompt)`  
*Change shell prompt.*
- `void SHELL_PrintPrompt (shell_handle_t shellHandle)`  
*Print shell prompt.*
- `void SHELL_Task (shell_handle_t shellHandle)`  
*The task function for Shell.*

## Data Structure Documentation

### 49.3.1 struct shell\_command\_t

#### Data Fields

- `const char * pcCommand`  
*The command that is executed.*
- `char * pcHelpString`  
*String that describes how to use the command.*
- `const cmd_function_t pFuncCallBack`  
*A pointer to the callback function that returns the output generated by the command.*
- `uint8_t cExpectedNumberOfParameters`  
*Commands expect a fixed number of parameters, which may be zero.*
- `list_element_t link`  
*link of the element*

#### 49.3.1.0.0.51 Field Documentation

##### 49.3.1.0.0.51.1 const char\* shell\_command\_t::pcCommand

For example "help". It must be all lower case.

##### 49.3.1.0.0.51.2 char\* shell\_command\_t::pcHelpString

It should start with the command itself, and end with "\r\n". For example "help: Returns a list of all the commands\r\n".

49.3.1.0.0.51.3 `const cmd_function_t shell_command_t::pFuncCallBack`

49.3.1.0.0.51.4 `uint8_t shell_command_t::cExpectedNumberOfParameters`

## Macro Definition Documentation

49.4.1 **`#define SHELL_NON_BLOCKING_MODE SERIAL_MANAGER_NON_BLOCKING_MODE`**

49.4.2 **`#define SHELL_AUTO_COMPLETE (1U)`**

49.4.3 **`#define SHELL_BUFFER_SIZE (64U)`**

49.4.4 **`#define SHELL_MAX_ARGS (8U)`**

49.4.5 **`#define SHELL_HISTORY_COUNT (3U)`**

49.4.6 **`#define SHELL_HANDLE_SIZE`**

**Value:**

```
(160U + SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE +
SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + \
SERIAL_MANAGER_WRITE_HANDLE_SIZE)
```

It is the sum of the `SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE + SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + SERIAL_MANAGER_WRITE_HANDLE_SIZE`

49.4.7 **`#define SHELL_USE_COMMON_TASK (0U)`**

49.4.8 **`#define SHELL_TASK_PRIORITY (2U)`**

49.4.9 **`#define SHELL_TASK_STACK_SIZE (1000U)`**

49.4.10 **`#define SHELL_HANDLE_DEFINE( name ) uint32_t  
name[(((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]`**

This macro is used to define a 4 byte aligned shell handle. Then use "(shell\_handle\_t)name" to get the shell handle.

The macro should be global and could be optional. You could also define shell handle by yourself.

This is an example,

```
* SHELL_HANDLE_DEFINE(shellHandle);
*
```

Parameters

<i>name</i>	The name string of the shell handle.
-------------	--------------------------------------

#### 49.4.11 #define SHELL\_COMMAND\_DEFINE( *command*, *descriptor*, *callback*, *paramCount* )

Value:

```
\
    shell_command_t g_shellCommand##command = {
        (#command), (descriptor), (callback), (paramCount), {0},
    }
\
```

This macro is used to define the shell command structure [shell\\_command\\_t](#). And then uses the macro SHELL\_COMMAND to get the command structure pointer. The macro should not be used in any function.

This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
<i>descriptor</i>	The description of the command is used for showing the command usage when "help" is typing.
<i>callback</i>	The callback of the command is used to handle the command line when the input command is matched.
<i>paramCount</i>	The max parameter count of the current command.

#### 49.4.12 #define SHELL\_COMMAND( *command* ) &g\_shellCommand##command

This macro is used to get the shell command pointer. The macro should not be used before the macro SHELL\_COMMAND\_DEFINE is used.



## Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
----------------	--

## Typedef Documentation

### 49.5.1 typedef shell\_status\_t(\* cmd\_function\_t)(shell\_handle\_t shellHandle, int32\_t argc, char \*\*argv)

## Enumeration Type Documentation

### 49.6.1 enum shell\_status\_t

## Enumerator

- kStatus\_SHELL\_Success* Success.
- kStatus\_SHELL\_Error* Failed.
- kStatus\_SHELL\_OpenWriteHandleFailed* Open write handle failed.
- kStatus\_SHELL\_OpenReadHandleFailed* Open read handle failed.

## Function Documentation

### 49.7.1 shell\_status\_t SHELL\_Init ( shell\_handle\_t *shellHandle*, serial\_handle\_t *serialHandle*, char \* *prompt* )

This function must be called before calling all other Shell functions. Call operation the Shell commands with user-defined settings. The example below shows how to set up the Shell and how to call the SHELL\_Init function by passing in these parameters. This is an example.

```
* static SHELL_HANDLE_DEFINE(s_shellHandle);
* SHELL_Init((shell_handle_t)s_shellHandle, (
*     serial_handle_t)s_serialHandle, "Test@SHELL>");
*
```

## Parameters

<i>shellHandle</i>	Pointer to point to a memory space of size <a href="#">SHELL_HANDLE_SIZE</a> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SHELL_HANDLE_DEFINE(shellHandle)</a> ; or <code>uint32_t shellHandle[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
--------------------	---

<i>serialHandle</i>	The serial manager module handle pointer.
<i>prompt</i>	The string prompt pointer of Shell. Only the global variable can be passed.

Return values

<i>kStatus_SHELL_Success</i>	The shell initialization succeed.
<i>kStatus_SHELL_Error</i>	An error occurred when the shell is initialized.
<i>kStatus_SHELL_Open-WriteHandleFailed</i>	Open the write handle failed.
<i>kStatus_SHELL_Open-ReadHandleFailed</i>	Open the read handle failed.

#### 49.7.2 **shell\_status\_t SHELL\_RegisterCommand ( shell\_handle\_t *shellHandle*, shell\_command\_t \* *shellCommand* )**

This function is used to register the shell command by using the command configuration `shell_command_config_t`. This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>shellCommand</i>	The command element.

Return values

<i>kStatus_SHELL_Success</i>	Successfully register the command.
<i>kStatus_SHELL_Error</i>	An error occurred.

#### 49.7.3 **shell\_status\_t SHELL\_UnregisterCommand ( shell\_command\_t \* *shellCommand* )**

This function is used to unregister the shell command.

## Parameters

<i>shellCommand</i>	The command element.
---------------------	----------------------

## Return values

<i>kStatus_SHELL_Success</i>	Successfully unregister the command.
------------------------------	--------------------------------------

#### 49.7.4 **shell\_status\_t SHELL\_Write ( shell\_handle\_t *shellHandle*, char \* *buffer*, uint32\_t *length* )**

This function is used to send data to the shell output stream.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

## Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
<i>kStatus_SHELL_Error</i>	An error occurred.

#### 49.7.5 **int SHELL\_Printf ( shell\_handle\_t *shellHandle*, const char \* *formatString*, ... )**

Call this function to write a formatted output to the shell output stream.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

## Returns

Returns the number of characters printed or a negative value if an error occurs.

**49.7.6 void SHELL\_ChangePrompt ( shell\_handle\_t *shellHandle*, char \* *prompt* )**

Call this function to change shell prompt.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>prompt</i>	The string which will be used for command prompt

## Returns

NULL.

### 49.7.7 void SHELL\_PrintPrompt ( shell\_handle\_t *shellHandle* )

Call this function to print shell prompt.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

## Returns

NULL.

### 49.7.8 void SHELL\_Task ( shell\_handle\_t *shellHandle* )

The task function for Shell; The function should be polled by upper layer. This function does not return until Shell command exit was called.


## Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

# Chapter 50

## Secure Digital Card/Embedded MultiMedia Card/SDIO card

The MCUXpresso SDK provides drivers to access the Secure Digital Card(up to v3.0) ,Embedded Multi-Media Card(up to v5.0) and sdio card(up to v3.0) based on the SDHC/USDHC/SDIF driver. Here is a simple block diagram about the driver,





## Chapter 51

### CODEC codec Driver

#### Overview

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

#### Modules

- [codec common Driver](#)

## codec common Driver

### 51.2.1 Overview

The codec common driver provide codec control abstraction interface.

### Data Structures

- struct [codec\\_config\\_t](#)  
*Initialize structure of the codec. [More...](#)*
- struct [codec\\_capability\\_t](#)  
*codec capability [More...](#)*
- struct [codec\\_handle\\_t](#)  
*Codec handle definition. [More...](#)*

### Macros

- #define [CODEC\\_VOLUME\\_MAX\\_VALUE](#) (0x80U)  
*codec maximum volume range*

### Enumerations

- enum {  
  [kStatus\\_CODEC\\_NotSupport](#) = MAKE\_STATUS(kStatusGroup\_CODEC, 0U),  
  [kStatus\\_CODEC\\_DeviceNotRegistered](#) = MAKE\_STATUS(kStatusGroup\_CODEC, 1U),  
  [kStatus\\_CODEC\\_I2CBusInitialFailed](#),  
  [kStatus\\_CODEC\\_I2CCommandTransferFailed](#) }  
  *CODEC status.*
- enum [codec\\_audio\\_protocol\\_t](#) {  
  [kCODEC\\_BusI2S](#) = 0U,  
  [kCODEC\\_BusLeftJustified](#) = 1U,  
  [kCODEC\\_BusRightJustified](#) = 2U,  
  [kCODEC\\_BusPCMA](#) = 3U,  
  [kCODEC\\_BusPCMB](#) = 4U,  
  [kCODEC\\_BusTDM](#) = 5U }  
  *AUDIO format definition.*
- enum {



```

kCODEC_AudioSampleRate8KHz = 8000U,
kCODEC_AudioSampleRate11025Hz = 11025U,
kCODEC_AudioSampleRate12KHz = 12000U,
kCODEC_AudioSampleRate16KHz = 16000U,
kCODEC_AudioSampleRate22050Hz = 22050U,
kCODEC_AudioSampleRate24KHz = 24000U,
kCODEC_AudioSampleRate32KHz = 32000U,
kCODEC_AudioSampleRate44100Hz = 44100U,
kCODEC_AudioSampleRate48KHz = 48000U,
kCODEC_AudioSampleRate96KHz = 96000U,
kCODEC_AudioSampleRate192KHz = 192000U,
kCODEC_AudioSampleRate384KHz = 384000U }

```

*audio sample rate definition*

- enum {
 

```

kCODEC_AudioBitWidth16bit = 16U,
kCODEC_AudioBitWidth20bit = 20U,
kCODEC_AudioBitWidth24bit = 24U,
kCODEC_AudioBitWidth32bit = 32U }

```

*audio bit width*

- enum codec\_module\_t {
 

```

kCODEC_ModuleADC = 0U,
kCODEC_ModuleDAC = 1U,
kCODEC_ModulePGA = 2U,
kCODEC_ModuleHeadphone = 3U,
kCODEC_ModuleSpeaker = 4U,
kCODEC_ModuleLinein = 5U,
kCODEC_ModuleLineout = 6U,
kCODEC_ModuleVref = 7U,
kCODEC_ModuleMicbias = 8U,
kCODEC_ModuleMic = 9U,
kCODEC_ModuleI2SIn = 10U,
kCODEC_ModuleI2SOut = 11U,
kCODEC_ModuleMxier = 12U }

```

*audio codec module*

- enum codec\_module\_ctrl\_cmd\_t { kCODEC\_ModuleSwitchI2SInInterface = 0U }

*audio codec module control cmd*

- enum {
 

```

kCODEC_ModuleI2SInInterfacePCM = 0U,
kCODEC_ModuleI2SInInterfaceDSD = 1U }

```

*audio codec module digital interface*

- enum {
 

```

kCODEC_RecordSourceDifferentialLine = 1U,
kCODEC_RecordSourceLineInput = 2U,
kCODEC_RecordSourceDifferentialMic = 4U,
kCODEC_RecordSourceDigitalMic = 8U,
kCODEC_RecordSourceSingleEndMic = 16U }

```

- audio codec module record source value*
  - enum {
    - kCODEC\_RecordChannelLeft1 = 1U,
    - kCODEC\_RecordChannelLeft2 = 2U,
    - kCODEC\_RecordChannelLeft3 = 4U,
    - kCODEC\_RecordChannelRight1 = 1U,
    - kCODEC\_RecordChannelRight2 = 2U,
    - kCODEC\_RecordChannelRight3 = 4U,
    - kCODEC\_RecordChannelDifferentialPositive1 = 1U,
    - kCODEC\_RecordChannelDifferentialPositive2 = 2U,
    - kCODEC\_RecordChannelDifferentialPositive3 = 4U,
    - kCODEC\_RecordChannelDifferentialNegative1 = 8U,
    - kCODEC\_RecordChannelDifferentialNegative2 = 16U,
    - kCODEC\_RecordChannelDifferentialNegative3 = 32U }
  - audio codec record channel*
  - enum {
    - kCODEC\_PlaySourcePGA = 1U,
    - kCODEC\_PlaySourceInput = 2U,
    - kCODEC\_PlaySourceDAC = 4U,
    - kCODEC\_PlaySourceMixerIn = 1U,
    - kCODEC\_PlaySourceMixerInLeft = 2U,
    - kCODEC\_PlaySourceMixerInRight = 4U,
    - kCODEC\_PlaySourceAux = 8U }
  - audio codec module play source value*
  - enum {
    - kCODEC\_PlayChannelHeadphoneLeft = 1U,
    - kCODEC\_PlayChannelHeadphoneRight = 2U,
    - kCODEC\_PlayChannelSpeakerLeft = 4U,
    - kCODEC\_PlayChannelSpeakerRight = 8U,
    - kCODEC\_PlayChannelLineOutLeft = 16U,
    - kCODEC\_PlayChannelLineOutRight = 32U,
    - kCODEC\_PlayChannelLeft0 = 1U,
    - kCODEC\_PlayChannelRight0 = 2U,
    - kCODEC\_PlayChannelLeft1 = 4U,
    - kCODEC\_PlayChannelRight1 = 8U,
    - kCODEC\_PlayChannelLeft2 = 16U,
    - kCODEC\_PlayChannelRight2 = 32U,
    - kCODEC\_PlayChannelLeft3 = 64U,
    - kCODEC\_PlayChannelRight3 = 128U }
  - codec play channel*
  - enum {

```

kCODEC_SupportModuleADC = 1U << 0U,
kCODEC_SupportModuleDAC = 1U << 1U,
kCODEC_SupportModulePGA = 1U << 2U,
kCODEC_SupportModuleHeadphone = 1U << 3U,
kCODEC_SupportModuleSpeaker = 1U << 4U,
kCODEC_SupportModuleLinein = 1U << 5U,
kCODEC_SupportModuleLineout = 1U << 6U,
kCODEC_SupportModuleVref = 1U << 7U,
kCODEC_SupportModuleMicbias = 1U << 8U,
kCODEC_SupportModuleMic = 1U << 9U,
kCODEC_SupportModuleI2SIn = 1U << 10U,
kCODEC_SupportModuleI2SOut = 1U << 11U,
kCODEC_SupportModuleMixer = 1U << 12U,
kCODEC_SupportModuleI2SInSwitchInterface = 1U << 13U,
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,
kCODEC_SupportPlayChannelRight0 = 1U << 1U,
kCODEC_SupportPlayChannelLeft1 = 1U << 2U,
kCODEC_SupportPlayChannelRight1 = 1U << 3U,
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,
kCODEC_SupportPlayChannelRight2 = 1U << 5U,
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,
kCODEC_SupportPlayChannelRight3 = 1U << 7U,
kCODEC_SupportPlaySourcePGA = 1U << 8U,
kCODEC_SupportPlaySourceInput = 1U << 9U,
kCODEC_SupportPlaySourceDAC = 1U << 10U,
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,
kCODEC_SupportPlaySourceMixerInRight = 1U << 13U,
kCODEC_SupportPlaySourceAux = 1U << 14U,
kCODEC_SupportRecordSourceDifferentialLine = 1U << 0U,
kCODEC_SupportRecordSourceLineInput = 1U << 1U,
kCODEC_SupportRecordSourceDifferentialMic = 1U << 2U,
kCODEC_SupportRecordSourceDigitalMic = 1U << 3U,
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,
kCODEC_SupportRecordChannelLeft1 = 1U << 6U,
kCODEC_SupportRecordChannelLeft2 = 1U << 7U,
kCODEC_SupportRecordChannelLeft3 = 1U << 8U,
kCODEC_SupportRecordChannelRight1 = 1U << 9U,
kCODEC_SupportRecordChannelRight2 = 1U << 10U,
kCODEC_SupportRecordChannelRight3 = 1U << 11U }

```

*audio codec capability*

## Functions

- [status\\_t CODEC\\_Init](#) (codec\_handle\_t \*handle, [codec\\_config\\_t](#) \*config)  
*Codec initialization.*
- [status\\_t CODEC\\_Deinit](#) (codec\_handle\_t \*handle)  
*Codec de-initialization.*
- [status\\_t CODEC\\_SetFormat](#) (codec\_handle\_t \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t CODEC\\_ModuleControl](#) (codec\_handle\_t \*handle, [codec\\_module\\_ctrl\\_cmd\\_t](#) cmd, uint32\_t data)  
*codec module control.*
- [status\\_t CODEC\\_SetVolume](#) (codec\_handle\_t \*handle, uint32\_t channel, uint32\_t volume)  
*set audio codec pl volume.*
- [status\\_t CODEC\\_SetMute](#) (codec\_handle\_t \*handle, uint32\_t channel, bool mute)  
*set audio codec module mute.*
- [status\\_t CODEC\\_SetPower](#) (codec\_handle\_t \*handle, [codec\\_module\\_t](#) module, bool powerOn)  
*set audio codec power.*
- [status\\_t CODEC\\_SetRecord](#) (codec\_handle\_t \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t CODEC\\_SetRecordChannel](#) (codec\_handle\_t \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t CODEC\\_SetPlay](#) (codec\_handle\_t \*handle, uint32\_t playSource)  
*codec set play source.*

## Driver version

- #define [FSL\\_CODEC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 1))  
*CLOCK driver version 2.2.1.*

## 51.2.2 Data Structure Documentation

### 51.2.2.1 struct codec\_config\_t

#### Data Fields

- uint32\_t [codecDevType](#)  
*codec type*
- void \* [codecDevConfig](#)  
*Codec device specific configuration.*

### 51.2.2.2 struct codec\_capability\_t

#### Data Fields

- uint32\_t [codecModuleCapability](#)  
*codec module capability*
- uint32\_t [codecPlayCapability](#)  
*codec play capability*
- uint32\_t [codecRecordCapability](#)  
*codec record capability*

### 51.2.2.3 struct \_codec\_handle

codec handle declaration

- Application should allocate a buffer with CODEC\_HANDLE\_SIZE for handle definition, such as uint8\_t codecHandleBuffer[CODEC\_HANDLE\_SIZE]; codec\_handle\_t \*codecHandle = codecHandleBuffer;

#### Data Fields

- [codec\\_config\\_t](#) \* [codecConfig](#)  
*codec configuration function pointer*
- const [codec\\_capability\\_t](#) \* [codecCapability](#)  
*codec capability*
- uint8\_t [codecDevHandle](#) [HAL\_CODEC\_HANDLER\_SIZE]  
*codec device handle*

## 51.2.3 Macro Definition Documentation

### 51.2.3.1 #define FSL\_CODEC\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1))

## 51.2.4 Enumeration Type Documentation

### 51.2.4.1 anonymous enum

Enumerator

***kStatus\_CODEC\_NotSupport*** CODEC not support status.

***kStatus\_CODEC\_DeviceNotRegistered*** CODEC device register failed status.

***kStatus\_CODEC\_I2CBusInitialFailed*** CODEC i2c bus initialization failed status.

***kStatus\_CODEC\_I2CCommandTransferFailed*** CODEC i2c bus command transfer failed status.

#### 51.2.4.2 enum codec\_audio\_protocol\_t

Enumerator

***kCODEC\_BusI2S*** I2S type.  
***kCODEC\_BusLeftJustified*** Left justified mode.  
***kCODEC\_BusRightJustified*** Right justified mode.  
***kCODEC\_BusPCMA*** DSP/PCM A mode.  
***kCODEC\_BusPCMB*** DSP/PCM B mode.  
***kCODEC\_BusTDM*** TDM mode.

#### 51.2.4.3 anonymous enum

Enumerator

***kCODEC\_AudioSampleRate8KHz*** Sample rate 8000 Hz.  
***kCODEC\_AudioSampleRate11025Hz*** Sample rate 11025 Hz.  
***kCODEC\_AudioSampleRate12KHz*** Sample rate 12000 Hz.  
***kCODEC\_AudioSampleRate16KHz*** Sample rate 16000 Hz.  
***kCODEC\_AudioSampleRate22050Hz*** Sample rate 22050 Hz.  
***kCODEC\_AudioSampleRate24KHz*** Sample rate 24000 Hz.  
***kCODEC\_AudioSampleRate32KHz*** Sample rate 32000 Hz.  
***kCODEC\_AudioSampleRate44100Hz*** Sample rate 44100 Hz.  
***kCODEC\_AudioSampleRate48KHz*** Sample rate 48000 Hz.  
***kCODEC\_AudioSampleRate96KHz*** Sample rate 96000 Hz.  
***kCODEC\_AudioSampleRate192KHz*** Sample rate 192000 Hz.  
***kCODEC\_AudioSampleRate384KHz*** Sample rate 384000 Hz.

#### 51.2.4.4 anonymous enum

Enumerator

***kCODEC\_AudioBitWidth16bit*** audio bit width 16  
***kCODEC\_AudioBitWidth20bit*** audio bit width 20  
***kCODEC\_AudioBitWidth24bit*** audio bit width 24  
***kCODEC\_AudioBitWidth32bit*** audio bit width 32

#### 51.2.4.5 enum codec\_module\_t

Enumerator

***kCODEC\_ModuleADC*** codec module ADC  
***kCODEC\_ModuleDAC*** codec module DAC  
***kCODEC\_ModulePGA*** codec module PGA  
***kCODEC\_ModuleHeadphone*** codec module headphone

***kCODEC\_ModuleSpeaker*** codec module speaker  
***kCODEC\_ModuleLinein*** codec module linein  
***kCODEC\_ModuleLineout*** codec module lineout  
***kCODEC\_ModuleVref*** codec module VREF  
***kCODEC\_ModuleMicbias*** codec module MIC BIAS  
***kCODEC\_ModuleMic*** codec module MIC  
***kCODEC\_ModuleI2SIn*** codec module I2S in  
***kCODEC\_ModuleI2SOut*** codec module I2S out  
***kCODEC\_ModuleMxier*** codec module mixer

#### 51.2.4.6 enum codec\_module\_ctrl\_cmd\_t

Enumerator

***kCODEC\_ModuleSwitchI2SInInterface*** module digital interface siwtch.

#### 51.2.4.7 anonymous enum

Enumerator

***kCODEC\_ModuleI2SInInterfacePCM*** Pcm interface.  
***kCODEC\_ModuleI2SInInterfaceDSD*** DSD interface.

#### 51.2.4.8 anonymous enum

Enumerator

***kCODEC\_RecordSourceDifferentialLine*** record source from differential line  
***kCODEC\_RecordSourceLineInput*** record source from line input  
***kCODEC\_RecordSourceDifferentialMic*** record source from differential mic  
***kCODEC\_RecordSourceDigitalMic*** record source from digital microphone  
***kCODEC\_RecordSourceSingleEndMic*** record source from single microphone

#### 51.2.4.9 anonymous enum

Enumerator

***kCODEC\_RecordChannelLeft1*** left record channel 1  
***kCODEC\_RecordChannelLeft2*** left record channel 2  
***kCODEC\_RecordChannelLeft3*** left record channel 3  
***kCODEC\_RecordChannelRight1*** right record channel 1  
***kCODEC\_RecordChannelRight2*** right record channel 2  
***kCODEC\_RecordChannelRight3*** right record channel 3  
***kCODEC\_RecordChannelDifferentialPositive1*** differential positive record channel 1

<i>kCODEC_RecordChannelDifferentialPositive2</i>	differential positive record channel 2
<i>kCODEC_RecordChannelDifferentialPositive3</i>	differential positive record channel 3
<i>kCODEC_RecordChannelDifferentialNegative1</i>	differential negative record channel 1
<i>kCODEC_RecordChannelDifferentialNegative2</i>	differential negative record channel 2
<i>kCODEC_RecordChannelDifferentialNegative3</i>	differential negative record channel 3

#### 51.2.4.10 anonymous enum

Enumerator

<i>kCODEC_PlaySourcePGA</i>	play source PGA, bypass ADC
<i>kCODEC_PlaySourceInput</i>	play source Input3
<i>kCODEC_PlaySourceDAC</i>	play source DAC
<i>kCODEC_PlaySourceMixerIn</i>	play source mixer in
<i>kCODEC_PlaySourceMixerInLeft</i>	play source mixer in left
<i>kCODEC_PlaySourceMixerInRight</i>	play source mixer in right
<i>kCODEC_PlaySourceAux</i>	play source mixer in AUx

#### 51.2.4.11 anonymous enum

Enumerator

<i>kCODEC_PlayChannelHeadphoneLeft</i>	play channel headphone left
<i>kCODEC_PlayChannelHeadphoneRight</i>	play channel headphone right
<i>kCODEC_PlayChannelSpeakerLeft</i>	play channel speaker left
<i>kCODEC_PlayChannelSpeakerRight</i>	play channel speaker right
<i>kCODEC_PlayChannelLineOutLeft</i>	play channel lineout left
<i>kCODEC_PlayChannelLineOutRight</i>	play channel lineout right
<i>kCODEC_PlayChannelLeft0</i>	play channel left0
<i>kCODEC_PlayChannelRight0</i>	play channel right0
<i>kCODEC_PlayChannelLeft1</i>	play channel left1
<i>kCODEC_PlayChannelRight1</i>	play channel right1
<i>kCODEC_PlayChannelLeft2</i>	play channel left2
<i>kCODEC_PlayChannelRight2</i>	play channel right2
<i>kCODEC_PlayChannelLeft3</i>	play channel left3
<i>kCODEC_PlayChannelRight3</i>	play channel right3

#### 51.2.4.12 anonymous enum

Enumerator

<i>kCODEC_SupportModuleADC</i>	codec capability of module ADC
<i>kCODEC_SupportModuleDAC</i>	codec capability of module DAC
<i>kCODEC_SupportModulePGA</i>	codec capability of module PGA
<i>kCODEC_SupportModuleHeadphone</i>	codec capability of module headphone



*kCODEC\_SupportModuleSpeaker* codec capability of module speaker  
*kCODEC\_SupportModuleLinein* codec capability of module linein  
*kCODEC\_SupportModuleLineout* codec capability of module lineout  
*kCODEC\_SupportModuleVref* codec capability of module vref  
*kCODEC\_SupportModuleMicbias* codec capability of module mic bias  
*kCODEC\_SupportModuleMic* codec capability of module mic bias  
*kCODEC\_SupportModuleI2SIn* codec capability of module I2S in  
*kCODEC\_SupportModuleI2SOut* codec capability of module I2S out  
*kCODEC\_SupportModuleMixer* codec capability of module mixer  
*kCODEC\_SupportModuleI2SInSwitchInterface* codec capability of module I2S in switch interface

*kCODEC\_SupportPlayChannelLeft0* codec capability of play channel left 0  
*kCODEC\_SupportPlayChannelRight0* codec capability of play channel right 0  
*kCODEC\_SupportPlayChannelLeft1* codec capability of play channel left 1  
*kCODEC\_SupportPlayChannelRight1* codec capability of play channel right 1  
*kCODEC\_SupportPlayChannelLeft2* codec capability of play channel left 2  
*kCODEC\_SupportPlayChannelRight2* codec capability of play channel right 2  
*kCODEC\_SupportPlayChannelLeft3* codec capability of play channel left 3  
*kCODEC\_SupportPlayChannelRight3* codec capability of play channel right 3  
*kCODEC\_SupportPlaySourcePGA* codec capability of set playback source PGA  
*kCODEC\_SupportPlaySourceInput* codec capability of set playback source INPUT  
*kCODEC\_SupportPlaySourceDAC* codec capability of set playback source DAC  
*kCODEC\_SupportPlaySourceMixerIn* codec capability of set play source Mixer in  
*kCODEC\_SupportPlaySourceMixerInLeft* codec capability of set play source Mixer in left  
*kCODEC\_SupportPlaySourceMixerInRight* codec capability of set play source Mixer in right  
*kCODEC\_SupportPlaySourceAux* codec capability of set play source aux  
*kCODEC\_SupportRecordSourceDifferentialLine* codec capability of record source differential line

*kCODEC\_SupportRecordSourceLineInput* codec capability of record source line input  
*kCODEC\_SupportRecordSourceDifferentialMic* codec capability of record source differential mic

*kCODEC\_SupportRecordSourceDigitalMic* codec capability of record digital mic  
*kCODEC\_SupportRecordSourceSingleEndMic* codec capability of single end mic  
*kCODEC\_SupportRecordChannelLeft1* left record channel 1  
*kCODEC\_SupportRecordChannelLeft2* left record channel 2  
*kCODEC\_SupportRecordChannelLeft3* left record channel 3  
*kCODEC\_SupportRecordChannelRight1* right record channel 1  
*kCODEC\_SupportRecordChannelRight2* right record channel 2  
*kCODEC\_SupportRecordChannelRight3* right record channel 3

## 51.2.5 Function Documentation

### 51.2.5.1 status\_t CODEC\_Init ( codec\_handle\_t \* *handle*, codec\_config\_t \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configurations.

Returns

kStatus\_Success is success, else de-initial failed.

### 51.2.5.2 status\_t CODEC\_Deinit ( codec\_handle\_t \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 51.2.5.3 status\_t CODEC\_SetFormat ( codec\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

### 51.2.5.4 status\_t CODEC\_ModuleControl ( codec\_handle\_t \* *handle*, codec\_module\_ctrl\_cmd\_t *cmd*, uint32\_t *data* )

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

#### Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

#### Returns

kStatus\_Success is success, else configure failed.

#### 51.2.5.5 status\_t CODEC\_SetVolume ( codec\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )

#### Parameters

<i>handle</i>	codec handle.
<i>channel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

#### Returns

kStatus\_Success is success, else configure failed.

#### 51.2.5.6 status\_t CODEC\_SetMute ( codec\_handle\_t \* *handle*, uint32\_t *channel*, bool *mute* )

#### Parameters

<i>handle</i>	codec handle.
<i>channel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>mute</i>	true is mute, false is unmute.

#### Returns

kStatus\_Success is success, else configure failed.

**51.2.5.7** `status_t CODEC_SetPower ( codec_handle_t * handle, codec_module_t module,  
bool powerOn )`

#### Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

#### Returns

kStatus\_Success is success, else configure failed.

### 51.2.5.8 status\_t CODEC\_SetRecord ( codec\_handle\_t \* *handle*, uint32\_t *recordSource* )

#### Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

#### Returns

kStatus\_Success is success, else configure failed.

### 51.2.5.9 status\_t CODEC\_SetRecordChannel ( codec\_handle\_t \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

#### Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

#### Returns

kStatus\_Success is success, else configure failed.

### 51.2.5.10 status\_t CODEC\_SetPlay ( codec\_handle\_t \* *handle*, uint32\_t *playSource* )

#### Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

#### Returns

kStatus\_Success is success, else configure failed.



## **Chapter 52**

### **Serial\_Manager**

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

## Chapter 53

### Dspi\_cmsis\_driver

This section describes the programming interface of the DSPI Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

#### Function groups

##### 53.1.1 DSPI CMSIS GetVersion Operation

This function group will return the DSPI CMSIS Driver version to user.

##### 53.1.2 DSPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

##### 53.1.3 DSPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been selected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

##### 53.1.4 DSPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

##### 53.1.5 DSPI CMSIS Status Operation

This function group gets the DSPI transfer status.



### 53.1.6 DSPI CMSIS Control Operation

This function can configure instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and other control command.

## Typical use case

### 53.2.1 Master Operation

```
/* Variables */
uint8_t masterRxData[TRANSFER_SIZE] = {0U};
uint8_t masterTxData[TRANSFER_SIZE] = {0U};

/*DSPI master init*/
Driver_SPI0.Initialize(DSPI_MasterSignalEvent_t);
Driver_SPI0.PowerControl(ARM_POWER_FULL);
Driver_SPI0.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);

/* Start master transfer */
Driver_SPI0.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);

/* Master power off */
Driver_SPI0.PowerControl(ARM_POWER_OFF);

/* Master uninitialized */
Driver_SPI0.Uninitialize();
```

### 53.2.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {0U};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};

/*DSPI slave init*/
Driver_SPI1.Initialize(DSPI_SlaveSignalEvent_t);
Driver_SPI1.PowerControl(ARM_POWER_FULL);
Driver_SPI1.Control(ARM_SPI_MODE_SLAVE, false);

/* Start slave transfer */
Driver_SPI1.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);

/* slave power off */
Driver_SPI1.PowerControl(ARM_POWER_OFF);

/* slave uninitialized */
Driver_SPI1.Uninitialize();
```

## Chapter 54

### Enet\_cmsis\_driver

This section describes the programming interface of the ENET Cortex Microcontroller Software Interface Standard (CMSIS) driver. This driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The ENET CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

### Typical use case

```
void ENET_SignalEvent_t(uint32_t event)
{
    if (event == ARM_ETH_MAC_EVENT_RX_FRAME)
    {
        uint32_t size;
        uint32_t len;

        /* Get the Frame size */
        size = EXAMPLE_ENET.GetRxFrameSize();
        /* Call ENET_ReadFrame when there is a received frame. */
        if (size != 0)
        {
            /* Received valid frame. Deliver the rx buffer with the size equal to length. */
            uint8_t *data = (uint8_t *)malloc(size);
            if (data)
            {
                len = EXAMPLE_ENET.ReadFrame(data, size);
                if (size == len)
                {
                    /* Increase the received frame numbers. */
                    if (g_rxIndex < ENET_EXAMPLE_LOOP_COUNT)
                    {
                        g_rxIndex++;
                    }
                }
                free(data);
            }
        }
    }
    if (event == ARM_ETH_MAC_EVENT_TX_FRAME)
    {
        g_testTxNum ++;
    }
}

/* Initialize the ENET module. */
EXAMPLE_ENET.Initialize(ENET_SignalEvent_t);
```

```

EXAMPLE_ENET.PowerControl(ARM_POWER_FULL);
EXAMPLE_ENET.SetMacAddress((ARM_ETH_MAC_ADDR *)g_macAddr);
EXAMPLE_ENET.Control(ARM_ETH_MAC_CONFIGURE, linkInfo.speed << ARM_ETH_MAC_SPEED_Pos |
    linkInfo.duplex << ARM_ETH_MAC_DUPLEX_Pos | ARM_ETH_MAC_ADDRESS_BROADCAST);
EXAMPLE_ENET_PHY.PowerControl(ARM_POWER_FULL);
EXAMPLE_ENET_PHY.SetMode(ARM_ETH_PHY_AUTO_NEGOTIATE);
EXAMPLE_ENET.Control(ARM_ETH_MAC_CONTROL_RX, 1);
EXAMPLE_ENET.Control(ARM_ETH_MAC_CONTROL_TX, 1);
if (EXAMPLE_ENET_PHY.GetLinkState() == ARM_ETH_LINK_UP)
{
    linkInfo = EXAMPLE_ENET_PHY.GetLinkInfo();
}
else
{
    PRINTF("\r\nPHY Link down, please check the cable connection and link partner setting.\r\n");
}

/* Build broadcast for sending. */
ENET_BuildBroadCastFrame();

while (1)
{
    /* Check the total number of received number. */
    if (g_rxCheckIdx != g_rxIndex)
    {
        PRINTF("The %d frame has been successfully received!\r\n", g_rxIndex);
        g_rxCheckIdx = g_rxIndex;
    }
    if (g_testTxNum && (g_txCheckIdx != g_testTxNum))
    {
        g_txCheckIdx = g_testTxNum;
        PRINTF("The %d frame transmitted success!\r\n", g_txCheckIdx);
    }
    /* Get the Frame size */
    if (txnumber < ENET_EXAMPLE_LOOP_COUNT)
    {
        txnumber++;
        /* Send a multicast frame when the PHY is link up. */
        if (EXAMPLE_ENET.SendFrame(&g_frame[0], ENET_DATA_LENGTH, ARM_ETH_MAC_TX_FRAME_EVENT) ==
            ARM_DRIVER_OK)
        {
            for (uint32_t count = 0; count < 0x3FF; count++)
            {
                __ASM("nop");
            }
        }
        else
        {
            PRINTF("\r\nTransmit frame failed!\r\n");
        }
    }
}

```

## Chapter 55

### I2c\_cmsis\_driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. This driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

## I2C CMSIS Driver

### 55.1.1 Master Operation in interrupt transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_MasterCompletionFlag = true;
    }
}
/*Init I2C0*/
Driver_I2C0.Initialize(I2C_MasterSignalEvent_t);

Driver_I2C0.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
Driver_I2C0.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transmit*/
Driver_I2C0.MasterTransmit(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;
```

### 55.1.2 Master Operation in DMA transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
```

```

        {
            g_MasterCompletionFlag = true;
        }
    }

/* Init DMAMUX and DMA/EDMA. */
DMAMUX_Init(EXAMPLE_I2C_DMAMUX_BASEADDR)

#if defined(FSL_FEATURE_SOC_DMA_COUNT) && FSL_FEATURE_SOC_DMA_COUNT > 0U
    DMA_Init(EXAMPLE_I2C_DMA_BASEADDR);
#endif /* FSL_FEATURE_SOC_DMA_COUNT */

#if defined(FSL_FEATURE_SOC_EDMA_COUNT) && FSL_FEATURE_SOC_EDMA_COUNT > 0U
    edma_config_t edmaConfig;

    EDMA_GetDefaultConfig(&edmaConfig);
    EDMA_Init(EXAMPLE_I2C_DMA_BASEADDR, &edmaConfig);
#endif /* FSL_FEATURE_SOC_EDMA_COUNT */

/*Init I2C0*/
Driver_I2C0.Initialize(I2C_MasterSignalEvent_t);

Driver_I2C0.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
Driver_I2C0.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transfer*/
Driver_I2C0.MasterReceive(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

### 55.1.3 Slave Operation in interrupt transactional method

```

void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_SlaveCompletionFlag = true;
    }
}

/*Init I2C1*/
Driver_I2C1.Initialize(I2C_SlaveSignalEvent_t);

Driver_I2C1.PowerControl(ARM_POWER_FULL);

/*config slave addr*/
Driver_I2C1.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);

/*start transfer*/
Driver_I2C1.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;

```

## Chapter 56

### Lpuart\_cmsis\_driver

This section describes the programming interface of the LPUART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method please refer to <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The LPUART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

### Function groups

#### 56.1.1 LPUART CMSIS GetVersion Operation

This function group will return the LPUART CMSIS Driver version to user.

#### 56.1.2 LPUART CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

#### 56.1.3 LPUART CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the lpuart instance . And this API must be called before you configure a lpuart instance or after you Deinit a lpuart instance. The right steps to start an instance is that you must initialize the instance which been selected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

#### 56.1.4 LPUART CMSIS Transfer Operation

This function group controls the transfer, send/receive data.

### **56.1.5 LPUART CMSIS Status Operation**

This function group gets the LPUART transfer status.

### **56.1.6 LPUART CMSIS Control Operation**

This function can configure an instance ,set baudrate for lpuart, get current baudrate ,set transfer data bits and other control command.

## Chapter 57

### Uart\_cmsis\_driver

This section describes the programming interface of the UART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The UART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

## UART CMSIS Driver

### 57.1.1 UART Send/receive using an interrupt method

```
/* UART callback */
void UART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txBufferFull = false;
        txOnGoing = false;
    }

    if (event == ARM_USART_EVENT_RECEIVE_COMPLETE)
    {
        rxBufferEmpty = false;
        rxOnGoing = false;
    }
}

Driver_USART0.Initialize(UART_Callback);
Driver_USART0.PowerControl(ARM_POWER_FULL);
/* Send g_tipString out. */
txOnGoing = true;
Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}
```

### 57.1.2 UART Send/Receive using the DMA method

```
/* UART callback */
void UART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
```



```
{
    txBufferFull = false;
    txOnGoing = false;
}

if (event == ARM_USART_EVENT_RECEIVE_COMPLETE)
{
    rxBufferEmpty = false;
    rxOnGoing = false;
}
}

Driver_USART0.Initialize(UART_Callback);
DMAMGR_Init();
Driver_USART0.PowerControl(ARM_POWER_FULL);

/* Send g_tipString out. */
txOnGoing = true;

Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}
```

## Chapter 58

### Cache

#### Overview

#### Macros

- #define [L1CODEBUSCACHE\\_LINESIZE\\_BYTE](#) FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE  
*code bus cache line size is equal to system bus line size, so the unified I/D cache line size equals too.*
- #define [L1SYSTEMBUSCACHE\\_LINESIZE\\_BYTE](#) [L1CODEBUSCACHE\\_LINESIZE\\_BYTE](#)  
*The system bus CACHE line size is 16B = 128b.*

#### Driver version

- #define [FSL\\_CACHE\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 5))  
*cache driver version.*

#### cache control for L1 cache (local memory controller for code/system bus cache)

- void [L1CACHE\\_EnableCodeCache](#) (void)  
*Enables the processor code bus cache.*
- void [L1CACHE\\_DisableCodeCache](#) (void)  
*Disables the processor code bus cache.*
- void [L1CACHE\\_InvalidateCodeCache](#) (void)  
*Invalidates the processor code bus cache.*
- void [L1CACHE\\_InvalidateCodeCacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Invalidates processor code bus cache by range.*
- void [L1CACHE\\_CleanCodeCache](#) (void)  
*Cleans the processor code bus cache.*
- void [L1CACHE\\_CleanCodeCacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Cleans processor code bus cache by range.*
- void [L1CACHE\\_CleanInvalidateCodeCache](#) (void)  
*Cleans and invalidates the processor code bus cache.*
- void [L1CACHE\\_CleanInvalidateCodeCacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Cleans and invalidate processor code bus cache by range.*
- static void [L1CACHE\\_EnableCodeCacheWriteBuffer](#) (bool enable)  
*Enables/disables the processor code bus write buffer.*

#### cache control for unified L1 cache driver

- void [L1CACHE\\_InvalidateICacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Invalidates cortex-m4 L1 instrument cache by range.*
- static void [L1CACHE\\_InvalidateDCacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Invalidates cortex-m4 L1 data cache by range.*
- void [L1CACHE\\_CleanDCacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Cleans cortex-m4 L1 data cache by range.*

- void [L1CACHE\\_CleanInvalidateDCacheByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Cleans and Invalidates cortex-m4 L1 data cache by range.*

## Unified Cache Control for all caches

- static void [ICACHE\\_InvalidateByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Invalidates instruction cache by range.*
- static void [DCACHE\\_InvalidateByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Invalidates data cache by range.*
- static void [DCACHE\\_CleanByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Clean data cache by range.*
- static void [DCACHE\\_CleanInvalidateByRange](#) (uint32\_t address, uint32\_t size\_byte)  
*Cleans and Invalidates data cache by range.*

## Macro Definition Documentation

**58.2.1 #define FSL\_CACHE\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))**

**58.2.2 #define L1CODEBUSCACHE\_LINESIZE\_BYTE FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE**

The code bus CACHE line size is 16B = 128b.

**58.2.3 #define L1SYSTEMBUSCACHE\_LINESIZE\_BYTE L1CODEBUSCACHE\_LINESIZE\_BYTE**

## Function Documentation

**58.3.1 void L1CACHE\_InvalidateCodeCacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* )**

Parameters

<i>address</i>	The physical address of cache.
<i>size_byte</i>	size of the memory to be invalidated.

Note

Address and size should be aligned to "L1CODCACHE\_LINESIZE\_BYTE". The startAddr here will be forced to align to L1CODEBUSCACHE\_LINESIZE\_BYTE if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

**58.3.2 void L1CACHE\_CleanCodeCacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* )**

## Parameters

<i>address</i>	The physical address of cache.
<i>size_byte</i>	size of the memory to be cleaned.

## Note

Address and size should be aligned to "L1CODEBUSCACHE\_LINESIZE\_BYTE". The startAddr here will be forced to align to L1CODEBUSCACHE\_LINESIZE\_BYTE if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

### 58.3.3 void L1CACHE\_CleanInvalidateCodeCacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* )

## Parameters

<i>address</i>	The physical address of cache.
<i>size_byte</i>	size of the memory to be Cleaned and Invalidated.

## Note

Address and size should be aligned to "L1CODEBUSCACHE\_LINESIZE\_BYTE". The startAddr here will be forced to align to L1CODEBUSCACHE\_LINESIZE\_BYTE if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

### 58.3.4 static void L1CACHE\_EnableCodeCacheWriteBuffer ( bool *enable* ) [inline], [static]

## Parameters

<i>enable</i>	The enable or disable flag. true - enable the code bus write buffer. false - disable the code bus write buffer.
---------------	---

### 58.3.5 void L1CACHE\_InvalidateICacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* )

## Parameters

<i>address</i>	The start address of the memory to be invalidated.
<i>size_byte</i>	The memory size.

## Note

The start address and *size\_byte* should be 16-Byte(FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE) aligned.

### 58.3.6 static void L1CACHE\_InvalidateDCacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* ) [inline], [static]

## Parameters

<i>address</i>	The start address of the memory to be invalidated.
<i>size_byte</i>	The memory size.

## Note

The start address and *size\_byte* should be 16-Byte(FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE) aligned.

### 58.3.7 void L1CACHE\_CleanDCacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* )

## Parameters

<i>address</i>	The start address of the memory to be cleaned.
<i>size_byte</i>	The memory size.

## Note

The start address and *size\_byte* should be 16-Byte(FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE) aligned.

### 58.3.8 void L1CACHE\_CleanInvalidateDCacheByRange ( uint32\_t *address*, uint32\_t *size\_byte* )

## Parameters

<i>address</i>	The start address of the memory to be clean and invalidated.
<i>size_byte</i>	The memory size.

## Note

The start address and size\_byte should be 16-Byte(FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE) aligned.

### 58.3.9 static void ICACHE\_InvalidateByRange ( uint32\_t address, uint32\_t size\_byte ) [inline], [static]

## Parameters

<i>address</i>	The physical address.
<i>size_byte</i>	size of the memory to be invalidated.

## Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

### 58.3.10 static void DCACHE\_InvalidateByRange ( uint32\_t address, uint32\_t size\_byte ) [inline], [static]

## Parameters

<i>address</i>	The physical address.
<i>size_byte</i>	size of the memory to be invalidated.

## Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

```
58.3.11 static void DCACHE_CleanByRange ( uint32_t address, uint32_t size_byte
) [inline], [static]
```



## Parameters

<i>address</i>	The physical address.
<i>size_byte</i>	size of the memory to be cleaned.

## Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

### 58.3.12 static void DCACHE\_CleanInvalidateByRange ( uint32\_t *address*, uint32\_t *size\_byte* ) [inline], [static]

## Parameters

<i>address</i>	The physical address.
<i>size_byte</i>	size of the memory to be Cleaned and Invalidated.

## Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

## Chapter 59

### Dspi\_edma\_driver

#### Overview

#### Data Structures

- struct [dspi\\_master\\_edma\\_handle\\_t](#)  
*DSPI master eDMA transfer handle structure used for the transactional API. [More...](#)*
- struct [dspi\\_slave\\_edma\\_handle\\_t](#)  
*DSPI slave eDMA transfer handle structure used for the transactional API. [More...](#)*

#### Macros

- #define [DSPI\\_EDMA\\_MAX\\_TRANSFER\\_SIZE](#)(base, width)  
*DSPI EDMA max transfer data size calculate.*

#### Typedefs

- typedef void(\* [dspi\\_master\\_edma\\_transfer\\_callback\\_t](#) )(SPI\_Type \*base, dspi\_master\_edma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*Completion callback function pointer type.*
- typedef void(\* [dspi\\_slave\\_edma\\_transfer\\_callback\\_t](#) )(SPI\_Type \*base, dspi\_slave\_edma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*Completion callback function pointer type.*

#### Driver version

- #define [FSL\\_DSPI\\_EDMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 4))  
*DSPI EDMA driver version 2.2.4.*

#### Transactional APIs

- void [DSPI\\_MasterTransferCreateHandleEDMA](#) (SPI\_Type \*base, dspi\_master\_edma\_handle\_t \*handle, [dspi\\_master\\_edma\\_transfer\\_callback\\_t](#) callback, void \*userData, [edma\\_handle\\_t](#) \*edmaRxRegToRxDataHandle, [edma\\_handle\\_t](#) \*edmaTxDataToIntermediaryHandle, [edma\\_handle\\_t](#) \*edmaIntermediaryToTxRegHandle)  
*Initializes the DSPI master eDMA handle.*
- [status\\_t](#) [DSPI\\_MasterTransferEDMA](#) (SPI\_Type \*base, dspi\_master\_edma\_handle\_t \*handle, [dspi\\_transfer\\_t](#) \*transfer)  
*DSPI master transfer data using eDMA.*
- [status\\_t](#) [DSPI\\_MasterHalfDuplexTransferEDMA](#) (SPI\_Type \*base, dspi\_master\_edma\_handle\_t \*handle, [dspi\\_half\\_duplex\\_transfer\\_t](#) \*xfer)  
*Transfers a block of data using a eDMA method.*
- void [DSPI\\_MasterTransferAbortEDMA](#) (SPI\_Type \*base, dspi\_master\_edma\_handle\_t \*handle)  
*DSPI master aborts a transfer which is using eDMA.*

- [status\\_t DSPI\\_MasterTransferGetCountEDMA](#) (SPI\_Type \*base, dsp\_i\_master\_edma\_handle\_t \*handle, size\_t \*count)  
*Gets the master eDMA transfer count.*
- void [DSPI\\_SlaveTransferCreateHandleEDMA](#) (SPI\_Type \*base, dsp\_i\_slave\_edma\_handle\_t \*handle, [dsp\\_i\\_slave\\_edma\\_transfer\\_callback\\_t](#) callback, void \*userData, [edma\\_handle\\_t](#) \*edmaRxRegToRxDataHandle, [edma\\_handle\\_t](#) \*edmaTxDataToTxRegHandle)  
*Initializes the DSPI slave eDMA handle.*
- [status\\_t DSPI\\_SlaveTransferEDMA](#) (SPI\_Type \*base, dsp\_i\_slave\_edma\_handle\_t \*handle, [dsp\\_i\\_transfer\\_t](#) \*transfer)  
*DSPI slave transfer data using eDMA.*
- void [DSPI\\_SlaveTransferAbortEDMA](#) (SPI\_Type \*base, dsp\_i\_slave\_edma\_handle\_t \*handle)  
*DSPI slave aborts a transfer which is using eDMA.*
- [status\\_t DSPI\\_SlaveTransferGetCountEDMA](#) (SPI\_Type \*base, dsp\_i\_slave\_edma\_handle\_t \*handle, size\_t \*count)  
*Gets the slave eDMA transfer count.*

## Data Structure Documentation

### 59.2.1 struct [\\_dsp\\_i\\_master\\_edma\\_handle](#)

Forward declaration of the DSPI eDMA master handle typedefs.

#### Data Fields

- uint32\_t [bitsPerFrame](#)  
*The desired number of bits per frame.*
- volatile uint32\_t [command](#)  
*The desired data command.*
- volatile uint32\_t [lastCommand](#)  
*The desired last data command.*
- uint8\_t [fifoSize](#)  
*FIFO dataSize.*
- volatile bool [isPcsActiveAfterTransfer](#)  
*Indicates whether the PCS signal keeps active after the last frame transfer.*
- uint8\_t [nbytes](#)  
*eDMA minor byte transfer count initially configured.*
- volatile uint8\_t [state](#)  
*DSPI transfer state, see [\\_dsp\\_i\\_transfer\\_state](#).*
- uint8\_t \*volatile [txData](#)  
*Send buffer.*
- uint8\_t \*volatile [rxData](#)  
*Receive buffer.*
- volatile size\_t [remainingSendByteCount](#)  
*A number of bytes remaining to send.*
- volatile size\_t [remainingReceiveByteCount](#)  
*A number of bytes remaining to receive.*
- size\_t [totalByteCount](#)  
*A number of transfer bytes.*

- `uint32_t rxBuffIfNull`  
*Used if there is not rxData for DMA purpose.*
- `uint32_t txBuffIfNull`  
*Used if there is not txData for DMA purpose.*
- `dspi_master_edma_transfer_callback_t callback`  
*Completion callback.*
- `void * userData`  
*Callback user data.*
- `edma_handle_t * edmaRxRegToRxDataHandle`  
*edma\_handle\_t handle point used for RxReg to RxData buff*
- `edma_handle_t * edmaTxDataToIntermediaryHandle`  
*edma\_handle\_t handle point used for TxData to Intermediary*
- `edma_handle_t * edmaIntermediaryToTxRegHandle`  
*edma\_handle\_t handle point used for Intermediary to TxReg*
- `edma_tcd_t dspiSoftwareTCD` [2]  
*SoftwareTCD , internal used.*

**59.2.1.0.0.52 Field Documentation**

- 59.2.1.0.0.52.1** `uint32_t dspi_master_edma_handle_t::bitsPerFrame`
- 59.2.1.0.0.52.2** `volatile uint32_t dspi_master_edma_handle_t::command`
- 59.2.1.0.0.52.3** `volatile uint32_t dspi_master_edma_handle_t::lastCommand`
- 59.2.1.0.0.52.4** `uint8_t dspi_master_edma_handle_t::fifoSize`
- 59.2.1.0.0.52.5** `volatile bool dspi_master_edma_handle_t::isPcsActiveAfterTransfer`
- 59.2.1.0.0.52.6** `uint8_t dspi_master_edma_handle_t::nbytes`
- 59.2.1.0.0.52.7** `volatile uint8_t dspi_master_edma_handle_t::state`
- 59.2.1.0.0.52.8** `uint8_t* volatile dspi_master_edma_handle_t::txData`
- 59.2.1.0.0.52.9** `uint8_t* volatile dspi_master_edma_handle_t::rxData`
- 59.2.1.0.0.52.10** `volatile size_t dspi_master_edma_handle_t::remainingSendByteCount`
- 59.2.1.0.0.52.11** `volatile size_t dspi_master_edma_handle_t::remainingReceiveByteCount`
- 59.2.1.0.0.52.12** `uint32_t dspi_master_edma_handle_t::rxBuffIfNull`
- 59.2.1.0.0.52.13** `uint32_t dspi_master_edma_handle_t::txBuffIfNull`
- 59.2.1.0.0.52.14** `dspi_master_edma_transfer_callback_t dspi_master_edma_handle_t::callback`
- 59.2.1.0.0.52.15** `void* dspi_master_edma_handle_t::userData`

**59.2.2 struct \_dspi\_slave\_edma\_handle**

Forward declaration of the DSPI eDMA slave handle typedefs.

**Data Fields**

- `uint32_t` [bitsPerFrame](#)  
*The desired number of bits per frame.*
- `uint8_t *volatile` [txData](#)  
*Send buffer.*
- `uint8_t *volatile` [rxData](#)  
*Receive buffer.*
- `volatile size_t` [remainingSendByteCount](#)  
*A number of bytes remaining to send.*
- `volatile size_t` [remainingReceiveByteCount](#)  
*A number of bytes remaining to receive.*
- `size_t` [totalByteCount](#)

- `uint32_t rxBuffIfNull`  
*A number of transfer bytes.*  
*Used if there is not rxData for DMA purpose.*
- `uint32_t txBuffIfNull`  
*Used if there is not txData for DMA purpose.*
- `uint32_t txLastData`  
*Used if there is an extra byte when 16bits per frame for DMA purpose.*
- `uint8_t nbytes`  
*eDMA minor byte transfer count initially configured.*
- `volatile uint8_t state`  
*DSPI transfer state.*
- `dspi_slave_edma_transfer_callback_t callback`  
*Completion callback.*
- `void * userData`  
*Callback user data.*
- `edma_handle_t * edmaRxRegToRxDataHandle`  
*edma\_handle\_t handle point used for RxReg to RxData buff*
- `edma_handle_t * edmaTxDataToTxRegHandle`  
*edma\_handle\_t handle point used for TxData to TxReg*

#### 59.2.2.0.0.53 Field Documentation

- 59.2.2.0.0.53.1 `uint32_t dspi_slave_edma_handle_t::bitsPerFrame`
- 59.2.2.0.0.53.2 `uint8_t* volatile dspi_slave_edma_handle_t::txData`
- 59.2.2.0.0.53.3 `uint8_t* volatile dspi_slave_edma_handle_t::rxData`
- 59.2.2.0.0.53.4 `volatile size_t dspi_slave_edma_handle_t::remainingSendByteCount`
- 59.2.2.0.0.53.5 `volatile size_t dspi_slave_edma_handle_t::remainingReceiveByteCount`
- 59.2.2.0.0.53.6 `uint32_t dspi_slave_edma_handle_t::rxBuffIfNull`
- 59.2.2.0.0.53.7 `uint32_t dspi_slave_edma_handle_t::txBuffIfNull`
- 59.2.2.0.0.53.8 `uint32_t dspi_slave_edma_handle_t::txLastData`
- 59.2.2.0.0.53.9 `uint8_t dspi_slave_edma_handle_t::nbytes`
- 59.2.2.0.0.53.10 `volatile uint8_t dspi_slave_edma_handle_t::state`
- 59.2.2.0.0.53.11 `dspi_slave_edma_transfer_callback_t dspi_slave_edma_handle_t::callback`
- 59.2.2.0.0.53.12 `void* dspi_slave_edma_handle_t::userData`

#### Macro Definition Documentation

##### 59.3.1 `#define DSPI_EDMA_MAX_TRANSFER_SIZE( base, width )`

Value:

```
((1 == FSL_FEATURE_DSPI_HAS_SEPARATE_DMA_RX_TX_REQn(base)) ? ((width > 8U) ? 65534U : 32767U) : \
((width > 8U) ? 1022U : 511U))
```

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>width</i>	Transfer width

## Typedef Documentation

**59.4.1** `typedef void(* dspi_master_edma_transfer_callback_t)(SPI_Type *base, dspi_master_edma_handle_t *handle, status_t status, void *userData)`

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the handle for the DSPI master.
<i>status</i>	Success or error code describing whether the transfer completed.
<i>userData</i>	An arbitrary pointer-dataSized value passed from the application.

**59.4.2** `typedef void(* dspi_slave_edma_transfer_callback_t)(SPI_Type *base, dspi_slave_edma_handle_t *handle, status_t status, void *userData)`

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the handle for the DSPI slave.
<i>status</i>	Success or error code describing whether the transfer completed.
<i>userData</i>	An arbitrary pointer-dataSized value passed from the application.

## Function Documentation

**59.5.1** `void DSPI_MasterTransferCreateHandleEDMA ( SPI_Type * base, dspi_master_edma_handle_t * handle, dspi_master_edma_transfer_callback_t callback, void * userData, edma_handle_t * edmaRxRegToRxDataHandle, edma_handle_t * edmaTxDataToIntermediaryHandle, edma_handle_t * edmaIntermediaryToTxRegHandle )`

This function initializes the DSPI eDMA handle which can be used for other DSPI transactional APIs. Usually, for a specified DSPI instance, call this API once to get the initialized handle.

## Note

DSPI eDMA has separated (RX and TX as two sources) or shared (RX and TX are the same source) DMA request source.

- For the separated DMA request source, enable and set the RX DMAMUX source for `edmaRxRegToRxDataHandle` and TX DMAMUX source for `edmaIntermediaryToTxRegHandle`.
- For the shared DMA request source, enable and set the RX/RX DMAMUX source for the `edmaRxRegToRxDataHandle`.

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	DSPI handle pointer to <a href="#">_dspi_master_edma_handle</a> .
<i>callback</i>	DSPI callback.
<i>userData</i>	A callback function parameter.
<i>edmaRxRegTo-RxDataHandle</i>	<code>edmaRxRegToRxDataHandle</code> pointer to <a href="#">edma_handle_t</a> .
<i>edmaTxData-To-Intermediary-Handle</i>	<code>edmaTxDataToIntermediaryHandle</code> pointer to <a href="#">edma_handle_t</a> .
<i>edma-Intermediary-ToTxReg-Handle</i>	<code>edmaIntermediaryToTxRegHandle</code> pointer to <a href="#">edma_handle_t</a> .

### 59.5.2 `status_t DSPI_MasterTransferEDMA ( SPI_Type * base, dspi_master_edma_handle_t * handle, dspi_transfer_t * transfer )`

This function transfers data using eDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

## Note

The max transfer size of each transfer depends on whether the instance's Tx/Rx shares the same DMA request. If **FSL\_FEATURE\_DSPI\_HAS\_SEPARATE\_DMA\_RX\_TX\_REQn(x)** is true, then the max transfer size is 32767 datawidth of data, otherwise is 511.



## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the <a href="#">_dspi_master_edma_handle</a> structure which stores the transfer state.
<i>transfer</i>	A pointer to the <a href="#">dspi_transfer_t</a> structure.

## Returns

status of `status_t`.

### 59.5.3 `status_t DSPI_MasterHalfDuplexTransferEDMA ( SPI_Type * base, dspi_master_edma_handle_t * handle, dspi_half_duplex_transfer_t * xfer )`

This function transfers data using eDNA, the transfer mechanism is half-duplex. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

## Parameters

<i>base</i>	DSPI base pointer
<i>handle</i>	A pointer to the <a href="#">_dspi_master_edma_handle</a> structure which stores the transfer state.
<i>xfer</i>	A pointer to the <a href="#">dspi_half_duplex_transfer_t</a> structure.

## Returns

status of `status_t`.

### 59.5.4 `void DSPI_MasterTransferAbortEDMA ( SPI_Type * base, dspi_master_edma_handle_t * handle )`

This function aborts a transfer which is using eDMA.

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the <a href="#">_dspi_master_edma_handle</a> structure which stores the transfer state.

### 59.5.5 `status_t DSPI_MasterTransferGetCountEDMA ( SPI_Type * base, dspi_master_edma_handle_t * handle, size_t * count )`

This function gets the master eDMA transfer count.

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the <a href="#">_dsp_i_master_edma_handle</a> structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

## Returns

status of status\_t.

**59.5.6 void DSPI\_SlaveTransferCreateHandleEDMA ( SPI\_Type \* *base*, dsp\_i\_slave\_edma\_handle\_t \* *handle*, dsp\_i\_slave\_edma\_transfer\_callback\_t *callback*, void \* *userData*, edma\_handle\_t \* *edmaRxRegToRxDataHandle*, edma\_handle\_t \* *edmaTxDataToTxRegHandle* )**

This function initializes the DSPI eDMA handle which can be used for other DSPI transactional APIs. Usually, for a specified DSPI instance, call this API once to get the initialized handle.

## Note

DSPI eDMA has separated (RX and TX in 2 sources) or shared (RX and TX are the same source) DMA request source.

- For the separated DMA request source, enable and set the RX DMAMUX source for edmaRx-RegToRxDataHandle and TX DMAMUX source for edmaTxDataToTxRegHandle.
- For the shared DMA request source, enable and set the RX/RX DMAMUX source for the edmaRxRegToRxDataHandle.

## Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	DSPI handle pointer to <a href="#">_dsp_i_slave_edma_handle</a> .
<i>callback</i>	DSPI callback.
<i>userData</i>	A callback function parameter.
<i>edmaRxRegTo-RxDataHandle</i>	edmaRxRegToRxDataHandle pointer to <a href="#">edma_handle_t</a> .

<i>edmaTxDataToTxRegHandle</i>	edmaTxDataToTxRegHandle pointer to <a href="#">edma_handle_t</a> .
--------------------------------	--

### 59.5.7 **status\_t DSPI\_SlaveTransferEDMA ( SPI\_Type \* *base*, dspi\_slave\_edma\_handle\_t \* *handle*, dspi\_transfer\_t \* *transfer* )**

This function transfers data using eDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called. Note that the slave eDMA transfer doesn't support transfer\_size is 1 when the bitsPerFrame is greater than eight.

#### Note

The max transfer size of each transfer depends on whether the instance's Tx/Rx shares the same DMA request. If **FSL\_FEATURE\_DSPI\_HAS\_SEPARATE\_DMA\_RX\_TX\_REQn(x)** is true, then the max transfer size is 32767 datawidth of data, otherwise is 511.

#### Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the <a href="#">_dspi_slave_edma_handle</a> structure which stores the transfer state.
<i>transfer</i>	A pointer to the <a href="#">dspi_transfer_t</a> structure.

#### Returns

status of status\_t.

### 59.5.8 **void DSPI\_SlaveTransferAbortEDMA ( SPI\_Type \* *base*, dspi\_slave\_edma\_handle\_t \* *handle* )**

This function aborts a transfer which is using eDMA.

#### Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the <a href="#">_dspi_slave_edma_handle</a> structure which stores the transfer state.

#### 59.5.9 **status\_t DSPI\_SlaveTransferGetCountEDMA ( SPI\_Type \* *base*, dspi\_slave\_edma\_handle\_t \* *handle*, size\_t \* *count* )**

This function gets the slave eDMA transfer count.

Parameters

<i>base</i>	DSPI peripheral base address.
<i>handle</i>	A pointer to the <a href="#">_dspi_slave_edma_handle</a> structure which stores the transfer state.
<i>count</i>	A number of bytes transferred so far by the non-blocking transaction.

Returns

status of status\_t.

## Chapter 60

### Dspi\_freertos\_driver

#### Overview

#### Driver version

- #define [FSL\\_DSPI\\_FREERTOS\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 4))  
*DSPI FreeRTOS driver version 2.2.4.*

#### DSPI RTOS Operation

- [status\\_t DSPI\\_RTOS\\_Init](#) ([dspi\\_rtos\\_handle\\_t](#) \*handle, [SPI\\_Type](#) \*base, const [dspi\\_master\\_config\\_t](#) \*masterConfig, [uint32\\_t](#) srcClock\_Hz)  
*Initializes the DSPI.*
- [status\\_t DSPI\\_RTOS\\_Deinit](#) ([dspi\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes the DSPI.*
- [status\\_t DSPI\\_RTOS\\_Transfer](#) ([dspi\\_rtos\\_handle\\_t](#) \*handle, [dspi\\_transfer\\_t](#) \*transfer)  
*Performs the SPI transfer.*

#### Macro Definition Documentation

##### 60.2.1 #define FSL\_DSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 4))

#### Function Documentation

##### 60.3.1 status\_t DSPI\_RTOS\_Init ( dspi\_rtos\_handle\_t \* handle, SPI\_Type \* base, const dspi\_master\_config\_t \* masterConfig, uint32\_t srcClock\_Hz )

This function initializes the DSPI module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS DSPI handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the DSPI instance to initialize.
<i>masterConfig</i>	A configuration structure to set-up the DSPI in master mode.

<i>srcClock_Hz</i>	A frequency of the input clock of the DSPI module.
--------------------	--

Returns

status of the operation.

### 60.3.2 **status\_t DSPI\_RTOS\_Deinit ( dspi\_rtos\_handle\_t \* *handle* )**

This function deinitializes the DSPI module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS DSPI handle.
---------------	-----------------------

### 60.3.3 **status\_t DSPI\_RTOS\_Transfer ( dspi\_rtos\_handle\_t \* *handle*, dspi\_transfer\_t \* *transfer* )**

This function performs the SPI transfer according to the data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS DSPI handle.
<i>transfer</i>	A structure specifying the transfer parameters.

Returns

status of the operation.

## Chapter 61

### I2c\_edma\_driver

#### Overview

#### Data Structures

- struct [i2c\\_master\\_edma\\_handle\\_t](#)  
*I2C master eDMA transfer structure. [More...](#)*

#### Typedefs

- typedef void(\* [i2c\\_master\\_edma\\_transfer\\_callback\\_t](#))(I2C\_Type \*base, i2c\_master\_edma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*I2C master eDMA transfer callback typedef.*

#### Driver version

- #define [FSL\\_I2C\\_EDMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 9))  
*I2C EDMA driver version.*

#### I2C Block eDMA Transfer Operation

- void [I2C\\_MasterCreateEDMAHandle](#) (I2C\_Type \*base, i2c\_master\_edma\_handle\_t \*handle, [i2c\\_master\\_edma\\_transfer\\_callback\\_t](#) callback, void \*userData, [edma\\_handle\\_t](#) \*edmaHandle)  
*Initializes the I2C handle which is used in transactional functions.*
- [status\\_t](#) [I2C\\_MasterTransferEDMA](#) (I2C\_Type \*base, i2c\_master\_edma\_handle\_t \*handle, [i2c\\_master\\_transfer\\_t](#) \*xfer)  
*Performs a master eDMA non-blocking transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterTransferGetCountEDMA](#) (I2C\_Type \*base, i2c\_master\_edma\_handle\_t \*handle, [size\\_t](#) \*count)  
*Gets a master transfer status during the eDMA non-blocking transfer.*
- void [I2C\\_MasterTransferAbortEDMA](#) (I2C\_Type \*base, i2c\_master\_edma\_handle\_t \*handle)  
*Aborts a master eDMA non-blocking transfer early.*

#### Data Structure Documentation

##### 61.2.1 struct \_i2c\_master\_edma\_handle

Retry times for waiting flag.

I2C master eDMA handle typedef.

#### Data Fields

- [i2c\\_master\\_transfer\\_t](#) transfer

- *I2C master transfer structure.*  
size\_t [transferSize](#)  
*Total bytes to be transferred.*
- uint8\_t [nbytes](#)  
*eDMA minor byte transfer count initially configured.*
- uint8\_t [state](#)  
*I2C master transfer status.*
- [edma\\_handle\\_t](#) \* [dmaHandle](#)  
*The eDMA handler used.*
- [i2c\\_master\\_edma\\_transfer\\_callback\\_t](#) [completionCallback](#)  
*A callback function called after the eDMA transfer is finished.*
- void \* [userData](#)  
*A callback parameter passed to the callback function.*

#### 61.2.1.0.0.54 Field Documentation

61.2.1.0.0.54.1 [i2c\\_master\\_transfer\\_t](#) [i2c\\_master\\_edma\\_handle\\_t::transfer](#)

61.2.1.0.0.54.2 [size\\_t](#) [i2c\\_master\\_edma\\_handle\\_t::transferSize](#)

61.2.1.0.0.54.3 [uint8\\_t](#) [i2c\\_master\\_edma\\_handle\\_t::nbytes](#)

61.2.1.0.0.54.4 [uint8\\_t](#) [i2c\\_master\\_edma\\_handle\\_t::state](#)

61.2.1.0.0.54.5 [edma\\_handle\\_t](#)\* [i2c\\_master\\_edma\\_handle\\_t::dmaHandle](#)

61.2.1.0.0.54.6 [i2c\\_master\\_edma\\_transfer\\_callback\\_t](#) [i2c\\_master\\_edma\\_handle\\_t::completionCallback](#)

61.2.1.0.0.54.7 [void](#)\* [i2c\\_master\\_edma\\_handle\\_t::userData](#)

#### Macro Definition Documentation

61.3.1 **#define FSL\_I2C\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 9))**

#### Typedef Documentation

61.4.1 **typedef void(\* [i2c\\_master\\_edma\\_transfer\\_callback\\_t](#))([I2C\\_Type](#) \*[base](#), [i2c\\_master\\_edma\\_handle\\_t](#) \*[handle](#), [status\\_t](#) [status](#), void \*[userData](#))**

#### Function Documentation

61.5.1 **void [I2C\\_MasterCreateEDMAHandle](#) ( [I2C\\_Type](#) \* *base*, [i2c\\_master\\_edma\\_handle\\_t](#) \* *handle*, [i2c\\_master\\_edma\\_transfer\\_callback\\_t](#) *callback*, void \* *userData*, [edma\\_handle\\_t](#) \* *edmaHandle* )**



## Parameters

<i>base</i>	I2C peripheral base address.
<i>handle</i>	A pointer to the <code>i2c_master_edma_handle_t</code> structure.
<i>callback</i>	A pointer to the user callback function.
<i>userData</i>	A user parameter passed to the callback function.
<i>edmaHandle</i>	eDMA handle pointer.

### 61.5.2 `status_t I2C_MasterTransferEDMA ( I2C_Type * base, i2c_master_edma_handle_t * handle, i2c_master_transfer_t * xfer )`

## Parameters

<i>base</i>	I2C peripheral base address.
<i>handle</i>	A pointer to the <code>i2c_master_edma_handle_t</code> structure.
<i>xfer</i>	A pointer to the transfer structure of <a href="#">i2c_master_transfer_t</a> .

## Return values

<i>kStatus_Success</i>	Successfully completed the data transmission.
<i>kStatus_I2C_Busy</i>	A previous transmission is still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, waits for a signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

### 61.5.3 `status_t I2C_MasterTransferGetCountEDMA ( I2C_Type * base, i2c_master_edma_handle_t * handle, size_t * count )`

## Parameters

<i>base</i>	I2C peripheral base address.
<i>handle</i>	A pointer to the <code>i2c_master_edma_handle_t</code> structure.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

#### 61.5.4 void I2C\_MasterTransferAbortEDMA ( I2C\_Type \* *base*, i2c\_master\_edma\_handle\_t \* *handle* )

Parameters

<i>base</i>	I2C peripheral base address.
<i>handle</i>	A pointer to the <code>i2c_master_edma_handle_t</code> structure.

## Chapter 62

### I2C FreeRTOS Driver

#### Overview

#### Driver version

- #define [FSL\\_I2C\\_FREERTOS\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 9))  
*I2C FreeRTOS driver version 2.0.9.*

#### I2C RTOS Operation

- [status\\_t I2C\\_RTOS\\_Init](#) (i2c\_rtos\_handle\_t \*handle, I2C\_Type \*base, const [i2c\\_master\\_config\\_t](#) \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes I2C.*
- [status\\_t I2C\\_RTOS\\_Deinit](#) (i2c\_rtos\_handle\_t \*handle)  
*Deinitializes the I2C.*
- [status\\_t I2C\\_RTOS\\_Transfer](#) (i2c\_rtos\_handle\_t \*handle, [i2c\\_master\\_transfer\\_t](#) \*transfer)  
*Performs the I2C transfer.*

#### Macro Definition Documentation

**62.2.1** #define [FSL\\_I2C\\_FREERTOS\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 9))

#### Function Documentation

**62.3.1** [status\\_t I2C\\_RTOS\\_Init](#) ( [i2c\\_rtos\\_handle\\_t](#) \* *handle*, [I2C\\_Type](#) \* *base*, [const i2c\\_master\\_config\\_t](#) \* *masterConfig*, [uint32\\_t srcClock\\_Hz](#) )

This function initializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the I2C instance to initialize.
<i>masterConfig</i>	The configuration structure to set-up I2C in master mode.

<i>srcClock_Hz</i>	The frequency of an input clock of the I2C module.
--------------------	--

Returns

status of the operation.

### 62.3.2 **status\_t I2C\_RTOS\_Deinit ( i2c\_rtos\_handle\_t \* *handle* )**

This function deinitializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle.
---------------	----------------------

### 62.3.3 **status\_t I2C\_RTOS\_Transfer ( i2c\_rtos\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *transfer* )**

This function performs the I2C transfer according to the data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS I2C handle.
<i>transfer</i>	A structure specifying the transfer parameters.

Returns

status of the operation.

## Chapter 63

### Lpuart\_edma\_driver

#### Overview

#### Data Structures

- struct [lpuart\\_edma\\_handle\\_t](#)  
*LPUART eDMA handle. [More...](#)*

#### Typedefs

- typedef void(\* [lpuart\\_edma\\_transfer\\_callback\\_t](#) )(LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*LPUART transfer callback function.*

#### Driver version

- #define [FSL\\_LPUART\\_EDMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 4, 0))  
*LPUART EDMA driver version 2.4.0.*

#### eDMA transactional

- void [LPUART\\_TransferCreateHandleEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle, [lpuart\\_edma\\_transfer\\_callback\\_t](#) callback, void \*userData, [edma\\_handle\\_t](#) \*txEdmaHandle, [edma\\_handle\\_t](#) \*rxEdmaHandle)  
*Initializes the LPUART handle which is used in transactional functions.*
- [status\\_t](#) [LPUART\\_SendEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle, [lpuart\\_transfer\\_t](#) \*xfer)  
*Sends data using eDMA.*
- [status\\_t](#) [LPUART\\_ReceiveEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle, [lpuart\\_transfer\\_t](#) \*xfer)  
*Receives data using eDMA.*
- void [LPUART\\_TransferAbortSendEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle)  
*Aborts the sent data using eDMA.*
- void [LPUART\\_TransferAbortReceiveEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle)  
*Aborts the received data using eDMA.*
- [status\\_t](#) [LPUART\\_TransferGetSendCountEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle, uint32\_t \*count)  
*Gets the number of bytes written to the LPUART TX register.*
- [status\\_t](#) [LPUART\\_TransferGetReceiveCountEDMA](#) (LPUART\_Type \*base, lpuart\_edma\_handle\_t \*handle, uint32\_t \*count)  
*Gets the number of received bytes.*

## Data Structure Documentation

### 63.2.1 struct \_lpuart\_edma\_handle

#### Data Fields

- [lpuart\\_edma\\_transfer\\_callback\\_t](#) *callback*  
*Callback function.*
- void \* [userData](#)  
*LPUART callback function parameter.*
- size\_t [rxDataSizeAll](#)  
*Size of the data to receive.*
- size\_t [txDataSizeAll](#)  
*Size of the data to send out.*
- [edma\\_handle\\_t](#) \* [txEdmaHandle](#)  
*The eDMA TX channel used.*
- [edma\\_handle\\_t](#) \* [rxEdmaHandle](#)  
*The eDMA RX channel used.*
- uint8\_t [nbytes](#)  
*eDMA minor byte transfer count initially configured.*
- volatile uint8\_t [txState](#)  
*TX transfer state.*
- volatile uint8\_t [rxState](#)  
*RX transfer state.*

#### 63.2.1.0.0.55 Field Documentation

63.2.1.0.0.55.1 [lpuart\\_edma\\_transfer\\_callback\\_t](#) [lpuart\\_edma\\_handle\\_t::callback](#)

63.2.1.0.0.55.2 void\* [lpuart\\_edma\\_handle\\_t::userData](#)

63.2.1.0.0.55.3 size\_t [lpuart\\_edma\\_handle\\_t::rxDataSizeAll](#)

63.2.1.0.0.55.4 size\_t [lpuart\\_edma\\_handle\\_t::txDataSizeAll](#)

63.2.1.0.0.55.5 [edma\\_handle\\_t](#)\* [lpuart\\_edma\\_handle\\_t::txEdmaHandle](#)

63.2.1.0.0.55.6 [edma\\_handle\\_t](#)\* [lpuart\\_edma\\_handle\\_t::rxEdmaHandle](#)

63.2.1.0.0.55.7 uint8\_t [lpuart\\_edma\\_handle\\_t::nbytes](#)

63.2.1.0.0.55.8 volatile uint8\_t [lpuart\\_edma\\_handle\\_t::txState](#)

#### Macro Definition Documentation

63.3.1 **#define FSL\_LPUART\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 0))**

## Typedef Documentation

**63.4.1** `typedef void(* lpuart_edma_transfer_callback_t)(LPUART_Type *base, lpuart_edma_handle_t *handle, status_t status, void *userData)`

## Function Documentation

**63.5.1** `void LPUART_TransferCreateHandleEDMA ( LPUART_Type * base, lpuart_edma_handle_t * handle, lpuart_edma_transfer_callback_t callback, void * userData, edma_handle_t * txEdmaHandle, edma_handle_t * rxEdmaHandle )`

### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.
<i>callback</i>	Callback function.
<i>userData</i>	User data.
<i>txEdmaHandle</i>	User requested DMA handle for TX DMA transfer.
<i>rxEdmaHandle</i>	User requested DMA handle for RX DMA transfer.

**63.5.2** `status_t LPUART_SendEDMA ( LPUART_Type * base, lpuart_edma_handle_t * handle, lpuart_transfer_t * xfer )`

This function sends data using eDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART eDMA transfer structure. See <a href="#">lpuart_transfer_t</a> .

### Return values

<i>kStatus_Success</i>	if succeed, others failed.
------------------------	----------------------------

<i>kStatus_LPUART_TxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 63.5.3 **status\_t LPUART\_ReceiveEDMA ( LPUART\_Type \* *base*, lpuart\_edma\_handle\_t \* *handle*, lpuart\_transfer\_t \* *xfer* )**

This function receives data using eDMA. This is non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.
<i>xfer</i>	LPUART eDMA transfer structure, see <a href="#">lpuart_transfer_t</a> .

Return values

<i>kStatus_Success</i>	if succeed, others fail.
<i>kStatus_LPUART_Rx-Busy</i>	Previous transfer ongoing.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 63.5.4 **void LPUART\_TransferAbortSendEDMA ( LPUART\_Type \* *base*, lpuart\_edma\_handle\_t \* *handle* )**

This function aborts the sent data using eDMA.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.

### 63.5.5 **void LPUART\_TransferAbortReceiveEDMA ( LPUART\_Type \* *base*, lpuart\_edma\_handle\_t \* *handle* )**

This function aborts the received data using eDMA.



## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to <code>lpuart_edma_handle_t</code> structure.

### 63.5.6 `status_t LPUART_TransferGetSendCountEDMA ( LPUART_Type * base, lpuart_edma_handle_t * handle, uint32_t * count )`

This function gets the number of bytes written to the LPUART TX register by DMA.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Send bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

### 63.5.7 `status_t LPUART_TransferGetReceiveCountEDMA ( LPUART_Type * base, lpuart_edma_handle_t * handle, uint32_t * count )`

This function gets the number of received bytes.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Receive bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

## Chapter 64

### Lpuart\_freertos\_driver

#### Overview

#### Data Structures

- struct [lpuart\\_rtos\\_config\\_t](#)  
*LPUART RTOS configuration structure. [More...](#)*

#### Driver version

- #define [FSL\\_LPUART\\_FREERTOS\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 4, 0))  
*LPUART FreeRTOS driver version 2.4.0.*

#### LPUART RTOS Operation

- int [LPUART\\_RTOS\\_Init](#) (lpuart\_rtos\_handle\_t \*handle, lpuart\_handle\_t \*t\_handle, const [lpuart\\_rtos\\_config\\_t](#) \*cfg)  
*Initializes an LPUART instance for operation in RTOS.*
- int [LPUART\\_RTOS\\_Deinit](#) (lpuart\_rtos\_handle\_t \*handle)  
*Deinitializes an LPUART instance for operation.*

#### LPUART transactional Operation

- int [LPUART\\_RTOS\\_Send](#) (lpuart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length)  
*Sends data in the background.*
- int [LPUART\\_RTOS\\_Receive](#) (lpuart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length, size\_t \*received)  
*Receives data.*

#### Data Structure Documentation

##### 64.2.1 struct lpuart\_rtos\_config\_t

#### Data Fields

- LPUART\_Type \* [base](#)  
*UART base address.*
- uint32\_t [srcclk](#)  
*UART source clock in Hz.*
- uint32\_t [baudrate](#)  
*Desired communication speed.*
- [lpuart\\_parity\\_mode\\_t](#) [parity](#)  
*Parity setting.*

- `lpuart_stop_bit_count_t stopbits`  
*Number of stop bits to use.*
- `uint8_t * buffer`  
*Buffer for background reception.*
- `uint32_t buffer_size`  
*Size of buffer for background reception.*
- `bool enableRxRTS`  
*RX RTS enable.*
- `bool enableTxCTS`  
*TX CTS enable.*
- `lpuart_transmit_cts_source_t txCtsSource`  
*TX CTS source.*
- `lpuart_transmit_cts_config_t txCtsConfig`  
*TX CTS configure.*

## Macro Definition Documentation

**64.3.1** `#define FSL_LPUART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 4, 0))`

## Function Documentation

**64.4.1** `int LPUART_RTOS_Init ( lpuart_rtos_handle_t * handle, lpuart_handle_t * t_handle, const lpuart_rtos_config_t * cfg )`

Parameters

<i>handle</i>	The RTOS LPUART handle, the pointer to an allocated space for RTOS context.
<i>t_handle</i>	The pointer to an allocated space to store the transactional layer internal state.
<i>cfg</i>	The pointer to the parameters required to configure the LPUART after initialization.

Returns

0 succeed, others failed

**64.4.2** `int LPUART_RTOS_Deinit ( lpuart_rtos_handle_t * handle )`

This function deinitializes the LPUART module, sets all register value to the reset value, and releases the resources.

## Parameters

<i>handle</i>	The RTOS LPUART handle.
---------------	-------------------------

#### 64.4.3 int LPUART\_RTOS\_Send ( lpuart\_rtos\_handle\_t \* *handle*, uint8\_t \* *buffer*, uint32\_t *length* )

This function sends data. It is an synchronous API. If the hardware buffer is full, the task is in the blocked state.

## Parameters

<i>handle</i>	The RTOS LPUART handle.
<i>buffer</i>	The pointer to buffer to send.
<i>length</i>	The number of bytes to send.

#### 64.4.4 int LPUART\_RTOS\_Receive ( lpuart\_rtos\_handle\_t \* *handle*, uint8\_t \* *buffer*, uint32\_t *length*, size\_t \* *received* )

This function receives data from LPUART. It is an synchronous API. If any data is immediately available it is returned immediately and the number of bytes received.

## Parameters

<i>handle</i>	The RTOS LPUART handle.
<i>buffer</i>	The pointer to buffer where to write received data.
<i>length</i>	The number of bytes to receive.
<i>received</i>	The pointer to a variable of size_t where the number of received data is filled.

## Chapter 65

### Sai\_edma

#### Overview

#### Data Structures

- struct [sai\\_edma\\_handle\\_t](#)  
*SAI DMA transfer handle, users should not touch the content of the handle. [More...](#)*

#### Typedefs

- typedef void(\* [sai\\_edma\\_callback\\_t](#))(I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*SAI eDMA transfer callback function for finish and error.*

#### Driver version

- #define [FSL\\_SAI\\_EDMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 3, 1))  
*Version 2.3.1.*

#### eDMA Transactional

- void [SAI\\_TransferTxCreateHandleEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_edma\\_callback\\_t](#) callback, void \*userData, [edma\\_handle\\_t](#) \*txDmaHandle)  
*Initializes the SAI eDMA handle.*
- void [SAI\\_TransferRxCreateHandleEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_edma\\_callback\\_t](#) callback, void \*userData, [edma\\_handle\\_t](#) \*rxDmaHandle)  
*Initializes the SAI Rx eDMA handle.*
- void [SAI\\_TransferTxSetFormatEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_transfer\\_format\\_t](#) \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)  
*Configures the SAI Tx audio format.*
- void [SAI\\_TransferRxSetFormatEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_transfer\\_format\\_t](#) \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)  
*Configures the SAI Rx audio format.*
- void [SAI\\_TransferTxSetConfigEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_transceiver\\_t](#) \*saiConfig)  
*Configures the SAI Tx.*
- void [SAI\\_TransferRxSetConfigEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_transceiver\\_t](#) \*saiConfig)  
*Configures the SAI Rx.*
- [status\\_t](#) [SAI\\_TransferSendEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_transfer\\_t](#) \*xfer)  
*Performs a non-blocking SAI transfer using DMA.*
- [status\\_t](#) [SAI\\_TransferReceiveEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, [sai\\_transfer\\_t](#) \*xfer)

- *Performs a non-blocking SAI receive using eDMA.*
- void [SAI\\_TransferTerminateSendEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle)  
*Terminate all SAI send.*
- void [SAI\\_TransferTerminateReceiveEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle)  
*Terminate all SAI receive.*
- void [SAI\\_TransferAbortSendEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle)  
*Aborts a SAI transfer using eDMA.*
- void [SAI\\_TransferAbortReceiveEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle)  
*Aborts a SAI receive using eDMA.*
- [status\\_t SAI\\_TransferGetSendCountEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, size\_t \*count)  
*Gets byte count sent by SAI.*
- [status\\_t SAI\\_TransferGetReceiveCountEDMA](#) (I2S\_Type \*base, sai\_edma\_handle\_t \*handle, size\_t \*count)  
*Gets byte count received by SAI.*

## Data Structure Documentation

### 65.2.1 struct sai\_edma\_handle

#### Data Fields

- [edma\\_handle\\_t \\* dmaHandle](#)  
*DMA handler for SAI send.*
- [uint8\\_t nbytes](#)  
*eDMA minor byte transfer count initially configured.*
- [uint8\\_t bytesPerFrame](#)  
*Bytes in a frame.*
- [uint8\\_t channel](#)  
*Which data channel.*
- [uint8\\_t count](#)  
*The transfer data count in a DMA request.*
- [uint32\\_t state](#)  
*Internal state for SAI eDMA transfer.*
- [sai\\_edma\\_callback\\_t callback](#)  
*Callback for users while transfer finish or error occurs.*
- void \* [userData](#)  
*User callback parameter.*
- [uint8\\_t tcd \[\(SAI\\_XFER\\_QUEUE\\_SIZE+1U\)\\*sizeof\(edma\\_tcd\\_t\)\]](#)  
*TCD pool for eDMA transfer.*
- [sai\\_transfer\\_t saiQueue \[SAI\\_XFER\\_QUEUE\\_SIZE\]](#)  
*Transfer queue storing queued transfer.*
- [size\\_t transferSize \[SAI\\_XFER\\_QUEUE\\_SIZE\]](#)  
*Data bytes need to transfer.*
- volatile [uint8\\_t queueUser](#)  
*Index for user to queue transfer.*
- volatile [uint8\\_t queueDriver](#)  
*Index for driver to get the transfer data and size.*

### 65.2.1.0.0.56 Field Documentation

65.2.1.0.0.56.1 `uint8_t sai_edma_handle_t::nbytes`

65.2.1.0.0.56.2 `uint8_t sai_edma_handle_t::tcd[(SAI_XFER_QUEUE_SIZE+1U)*sizeof(edma_tcd_t)]`

65.2.1.0.0.56.3 `sai_transfer_t sai_edma_handle_t::saiQueue[SAI_XFER_QUEUE_SIZE]`

65.2.1.0.0.56.4 `volatile uint8_t sai_edma_handle_t::queueUser`

### Function Documentation

**65.3.1 void SAI\_TransferTxCreateHandleEDMA ( I2S\_Type \* *base*,  
sai\_edma\_handle\_t \* *handle*, sai\_edma\_callback\_t *callback*, void \*  
*userData*, edma\_handle\_t \* *txDmaHandle* )**

This function initializes the SAI master DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

#### Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>base</i>	SAI peripheral base address.
<i>callback</i>	Pointer to user callback function.
<i>userData</i>	User parameter passed to the callback function.
<i>txDmaHandle</i>	eDMA handle pointer, this handle shall be static allocated by users.

**65.3.2 void SAI\_TransferRxCreateHandleEDMA ( I2S\_Type \* *base*,  
sai\_edma\_handle\_t \* *handle*, sai\_edma\_callback\_t *callback*, void \*  
*userData*, edma\_handle\_t \* *rxDmaHandle* )**

This function initializes the SAI slave DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

#### Parameters



<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>base</i>	SAI peripheral base address.
<i>callback</i>	Pointer to user callback function.
<i>userData</i>	User parameter passed to the callback function.
<i>rxDmaHandle</i>	eDMA handle pointer, this handle shall be static allocated by users.

### 65.3.3 void SAI\_TransferTxSetFormatEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, sai\_transfer\_format\_t \* *format*, uint32\_t *mclkSourceClockHz*, uint32\_t *bclkSourceClockHz* )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the eDMA parameter according to formatting requirements.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>format</i>	Pointer to SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If bit clock source is master clock, this value should equals to masterClockHz in format.

Return values

<i>kStatus_Success</i>	Audio format set successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.

### 65.3.4 void SAI\_TransferRxSetFormatEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, sai\_transfer\_format\_t \* *format*, uint32\_t *mclkSourceClockHz*, uint32\_t *bclkSourceClockHz* )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the eDMA parameter according to formatting requirements.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>format</i>	Pointer to SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If a bit clock source is the master clock, this value should equal to masterClockHz in format.

## Return values

<i>kStatus_Success</i>	Audio format set successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.

### 65.3.5 void SAI\_TransferTxSetConfigEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, sai\_transceiver\_t \* *saiConfig* )

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>saiConfig</i>	sai configurations.

### 65.3.6 void SAI\_TransferRxSetConfigEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, sai\_transceiver\_t \* *saiConfig* )

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>saiConfig</i>	sai configurations.

### 65.3.7 status\_t SAI\_TransferSendEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, sai\_transfer\_t \* *xfer* )

## Note

This interface returns immediately after the transfer initiates. Call SAI\_GetTransferStatus to poll the transfer status and check whether the SAI transfer is finished.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>xfer</i>	Pointer to the DMA transfer structure.

## Return values

<i>kStatus_Success</i>	Start a SAI eDMA send successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.
<i>kStatus_TxBusy</i>	SAI is busy sending data.

### 65.3.8 status\_t SAI\_TransferReceiveEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, sai\_transfer\_t \* *xfer* )

## Note

This interface returns immediately after the transfer initiates. Call the SAI\_GetReceiveRemainingBytes to poll the transfer status and check whether the SAI transfer is finished.

## Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI eDMA handle pointer.
<i>xfer</i>	Pointer to DMA transfer structure.

## Return values

<i>kStatus_Success</i>	Start a SAI eDMA receive successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.
<i>kStatus_RxBusy</i>	SAI is busy receiving data.

### 65.3.9 void SAI\_TransferTerminateSendEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle* )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortSendEDMA.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

### 65.3.10 void SAI\_TransferTerminateReceiveEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle* )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortReceiveEDMA.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

### 65.3.11 void SAI\_TransferAbortSendEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle* )

This function only aborts the current transfer slots, the other transfer slots' information still kept in the handler. If users want to terminate all transfer slots, just call SAI\_TransferTerminateSendEDMA.

## Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

### 65.3.12 void SAI\_TransferAbortReceiveEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle* )

This function only aborts the current transfer slots, the other transfer slots' information still kept in the handler. If users want to terminate all transfer slots, just call SAI\_TransferTerminateReceiveEDMA.

## Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI eDMA handle pointer.

### 65.3.13 **status\_t SAI\_TransferGetSendCountEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>count</i>	Bytes count sent by SAI.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is no non-blocking transaction in progress.

### 65.3.14 **status\_t SAI\_TransferGetReceiveCountEDMA ( I2S\_Type \* *base*, sai\_edma\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI eDMA handle pointer.
<i>count</i>	Bytes count received by SAI.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is no non-blocking transaction in progress.

## Chapter 66

### Uart\_edma\_driver

#### Overview

#### Data Structures

- struct `uart_edma_handle_t`  
*UART eDMA handle. [More...](#)*

#### Typedefs

- typedef void(\* `uart_edma_transfer_callback_t`)(UART\_Type \*base, uart\_edma\_handle\_t \*handle, `status_t` status, void \*userData)  
*UART transfer callback function.*

#### Driver version

- #define `FSL_UART_EDMA_DRIVER_VERSION` (`MAKE_VERSION`(2, 4, 0))  
*UART EDMA driver version 2.4.0.*

#### eDMA transactional

- void `UART_TransferCreateHandleEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle, `uart_edma_transfer_callback_t` callback, void \*userData, `edma_handle_t` \*txEdmaHandle, `edma_handle_t` \*rxEdmaHandle)  
*Initializes the UART handle which is used in transactional functions.*
- `status_t` `UART_SendEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle, `uart_transfer_t` \*xfer)  
*Sends data using eDMA.*
- `status_t` `UART_ReceiveEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle, `uart_transfer_t` \*xfer)  
*Receives data using eDMA.*
- void `UART_TransferAbortSendEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle)  
*Aborts the sent data using eDMA.*
- void `UART_TransferAbortReceiveEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle)  
*Aborts the receive data using eDMA.*
- `status_t` `UART_TransferGetSendCountEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle, `uint32_t` \*count)  
*Gets the number of bytes that have been written to UART TX register.*
- `status_t` `UART_TransferGetReceiveCountEDMA` (UART\_Type \*base, uart\_edma\_handle\_t \*handle, `uint32_t` \*count)  
*Gets the number of received bytes.*

## Data Structure Documentation

### 66.2.1 struct \_uart\_edma\_handle

#### Data Fields

- [uart\\_edma\\_transfer\\_callback\\_t](#) *callback*  
*Callback function.*
- void \* [userData](#)  
*UART callback function parameter.*
- size\_t [rxDataSizeAll](#)  
*Size of the data to receive.*
- size\_t [txDataSizeAll](#)  
*Size of the data to send out.*
- [edma\\_handle\\_t](#) \* [txEdmaHandle](#)  
*The eDMA TX channel used.*
- [edma\\_handle\\_t](#) \* [rxEdmaHandle](#)  
*The eDMA RX channel used.*
- uint8\_t [nbytes](#)  
*eDMA minor byte transfer count initially configured.*
- volatile uint8\_t [txState](#)  
*TX transfer state.*
- volatile uint8\_t [rxState](#)  
*RX transfer state.*

#### 66.2.1.0.0.57 Field Documentation

66.2.1.0.0.57.1 [uart\\_edma\\_transfer\\_callback\\_t](#) [uart\\_edma\\_handle\\_t::callback](#)

66.2.1.0.0.57.2 [void\\*](#) [uart\\_edma\\_handle\\_t::userData](#)

66.2.1.0.0.57.3 [size\\_t](#) [uart\\_edma\\_handle\\_t::rxDataSizeAll](#)

66.2.1.0.0.57.4 [size\\_t](#) [uart\\_edma\\_handle\\_t::txDataSizeAll](#)

66.2.1.0.0.57.5 [edma\\_handle\\_t\\*](#) [uart\\_edma\\_handle\\_t::txEdmaHandle](#)

66.2.1.0.0.57.6 [edma\\_handle\\_t\\*](#) [uart\\_edma\\_handle\\_t::rxEdmaHandle](#)

66.2.1.0.0.57.7 [uint8\\_t](#) [uart\\_edma\\_handle\\_t::nbytes](#)

66.2.1.0.0.57.8 [volatile uint8\\_t](#) [uart\\_edma\\_handle\\_t::txState](#)

## Macro Definition Documentation

66.3.1 **#define FSL\_UART\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 0))**



## Typedef Documentation

**66.4.1** `typedef void(* uart_edma_transfer_callback_t)(UART_Type *base, uart_edma_handle_t *handle, status_t status, void *userData)`

## Function Documentation

**66.5.1** `void UART_TransferCreateHandleEDMA ( UART_Type * base, uart_edma_handle_t * handle, uart_edma_transfer_callback_t callback, void * userData, edma_handle_t * txEdmaHandle, edma_handle_t * rxEdmaHandle )`

### Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	Pointer to the <code>uart_edma_handle_t</code> structure.
<i>callback</i>	UART callback, NULL means no callback.
<i>userData</i>	User callback function data.
<i>rxEdmaHandle</i>	User-requested DMA handle for RX DMA transfer.
<i>txEdmaHandle</i>	User-requested DMA handle for TX DMA transfer.

**66.5.2** `status_t UART_SendEDMA ( UART_Type * base, uart_edma_handle_t * handle, uart_transfer_t * xfer )`

This function sends data using eDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

### Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>xfer</i>	UART eDMA transfer structure. See <a href="#">uart_transfer_t</a> .

### Return values

<i>kStatus_Success</i>	if succeeded; otherwise failed.
------------------------	---------------------------------

<i>kStatus_UART_TxBusy</i>	Previous transfer ongoing.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 66.5.3 **status\_t UART\_ReceiveEDMA ( UART\_Type \* *base*, uart\_edma\_handle\_t \* *handle*, uart\_transfer\_t \* *xfer* )**

This function receives data using eDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	Pointer to the uart_edma_handle_t structure.
<i>xfer</i>	UART eDMA transfer structure. See <a href="#">uart_transfer_t</a> .

Return values

<i>kStatus_Success</i>	if succeeded; otherwise failed.
<i>kStatus_UART_RxBusy</i>	Previous transfer ongoing.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 66.5.4 **void UART\_TransferAbortSendEDMA ( UART\_Type \* *base*, uart\_edma\_handle\_t \* *handle* )**

This function aborts sent data using eDMA.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	Pointer to the uart_edma_handle_t structure.

### 66.5.5 **void UART\_TransferAbortReceiveEDMA ( UART\_Type \* *base*, uart\_edma\_handle\_t \* *handle* )**

This function aborts receive data using eDMA.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	Pointer to the <code>uart_edma_handle_t</code> structure.

### 66.5.6 `status_t UART_TransferGetSendCountEDMA ( UART_Type * base, uart_edma_handle_t * handle, uint32_t * count )`

This function gets the number of bytes that have been written to UART TX register by DMA.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>count</i>	Send bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

### 66.5.7 `status_t UART_TransferGetReceiveCountEDMA ( UART_Type * base, uart_edma_handle_t * handle, uint32_t * count )`

This function gets the number of received bytes.

## Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>count</i>	Receive bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

## Chapter 67

### Uart\_freertos\_driver

#### Overview

#### Data Structures

- struct [uart\\_rtos\\_config\\_t](#)  
*UART configuration structure. [More...](#)*

#### Driver version

- #define [FSL\\_UART\\_FREERTOS\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 4, 0))  
*UART FreeRTOS driver version 2.4.0.*

#### UART RTOS Operation

- int [UART\\_RTOS\\_Init](#) (uart\_rtos\_handle\_t \*handle, uart\_handle\_t \*t\_handle, const [uart\\_rtos\\_config\\_t](#) \*cfg)  
*Initializes a UART instance for operation in RTOS.*
- int [UART\\_RTOS\\_Deinit](#) (uart\_rtos\_handle\_t \*handle)  
*Deinitializes a UART instance for operation.*

#### UART transactional Operation

- int [UART\\_RTOS\\_Send](#) (uart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length)  
*Sends data in the background.*
- int [UART\\_RTOS\\_Receive](#) (uart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length, size\_t \*received)  
*Receives data.*

#### Data Structure Documentation

##### 67.2.1 struct uart\_rtos\_config\_t

#### Data Fields

- UART\_Type \* [base](#)  
*UART base address.*
- uint32\_t [srcclk](#)  
*UART source clock in Hz.*
- uint32\_t [baudrate](#)  
*Desired communication speed.*
- [uart\\_parity\\_mode\\_t](#) [parity](#)  
*Parity setting.*

- `uart_stop_bit_count_t stopbits`  
*Number of stop bits to use.*
- `uint8_t * buffer`  
*Buffer for background reception.*
- `uint32_t buffer_size`  
*Size of buffer for background reception.*

## Macro Definition Documentation

**67.3.1** `#define FSL_UART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 4, 0))`

## Function Documentation

**67.4.1** `int UART_RTOS_Init ( uart_rtos_handle_t * handle, uart_handle_t * t_handle, const uart_rtos_config_t * cfg )`

Parameters

<i>handle</i>	The RTOS UART handle, the pointer to an allocated space for RTOS context.
<i>t_handle</i>	The pointer to the allocated space to store the transactional layer internal state.
<i>cfg</i>	The pointer to the parameters required to configure the UART after initialization.

Returns

0 succeed; otherwise fail.

**67.4.2** `int UART_RTOS_Deinit ( uart_rtos_handle_t * handle )`

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

Parameters

<i>handle</i>	The RTOS UART handle.
---------------	-----------------------

**67.4.3** `int UART_RTOS_Send ( uart_rtos_handle_t * handle, uint8_t * buffer, uint32_t length )`

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

## Parameters

<i>handle</i>	The RTOS UART handle.
<i>buffer</i>	The pointer to the buffer to send.
<i>length</i>	The number of bytes to send.

#### 67.4.4 int UART\_RTOS\_Receive ( uart\_rtos\_handle\_t \* *handle*, uint8\_t \* *buffer*, uint32\_t *length*, size\_t \* *received* )

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

## Parameters

<i>handle</i>	The RTOS UART handle.
<i>buffer</i>	The pointer to the buffer to write received data.
<i>length</i>	The number of bytes to receive.
<i>received</i>	The pointer to a variable of size_t where the number of received data is filled.

## Chapter 68

# SDMMC\_COMMON

### Overview

### Data Structures

- struct [sd\\_detect\\_card\\_t](#)  
*sd card detect [More...](#)*
- struct [sd\\_io\\_voltage\\_t](#)  
*io voltage control configuration [More...](#)*
- struct [sd\\_usr\\_param\\_t](#)  
*sdcard user parameter [More...](#)*
- struct [sdio\\_card\\_int\\_t](#)  
*card interrupt application callback [More...](#)*
- struct [sdio\\_usr\\_param\\_t](#)  
*sdio user parameter [More...](#)*
- struct [sdio\\_fbr\\_t](#)  
*sdio card FBR register [More...](#)*
- struct [sdio\\_common\\_cis\\_t](#)  
*sdio card common CIS [More...](#)*
- struct [sdio\\_func\\_cis\\_t](#)  
*sdio card function CIS [More...](#)*
- struct [sd\\_status\\_t](#)  
*SD card status. [More...](#)*
- struct [sd\\_cid\\_t](#)  
*SD card CID register. [More...](#)*
- struct [sd\\_csd\\_t](#)  
*SD card CSD register. [More...](#)*
- struct [sd\\_scr\\_t](#)  
*SD card SCR register. [More...](#)*
- struct [mmc\\_cid\\_t](#)  
*MMC card CID register. [More...](#)*
- struct [mmc\\_csd\\_t](#)  
*MMC card CSD register. [More...](#)*
- struct [mmc\\_extended\\_csd\\_t](#)  
*MMC card Extended CSD register (unit: byte). [More...](#)*
- struct [mmc\\_extended\\_csd\\_config\\_t](#)  
*MMC Extended CSD configuration. [More...](#)*
- struct [mmc\\_boot\\_config\\_t](#)  
*MMC card boot configuration definition. [More...](#)*

### Macros

- #define [SWAP\\_WORD\\_BYTE\\_SEQUENCE](#)(x) (\_\_REV(x))  
*Reverse byte sequence in uint32\_t.*
- #define [SWAP\\_HALF\\_WROD\\_BYTE\\_SEQUENCE](#)(x) (\_\_REV16(x))  
*Reverse byte sequence for each half word in uint32\_t.*



- #define **FSL\_SDMMC\_MAX\_VOLTAGE\_RETRIES** (1000U)  
*Maximum loop count to check the card operation voltage range.*
- #define **FSL\_SDMMC\_MAX\_CMD\_RETRIES** (10U)  
*Maximum loop count to send the cmd.*
- #define **FSL\_SDMMC\_DEFAULT\_BLOCK\_SIZE** (512U)  
*Default block size.*
- #define **SDMMC\_DATA\_BUFFER\_ALIGN\_CACHE** FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE  
*make sure the internal buffer address is cache align*
- #define **FSL\_SDMMC\_CARD\_INTERNAL\_BUFFER\_SIZE** (FSL\_SDMMC\_DEFAULT\_BLOCK\_SIZE + SDMMC\_DATA\_BUFFER\_ALIGN\_CACHE)  
*sdmmc card internal buffer size*
- #define **FSL\_SDMMC\_CARD\_MAX\_BUS\_FREQ**(max, target) ((max) == 0U ? (target) : ((max) > (target) ? (target) : (max)))  
*get maximum freq*
- #define **SDMMC\_LOG**(format,...)  
*SD/MMC error log.*
- #define **SDMMC\_CLOCK\_400KHZ** (4000000U)  
*SD/MMC card initialization clock frequency.*
- #define **SD\_CLOCK\_25MHZ** (25000000U)  
*SD card bus frequency 1 in high-speed mode.*
- #define **SD\_CLOCK\_50MHZ** (50000000U)  
*SD card bus frequency 2 in high-speed mode.*
- #define **SD\_CLOCK\_100MHZ** (100000000U)  
*SD card bus frequency in SDR50 mode.*
- #define **SD\_CLOCK\_208MHZ** (208000000U)  
*SD card bus frequency in SDR104 mode.*
- #define **MMC\_CLOCK\_26MHZ** (26000000U)  
*MMC card bus frequency 1 in high-speed mode.*
- #define **MMC\_CLOCK\_52MHZ** (52000000U)  
*MMC card bus frequency 2 in high-speed mode.*
- #define **MMC\_CLOCK\_DDR52** (52000000U)  
*MMC card bus frequency in high-speed DDR52 mode.*
- #define **MMC\_CLOCK\_HS200** (200000000U)  
*MMC card bus frequency in high-speed HS200 mode.*
- #define **MMC\_CLOCK\_HS400** (400000000U)  
*MMC card bus frequency in high-speed HS400 mode.*
- #define **SDMMC\_MASK**(bit) (1U << (bit))  
*mask convert*
- #define **SDMMC\_R1\_ALL\_ERROR\_FLAG**  
*R1 all the error flag.*
- #define **SDMMC\_R1\_CURRENT\_STATE**(x) (((x)&0x00001E00U) >> 9U)  
*R1: current state.*
- #define **SDSPI\_R7\_VERSION\_SHIFT** (28U)  
*The bit mask for COMMAND VERSION field in R7.*
- #define **SDSPI\_R7\_VERSION\_MASK** (0xFU)  
*The bit mask for COMMAND VERSION field in R7.*
- #define **SDSPI\_R7\_VOLTAGE\_SHIFT** (8U)  
*The bit shift for VOLTAGE ACCEPTED field in R7.*
- #define **SDSPI\_R7\_VOLTAGE\_MASK** (0xFU)  
*The bit mask for VOLTAGE ACCEPTED field in R7.*

- #define [SDSPI\\_R7\\_VOLTAGE\\_27\\_36\\_MASK](#) (0x1U << SDSPI\_R7\_VOLTAGE\_SHIFT)  
*The bit mask for VOLTAGE 2.7V to 3.6V field in R7.*
- #define [SDSPI\\_R7\\_ECHO\\_SHIFT](#) (0U)  
*The bit shift for ECHO field in R7.*
- #define [SDSPI\\_R7\\_ECHO\\_MASK](#) (0xFFU)  
*The bit mask for ECHO field in R7.*
- #define [SDSPI\\_DATA\\_ERROR\\_TOKEN\\_MASK](#) (0xFU)  
*Data error token mask.*
- #define [SDSPI\\_DATA\\_RESPONSE\\_TOKEN\\_MASK](#) (0x1FU)  
*Mask for data response bits.*
- #define [SDIO\\_CCCR\\_REG\\_NUMBER](#) (0x16U)  
*sdio card cccr register number*
- #define [SDIO\\_IO\\_READY\\_TIMEOUT\\_UNIT](#) (10U)  
*sdio IO ready timeout steps*
- #define [SDIO\\_CMD\\_ARGUMENT\\_RW\\_POS](#) (31U)  
*read/write flag position*
- #define [SDIO\\_CMD\\_ARGUMENT\\_FUNC\\_NUM\\_POS](#) (28U)  
*function number position*
- #define [SDIO\\_DIRECT\\_CMD\\_ARGUMENT\\_RAW\\_POS](#) (27U)  
*direct raw flag position*
- #define [SDIO\\_CMD\\_ARGUMENT\\_REG\\_ADDR\\_POS](#) (9U)  
*direct reg addr position*
- #define [SDIO\\_CMD\\_ARGUMENT\\_REG\\_ADDR\\_MASK](#) (0x1FFFFU)  
*direct reg addr mask*
- #define [SDIO\\_DIRECT\\_CMD\\_DATA\\_MASK](#) (0xFFU)  
*data mask*
- #define [SDIO\\_EXTEND\\_CMD\\_ARGUMENT\\_BLOCK\\_MODE\\_POS](#) (27U)  
*extended command argument block mode bit position*
- #define [SDIO\\_EXTEND\\_CMD\\_ARGUMENT\\_OP\\_CODE\\_POS](#) (26U)  
*extended command argument OP Code bit position*
- #define [SDIO\\_EXTEND\\_CMD\\_BLOCK\\_MODE\\_MASK](#) (0x08000000U)  
*block mode mask*
- #define [SDIO\\_EXTEND\\_CMD\\_OP\\_CODE\\_MASK](#) (0x04000000U)  
*op code mask*
- #define [SDIO\\_EXTEND\\_CMD\\_COUNT\\_MASK](#) (0x1FFU)  
*byte/block count mask*
- #define [SDIO\\_MAX\\_BLOCK\\_SIZE](#) (2048U)  
*max block size*
- #define [SDIO\\_FBR\\_BASE\(x\)](#) ((x)\*0x100U)  
*function basic register*
- #define [SDIO\\_TPL\\_CODE\\_END](#) (0xFFU)  
*tuple end*
- #define [SDIO\\_TPL\\_CODE\\_MANIFID](#) (0x20U)  
*manufacturer ID*
- #define [SDIO\\_TPL\\_CODE\\_FUNCID](#) (0x21U)  
*function ID*
- #define [SDIO\\_TPL\\_CODE\\_FUNCNCE](#) (0x22U)  
*function extension tuple*
- #define [SDIO\\_OCR\\_VOLTAGE\\_WINDOW\\_MASK](#) (0xFFFFU << 8U)  
*sdio ocr voltage window mask*
- #define [SDIO\\_OCR\\_IO\\_NUM\\_MASK](#) (7U << kSDIO\_OcrIONumber)

- *sdio ocr register IO NUMBER mask*
- #define **SDIO\_CCCR\_SUPPORT\_HIGHSPEED** (1U << 9U)
- *UHS timing mode flag.*
- #define **SDIO\_CCCR\_DRIVER\_TYPE\_MASK** (3U << 4U)
- *Driver type flag.*
- #define **SDIO\_CCCR\_ASYNC\_INT\_MASK** (1U)
- *async interrupt flag*
- #define **SDIO\_CCCR\_SUPPORT\_8BIT\_BUS** (1UL << 18U)
- *8 bit data bus flag*
- #define **MMC\_OCR\_V170TO195\_SHIFT** (7U)
- *The bit mask for VOLTAGE WINDOW 1.70V to 1.95V field in OCR.*
- #define **MMC\_OCR\_V170TO195\_MASK** (0x00000080U)
- *The bit mask for VOLTAGE WINDOW 1.70V to 1.95V field in OCR.*
- #define **MMC\_OCR\_V200TO260\_SHIFT** (8U)
- *The bit shift for VOLTAGE WINDOW 2.00V to 2.60V field in OCR.*
- #define **MMC\_OCR\_V200TO260\_MASK** (0x00007F00U)
- *The bit mask for VOLTAGE WINDOW 2.00V to 2.60V field in OCR.*
- #define **MMC\_OCR\_V270TO360\_SHIFT** (15U)
- *The bit shift for VOLTAGE WINDOW 2.70V to 3.60V field in OCR.*
- #define **MMC\_OCR\_V270TO360\_MASK** (0x00FF8000U)
- *The bit mask for VOLTAGE WINDOW 2.70V to 3.60V field in OCR.*
- #define **MMC\_OCR\_ACCESS\_MODE\_SHIFT** (29U)
- *The bit shift for ACCESS MODE field in OCR.*
- #define **MMC\_OCR\_ACCESS\_MODE\_MASK** (0x60000000U)
- *The bit mask for ACCESS MODE field in OCR.*
- #define **MMC\_OCR\_BUSY\_SHIFT** (31U)
- *The bit shift for BUSY field in OCR.*
- #define **MMC\_OCR\_BUSY\_MASK** (1U << MMC\_OCR\_BUSY\_SHIFT)
- *The bit mask for BUSY field in OCR.*
- #define **MMC\_TRANSFER\_SPEED\_FREQUENCY\_UNIT\_SHIFT** (0U)
- *The bit shift for FREQUENCY UNIT field in TRANSFER SPEED(TRAN-SPEED in Extended CSD)*
- #define **MMC\_TRANSFER\_SPEED\_FREQUENCY\_UNIT\_MASK** (0x07U)
- *The bit mask for FREQUENCY UNIT in TRANSFER SPEED.*
- #define **MMC\_TRANSFER\_SPEED\_MULTIPLIER\_SHIFT** (3U)
- *The bit shift for MULTIPLIER field in TRANSFER SPEED.*
- #define **MMC\_TRANSFER\_SPEED\_MULTIPLIER\_MASK** (0x78U)
- *The bit mask for MULTIPLIER field in TRANSFER SPEED.*
- #define **READ\_MMC\_TRANSFER\_SPEED\_FREQUENCY\_UNIT**(CSD) (((CSD).transferSpeed) & **MMC\_TRANSFER\_SPEED\_FREQUENCY\_UNIT\_MASK**) >> **MMC\_TRANSFER\_SPEED\_FREQUENCY\_UNIT\_SHIFT**)
- *Read the value of FREQUENCY UNIT in TRANSFER SPEED.*
- #define **READ\_MMC\_TRANSFER\_SPEED\_MULTIPLIER**(CSD) (((CSD).transferSpeed) & **MMC\_TRANSFER\_SPEED\_MULTIPLIER\_MASK**) >> **MMC\_TRANSFER\_SPEED\_MULTIPLIER\_SHIFT**)
- *Read the value of MULTIPLIER field in TRANSFER SPEED.*
- #define **MMC\_POWER\_CLASS\_4BIT\_MASK** (0x0FU)
- *The power class value bit mask when bus in 4 bit mode.*
- #define **MMC\_POWER\_CLASS\_8BIT\_MASK** (0xF0U)
- *The power class current value bit mask when bus in 8 bit mode.*
- #define **MMC\_CACHE\_CONTROL\_ENABLE** (1U)
- *mmc cache control enable*

- #define **MMC\_CACHE\_TRIGGER\_FLUSH** (1U)  
*mmc cache flush*
- #define **MMC\_DATA\_BUS\_WIDTH\_TYPE\_NUMBER** (3U)  
*The number of data bus width type.*
- #define **MMC\_PARTITION\_CONFIG\_PARTITION\_ACCESS\_SHIFT** (0U)  
*The bit shift for PARTITION ACCESS field in BOOT CONFIG (BOOT\_CONFIG in Extend CSD)*
- #define **MMC\_PARTITION\_CONFIG\_PARTITION\_ACCESS\_MASK** (0x00000007U)  
*The bit mask for PARTITION ACCESS field in BOOT CONFIG.*
- #define **MMC\_PARTITION\_CONFIG\_PARTITION\_ENABLE\_SHIFT** (3U)  
*The bit shift for PARTITION ENABLE field in BOOT CONFIG.*
- #define **MMC\_PARTITION\_CONFIG\_PARTITION\_ENABLE\_MASK** (0x00000038U)  
*The bit mask for PARTITION ENABLE field in BOOT CONFIG.*
- #define **MMC\_PARTITION\_CONFIG\_BOOT\_ACK\_SHIFT** (6U)  
*The bit shift for ACK field in BOOT CONFIG.*
- #define **MMC\_PARTITION\_CONFIG\_BOOT\_ACK\_MASK** (0x00000040U)  
*The bit mask for ACK field in BOOT CONFIG.*
- #define **MMC\_BOOT\_BUS\_CONDITION\_BUS\_WIDTH\_SHIFT** (0U)  
*The bit shift for BOOT BUS WIDTH field in BOOT CONFIG.*
- #define **MMC\_BOOT\_BUS\_CONDITION\_BUS\_WIDTH\_MASK** (3U)  
*The bit mask for BOOT BUS WIDTH field in BOOT CONFIG.*
- #define **MMC\_BOOT\_BUS\_CONDITION\_RESET\_BUS\_CONDITION\_SHIFT** (2U)  
*The bit shift for BOOT BUS WIDTH RESET field in BOOT CONFIG.*
- #define **MMC\_BOOT\_BUS\_CONDITION\_RESET\_BUS\_CONDITION\_MASK** (4U)  
*The bit mask for BOOT BUS WIDTH RESET field in BOOT CONFIG.*
- #define **MMC\_BOOT\_BUS\_CONDITION\_BOOT\_MODE\_SHIFT** (3U)  
*The bit shift for BOOT MODE field in BOOT CONFIG.*
- #define **MMC\_BOOT\_BUS\_CONDITION\_BOOT\_MODE\_MASK** (0x18U)  
*The bit mask for BOOT MODE field in BOOT CONFIG.*
- #define **MMC\_EXTENDED\_CSD\_BYTES** (512U)  
*The length of Extended CSD register, unit as bytes.*
- #define **MMC\_DEFAULT\_RELATIVE\_ADDRESS** (2U)  
*MMC card default relative address.*
- #define **SD\_PRODUCT\_NAME\_BYTES** (5U)  
*SD card product name length united as bytes.*
- #define **SD\_AU\_START\_VALUE** (1U)  
*SD AU start value.*
- #define **SD\_UHS\_AU\_START\_VALUE** (7U)  
*SD UHS AU start value.*
- #define **SD\_TRANSFER\_SPEED\_RATE\_UNIT\_SHIFT** (0U)  
*The bit shift for RATE UNIT field in TRANSFER SPEED.*
- #define **SD\_TRANSFER\_SPEED\_RATE\_UNIT\_MASK** (0x07U)  
*The bit mask for RATE UNIT field in TRANSFER SPEED.*
- #define **SD\_TRANSFER\_SPEED\_TIME\_VALUE\_SHIFT** (2U)  
*The bit shift for TIME VALUE field in TRANSFER SPEED.*
- #define **SD\_TRANSFER\_SPEED\_TIME\_VALUE\_MASK** (0x78U)  
*The bit mask for TIME VALUE field in TRANSFER SPEED.*
- #define **SD\_RD\_TRANSFER\_SPEED\_RATE\_UNIT(x)** (((x.transferSpeed) & **SD\_TRANSFER\_SPEED\_RATE\_UNIT\_MASK**) >> **SD\_TRANSFER\_SPEED\_RATE\_UNIT\_SHIFT**)  
*Read the value of FREQUENCY UNIT in TRANSFER SPEED field.*
- #define **SD\_RD\_TRANSFER\_SPEED\_TIME\_VALUE(x)** (((x.transferSpeed) & **SD\_TRANSFER\_SPEED\_TIME\_VALUE\_MASK**) >> **SD\_TRANSFER\_SPEED\_TIME\_VALUE\_SHIFT**)

- Read the value of *TIME VALUE* in *TRANSFER SPEED* field.
- #define **MMC\_PRODUCT\_NAME\_BYTES** (6U)  
*MMC card product name length united as bytes.*
- #define **MMC\_SWITCH\_COMMAND\_SET\_SHIFT** (0U)  
*The bit shift for *COMMAND SET* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_COMMAND\_SET\_MASK** (0x00000007U)  
*The bit mask for *COMMAND set* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_VALUE\_SHIFT** (8U)  
*The bit shift for *VALUE* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_VALUE\_MASK** (0x0000FF00U)  
*The bit mask for *VALUE* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_BYTE\_INDEX\_SHIFT** (16U)  
*The bit shift for *BYTE INDEX* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_BYTE\_INDEX\_MASK** (0x00FF0000U)  
*The bit mask for *BYTE INDEX* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_ACCESS\_MODE\_SHIFT** (24U)  
*The bit shift for *ACCESS MODE* field in *SWITCH* command.*
- #define **MMC\_SWITCH\_ACCESS\_MODE\_MASK** (0x03000000U)  
*The bit mask for *ACCESS MODE* field in *SWITCH* command.*

## Typedefs

- typedef void(\* **sd\_cd\_t**)(bool isInserted, void \*userData)  
*card detect application callback definition*
- typedef bool(\* **sd\_cd\_status\_t**)(void)  
*card detect status*
- typedef void(\* **sd\_io\_voltage\_func\_t**)(sdmmc\_operation\_voltage\_t voltage)  
*card switch voltage function pointer*
- typedef void(\* **sd\_pwr\_t**)(bool enable)  
*card power control function pointer*
- typedef void(\* **sd\_io\_strength\_t**)(uint32\_t busFreq)  
*card io strength control*
- typedef void(\* **sdio\_int\_t**)(void \*userData)  
*card interrupt function pointer*



## Enumerations

- enum {
  - kStatus\_SDMMC\_NotSupportYet = MAKE\_STATUS(kStatusGroup\_SDMMC, 0U),
  - kStatus\_SDMMC\_TransferFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 1U),
  - kStatus\_SDMMC\_SetCardBlockSizeFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 2U),
  - kStatus\_SDMMC\_HostNotSupport = MAKE\_STATUS(kStatusGroup\_SDMMC, 3U),
  - kStatus\_SDMMC\_CardNotSupport = MAKE\_STATUS(kStatusGroup\_SDMMC, 4U),
  - kStatus\_SDMMC\_AllSendCidFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 5U),
  - kStatus\_SDMMC\_SendRelativeAddressFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 6U),
  - kStatus\_SDMMC\_SendCsdFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 7U),
  - kStatus\_SDMMC\_SelectCardFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 8U),
  - kStatus\_SDMMC\_SendScrFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 9U),
  - kStatus\_SDMMC\_SetDataBusWidthFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 10U),
  - kStatus\_SDMMC\_GoIdleFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 11U),
  - kStatus\_SDMMC\_HandShakeOperationConditionFailed,
  - kStatus\_SDMMC\_SendApplicationCommandFailed,
  - kStatus\_SDMMC\_SwitchFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 14U),
  - kStatus\_SDMMC\_StopTransmissionFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 15U),
  - kStatus\_SDMMC\_WaitWriteCompleteFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 16U),
  - kStatus\_SDMMC\_SetBlockCountFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 17U),
  - kStatus\_SDMMC\_SetRelativeAddressFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 18U),
  - kStatus\_SDMMC\_SwitchBusTimingFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 19U),
  - kStatus\_SDMMC\_SendExtendedCsdFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 20U),
  - kStatus\_SDMMC\_ConfigureBootFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 21U),
  - kStatus\_SDMMC\_ConfigureExtendedCsdFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 22-  
U),
  - kStatus\_SDMMC\_EnableHighCapacityEraseFailed,
  - kStatus\_SDMMC\_SendTestPatternFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 24U),
  - kStatus\_SDMMC\_ReceiveTestPatternFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 25U),
  - kStatus\_SDMMC\_SDIO\_ResponseError = MAKE\_STATUS(kStatusGroup\_SDMMC, 26U),
  - kStatus\_SDMMC\_SDIO\_InvalidArgument,
  - kStatus\_SDMMC\_SDIO\_SendOperationConditionFail,
  - kStatus\_SDMMC\_InvalidVoltage = MAKE\_STATUS(kStatusGroup\_SDMMC, 29U),
  - kStatus\_SDMMC\_SDIO\_SwitchHighSpeedFail = MAKE\_STATUS(kStatusGroup\_SDMMC, 30-  
U),
  - kStatus\_SDMMC\_SDIO\_ReadCISFail = MAKE\_STATUS(kStatusGroup\_SDMMC, 31U),
  - kStatus\_SDMMC\_SDIO\_InvalidCard = MAKE\_STATUS(kStatusGroup\_SDMMC, 32U),
  - kStatus\_SDMMC\_TuningFail = MAKE\_STATUS(kStatusGroup\_SDMMC, 33U),
  - kStatus\_SDMMC\_SwitchVoltageFail = MAKE\_STATUS(kStatusGroup\_SDMMC, 34U),
  - kStatus\_SDMMC\_SwitchVoltage18VFail33VSuccess = MAKE\_STATUS(kStatusGroup\_SDMMC,

- C, 35U),  
 kStatus\_SDMMC\_ReTuningRequest = MAKE\_STATUS(kStatusGroup\_SDMMC, 36U),  
 kStatus\_SDMMC\_SetDriverStrengthFail = MAKE\_STATUS(kStatusGroup\_SDMMC, 37U),  
 kStatus\_SDMMC\_SetPowerClassFail = MAKE\_STATUS(kStatusGroup\_SDMMC, 38U),  
 kStatus\_SDMMC\_HostNotReady = MAKE\_STATUS(kStatusGroup\_SDMMC, 39U),  
 kStatus\_SDMMC\_CardDetectFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 40U),  
 kStatus\_SDMMC\_AuSizeNotSetProperly = MAKE\_STATUS(kStatusGroup\_SDMMC, 41U),  
 kStatus\_SDMMC\_PollingCardIdleFailed = MAKE\_STATUS(kStatusGroup\_SDMMC, 42U) }
- SD/MMC card API's running status.*
- enum {  
 kSDMMC\_SignalLineCmd = 1U,  
 kSDMMC\_SignalLineData0 = 2U,  
 kSDMMC\_SignalLineData1 = 4U,  
 kSDMMC\_SignalLineData2 = 8U,  
 kSDMMC\_SignalLineData3 = 16U,  
 kSDMMC\_SignalLineData4 = 32U,  
 kSDMMC\_SignalLineData5 = 64U,  
 kSDMMC\_SignalLineData6 = 128U,  
 kSDMMC\_SignalLineData7 = 256U }
- sdmmc signal line*
- enum sdmmc\_operation\_voltage\_t {  
 kSDMMC\_OperationVoltageNone = 0U,  
 kSDMMC\_OperationVoltage330V = 1U,  
 kSDMMC\_OperationVoltage300V = 2U,  
 kSDMMC\_OperationVoltage180V = 3U }
- card operation voltage*
- enum {  
 kSDMMC\_BusWidth1Bit = 0U,  
 kSDMMC\_BusWidth4Bit = 1U,  
 kSDMMC\_BusWidth8Bit = 2U }
- card bus width*
- enum { kSDMMC\_Support8BitWidth = 1U }
- sdmmc capability flag*
- enum sd\_detect\_card\_type\_t {  
 kSD\_DetectCardByGpioCD,  
 kSD\_DetectCardByHostCD,  
 kSD\_DetectCardByHostDATA3 }
- sd card detect type*
- enum {  
 kSD\_Inserted = 1U,  
 kSD\_Removed = 0U }
- @ brief SD card detect status*
- enum {  
 kSD\_DAT3PullDown = 0U,  
 kSD\_DAT3PullUp = 1U }
- @ brief SD card detect status*
- enum sd\_io\_voltage\_ctrl\_type\_t {

- ```

kSD_IOVoltageCtrlNotSupport = 0U,
kSD_IOVoltageCtrlByHost = 1U,
kSD_IOVoltageCtrlByGpio = 2U }
    io voltage control type
• enum {
    kSDMMC_R1OutOfRangeFlag = 31,
    kSDMMC_R1AddressErrorFlag = 30,
    kSDMMC_R1BlockLengthErrorFlag = 29,
    kSDMMC_R1EraseSequenceErrorFlag = 28,
    kSDMMC_R1EraseParameterErrorFlag = 27,
    kSDMMC_R1WriteProtectViolationFlag = 26,
    kSDMMC_R1CardIsLockedFlag = 25,
    kSDMMC_R1LockUnlockFailedFlag = 24,
    kSDMMC_R1CommandCrcErrorFlag = 23,
    kSDMMC_R1IllegalCommandFlag = 22,
    kSDMMC_R1CardEccFailedFlag = 21,
    kSDMMC_R1CardControllerErrorFlag = 20,
    kSDMMC_R1ErrorFlag = 19,
    kSDMMC_R1CidCsdOverwriteFlag = 16,
    kSDMMC_R1WriteProtectEraseSkipFlag = 15,
    kSDMMC_R1CardEccDisabledFlag = 14,
    kSDMMC_R1EraseResetFlag = 13,
    kSDMMC_R1ReadyForDataFlag = 8,
    kSDMMC_R1SwitchErrorFlag = 7,
    kSDMMC_R1ApplicationCommandFlag = 5,
    kSDMMC_R1AuthenticationSequenceErrorFlag = 3 }
    Card status bit in R1.
• enum sdmmc_r1_current_state_t {
    kSDMMC_R1StateIdle = 0U,
    kSDMMC_R1StateReady = 1U,
    kSDMMC_R1StateIdentify = 2U,
    kSDMMC_R1StateStandby = 3U,
    kSDMMC_R1StateTransfer = 4U,
    kSDMMC_R1StateSendData = 5U,
    kSDMMC_R1StateReceiveData = 6U,
    kSDMMC_R1StateProgram = 7U,
    kSDMMC_R1StateDisconnect = 8U }
    CURRENT_STATE filed in R1.
• enum {
    kSDSPI_R1InIdleStateFlag = (1U << 0U),
    kSDSPI_R1EraseResetFlag = (1U << 1U),
    kSDSPI_R1IllegalCommandFlag = (1U << 2U),
    kSDSPI_R1CommandCrcErrorFlag = (1U << 3U),
    kSDSPI_R1EraseSequenceErrorFlag = (1U << 4U),
    kSDSPI_R1AddressErrorFlag = (1U << 5U),

```



`kSDSPI_R1ParameterErrorFlag = (1U << 6U) }`

*Error bit in SPI mode R1.*

- enum {
  - `kSDSPI_R2CardLockedFlag = (1U << 0U),`
  - `kSDSPI_R2WriteProtectEraseSkip = (1U << 1U),`
  - `kSDSPI_R2LockUnlockFailed = (1U << 1U),`
  - `kSDSPI_R2ErrorFlag = (1U << 2U),`
  - `kSDSPI_R2CardControllerErrorFlag = (1U << 3U),`
  - `kSDSPI_R2CardEccFailedFlag = (1U << 4U),`
  - `kSDSPI_R2WriteProtectViolationFlag = (1U << 5U),`
  - `kSDSPI_R2EraseParameterErrorFlag = (1U << 6U),`
  - `kSDSPI_R2OutOfRangeFlag = (1U << 7U),`
  - `kSDSPI_R2CsdOverwriteFlag = (1U << 7U) }`

*Error bit in SPI mode R2.*
- enum {
  - `kSDSPI_DataErrorTokenError = (1U << 0U),`
  - `kSDSPI_DataErrorTokenCardControllerError = (1U << 1U),`
  - `kSDSPI_DataErrorTokenCardEccFailed = (1U << 2U),`
  - `kSDSPI_DataErrorTokenOutOfRange = (1U << 3U) }`

*Data Error Token mask bit.*
- enum `sdspi_data_token_t` {
  - `kSDSPI_DataTokenBlockRead = 0xFEU,`
  - `kSDSPI_DataTokenSingleBlockWrite = 0xFEU,`
  - `kSDSPI_DataTokenMultipleBlockWrite = 0xFCU,`
  - `kSDSPI_DataTokenStopTransfer = 0xFDU }`

*Data Token.*
- enum `sdspi_data_response_token_t` {
  - `kSDSPI_DataResponseTokenAccepted = 0x05U,`
  - `kSDSPI_DataResponseTokenCrcError = 0x0BU,`
  - `kSDSPI_DataResponseTokenWriteError = 0x0DU }`

*Data Response Token.*
- enum `sd_command_t` {
  - `kSD_SendRelativeAddress = 3U,`
  - `kSD_Switch = 6U,`
  - `kSD_SendInterfaceCondition = 8U,`
  - `kSD_VoltageSwitch = 11U,`
  - `kSD_SpeedClassControl = 20U,`
  - `kSD_EraseWriteBlockStart = 32U,`
  - `kSD_EraseWriteBlockEnd = 33U,`
  - `kSD_SendTuningBlock = 19U }`

*SD card individual commands.*
- enum `sdspi_command_t` { `kSDSPI_CommandCrc = 59U }`
- enum `sd_application_command_t` {

```

kSD_ApplicationSetBusWdith = 6U,
kSD_ApplicationStatus = 13U,
kSD_ApplicationSendNumberWriteBlocks = 22U,
kSD_ApplicationSetWriteBlockEraseCount = 23U,
kSD_ApplicationSendOperationCondition = 41U,
kSD_ApplicationSetClearCardDetect = 42U,
kSD_ApplicationSendScr = 51U }

```

*SD card individual application commands.*

- enum {
 

```

kSDMMC_CommandClassBasic = (1U << 0U),
kSDMMC_CommandClassBlockRead = (1U << 2U),
kSDMMC_CommandClassBlockWrite = (1U << 4U),
kSDMMC_CommandClassErase = (1U << 5U),
kSDMMC_CommandClassWriteProtect = (1U << 6U),
kSDMMC_CommandClassLockCard = (1U << 7U),
kSDMMC_CommandClassApplicationSpecific = (1U << 8U),
kSDMMC_CommandClassInputOutputMode = (1U << 9U),
kSDMMC_CommandClassSwitch = (1U << 10U) }

```

*SD card command class.*

- enum {
 

```

kSD_OcrPowerUpBusyFlag = 31,
kSD_OcrHostCapacitySupportFlag = 30,
kSD_OcrCardCapacitySupportFlag = kSD_OcrHostCapacitySupportFlag,
kSD_OcrSwitch18RequestFlag = 24,
kSD_OcrSwitch18AcceptFlag = kSD_OcrSwitch18RequestFlag,
kSD_OcrVdd27_28Flag = 15,
kSD_OcrVdd28_29Flag = 16,
kSD_OcrVdd29_30Flag = 17,
kSD_OcrVdd30_31Flag = 18,
kSD_OcrVdd31_32Flag = 19,
kSD_OcrVdd32_33Flag = 20,
kSD_OcrVdd33_34Flag = 21,
kSD_OcrVdd34_35Flag = 22,
kSD_OcrVdd35_36Flag = 23 }

```

*OCR register in SD card.*

- enum {
 

```

kSD_SpecificationVersion1_0 = (1U << 0U),
kSD_SpecificationVersion1_1 = (1U << 1U),
kSD_SpecificationVersion2_0 = (1U << 2U),
kSD_SpecificationVersion3_0 = (1U << 3U) }

```

*SD card specification version number.*

- enum `sd_switch_mode_t` {
 

```

kSD_SwitchCheck = 0U,
kSD_SwitchSet = 1U }

```

*SD card switch mode.*

- enum {

```

kSD_CsdReadBlockPartialFlag = (1U << 0U),
kSD_CsdWriteBlockMisalignFlag = (1U << 1U),
kSD_CsdReadBlockMisalignFlag = (1U << 2U),
kSD_CsdDsrImplementedFlag = (1U << 3U),
kSD_CsdEraseBlockEnabledFlag = (1U << 4U),
kSD_CsdWriteProtectGroupEnabledFlag = (1U << 5U),
kSD_CsdWriteBlockPartialFlag = (1U << 6U),
kSD_CsdFileFormatGroupFlag = (1U << 7U),
kSD_CsdCopyFlag = (1U << 8U),
kSD_CsdPermanentWriteProtectFlag = (1U << 9U),
kSD_CsdTemporaryWriteProtectFlag = (1U << 10U) }

```

*SD card CSD register flags.*

- enum {
 

```

kSD_ScrDataStatusAfterErase = (1U << 0U),
kSD_ScrSdSpecification3 = (1U << 1U) }

```

*SD card SCR register flags.*

- enum {
 

```

kSD_FunctionSDR12Deafult = 0U,
kSD_FunctionSDR25HighSpeed = 1U,
kSD_FunctionSDR50 = 2U,
kSD_FunctionSDR104 = 3U,
kSD_FunctionDDR50 = 4U }

```

*SD timing function number.*

- enum {
 

```

kSD_GroupTimingMode = 0U,
kSD_GroupCommandSystem = 1U,
kSD_GroupDriverStrength = 2U,
kSD_GroupCurrentLimit = 3U }

```

*SD group number.*

- enum `sd_timing_mode_t` {
 

```

kSD_TimingSDR12DefaultMode = 0U,
kSD_TimingSDR25HighSpeedMode = 1U,
kSD_TimingSDR50Mode = 2U,
kSD_TimingSDR104Mode = 3U,
kSD_TimingDDR50Mode = 4U }

```

*SD card timing mode flags.*

- enum `sd_driver_strength_t` {
 

```

kSD_DriverStrengthTypeB = 0U,
kSD_DriverStrengthTypeA = 1U,
kSD_DriverStrengthTypeC = 2U,
kSD_DriverStrengthTypeD = 3U }

```

*SD card driver strength.*

- enum `sd_max_current_t` {
 

```

kSD_CurrentLimit200MA = 0U,
kSD_CurrentLimit400MA = 1U,
kSD_CurrentLimit600MA = 2U,

```

```
kSD_CurrentLimit800MA = 3U }
```

*SD card current limit.*

- enum `sdmhc_command_t` {
  - `kSDMMC_GoIdleState` = 0U,
  - `kSDMMC_AllSendCid` = 2U,
  - `kSDMMC_SetDsr` = 4U,
  - `kSDMMC_SelectCard` = 7U,
  - `kSDMMC_SendCsd` = 9U,
  - `kSDMMC_SendCid` = 10U,
  - `kSDMMC_StopTransmission` = 12U,
  - `kSDMMC_SendStatus` = 13U,
  - `kSDMMC_GoInactiveState` = 15U,
  - `kSDMMC_SetBlockLength` = 16U,
  - `kSDMMC_ReadSingleBlock` = 17U,
  - `kSDMMC_ReadMultipleBlock` = 18U,
  - `kSDMMC_SetBlockCount` = 23U,
  - `kSDMMC_WriteSingleBlock` = 24U,
  - `kSDMMC_WriteMultipleBlock` = 25U,
  - `kSDMMC_ProgramCsd` = 27U,
  - `kSDMMC_SetWriteProtect` = 28U,
  - `kSDMMC_ClearWriteProtect` = 29U,
  - `kSDMMC_SendWriteProtect` = 30U,
  - `kSDMMC_Erase` = 38U,
  - `kSDMMC_LockUnlock` = 42U,
  - `kSDMMC_ApplicationCommand` = 55U,
  - `kSDMMC_GeneralCommand` = 56U,
  - `kSDMMC_ReadOcr` = 58U }

*SD/MMC card common commands.*

- enum {

```

kSDIO_RegCCCRSdioVer = 0x00U,
kSDIO_RegSDVersion = 0x01U,
kSDIO_RegIOEnable = 0x02U,
kSDIO_RegIOReady = 0x03U,
kSDIO_RegIOIntEnable = 0x04U,
kSDIO_RegIOIntPending = 0x05U,
kSDIO_RegIOAbort = 0x06U,
kSDIO_RegBusInterface = 0x07U,
kSDIO_RegCardCapability = 0x08U,
kSDIO_RegCommonCISPointer = 0x09U,
kSDIO_RegBusSuspend = 0x0C,
kSDIO_RegFunctionSelect = 0x0DU,
kSDIO_RegExecutionFlag = 0x0EU,
kSDIO_RegReadyFlag = 0x0FU,
kSDIO_RegFN0BlockSizeLow = 0x10U,
kSDIO_RegFN0BlockSizeHigh = 0x11U,
kSDIO_RegPowerControl = 0x12U,
kSDIO_RegBusSpeed = 0x13U,
kSDIO_RegUHSITimingSupport = 0x14U,
kSDIO_RegDriverStrength = 0x15U,
kSDIO_RegInterruptExtension = 0x16U }

    sdio card cccr register addr
• enum sdio_command_t {
    kSDIO_SendRelativeAddress = 3U,
    kSDIO_SendOperationCondition = 5U,
    kSDIO_SendInterfaceCondition = 8U,
    kSDIO_RWIODirect = 52U,
    kSDIO_RWIOExtended = 53U }

    sdio card individual commands
• enum sdio_func_num_t {
    kSDIO_FunctionNum0,
    kSDIO_FunctionNum1,
    kSDIO_FunctionNum2,
    kSDIO_FunctionNum3,
    kSDIO_FunctionNum4,
    kSDIO_FunctionNum5,
    kSDIO_FunctionNum6,
    kSDIO_FunctionNum7,
    kSDIO_FunctionMemory }

    sdio card individual commands
• enum {

```

```

kSDIO_StatusCmdCRCError = 0x8000U,
kSDIO_StatusIllegalCmd = 0x4000U,
kSDIO_StatusR6Error = 0x2000U,
kSDIO_StatusError = 0x0800U,
kSDIO_StatusFunctionNumError = 0x0200U,
kSDIO_StatusOutOfRange = 0x0100U }
    sdio command response flag
• enum {
    kSDIO_OcrPowerUpBusyFlag = 31,
    kSDIO_OcrIONumber = 28,
    kSDIO_OcrMemPresent = 27,
    kSDIO_OcrVdd20_21Flag = 8,
    kSDIO_OcrVdd21_22Flag = 9,
    kSDIO_OcrVdd22_23Flag = 10,
    kSDIO_OcrVdd23_24Flag = 11,
    kSDIO_OcrVdd24_25Flag = 12,
    kSDIO_OcrVdd25_26Flag = 13,
    kSDIO_OcrVdd26_27Flag = 14,
    kSDIO_OcrVdd27_28Flag = 15,
    kSDIO_OcrVdd28_29Flag = 16,
    kSDIO_OcrVdd29_30Flag = 17,
    kSDIO_OcrVdd30_31Flag = 18,
    kSDIO_OcrVdd31_32Flag = 19,
    kSDIO_OcrVdd32_33Flag = 20,
    kSDIO_OcrVdd33_34Flag = 21,
    kSDIO_OcrVdd34_35Flag = 22,
    kSDIO_OcrVdd35_36Flag = 23 }
    sdio operation condition flag
• enum {
    kSDIO_CCCRSupportDirectCmdDuringDataTrans = (1U << 0U),
    kSDIO_CCCRSupportMultiBlock = (1U << 1U),
    kSDIO_CCCRSupportReadWait = (1U << 2U),
    kSDIO_CCCRSupportSuspendResume = (1U << 3U),
    kSDIO_CCCRSupportIntDuring4BitDataTrans = (1U << 4U),
    kSDIO_CCCRSupportLowSpeed1Bit = (1U << 6U),
    kSDIO_CCCRSupportLowSpeed4Bit = (1U << 7U),
    kSDIO_CCCRSupportMasterPowerControl = (1U << 8U),
    kSDIO_CCCRSupportHighSpeed = (1U << 9U),
    kSDIO_CCCRSupportContinuousSPIInt = (1U << 10U) }
    sdio capability flag
• enum {
    kSDIO_FBRSupportCSA = (1U << 0U),
    kSDIO_FBRSupportPowerSelection = (1U << 1U) }
    sdio fbr flag
• enum sdio_bus_width_t {

```

- ```

kSDIO_DataBus1Bit = 0x00U,
kSDIO_DataBus4Bit = 0x02U,
kSDIO_DataBus8Bit = 0x03U }

```
- sdio bus width*
- enum `mmc_command_t` {
 

```

kMMC_SendOperationCondition = 1U,
kMMC_SetRelativeAddress = 3U,
kMMC_SleepAwake = 5U,
kMMC_Switch = 6U,
kMMC_SendExtendedCsd = 8U,
kMMC_ReadDataUntilStop = 11U,
kMMC_BusTestRead = 14U,
kMMC_SendingBusTest = 19U,
kMMC_WriteDataUntilStop = 20U,
kMMC_SendTuningBlock = 21U,
kMMC_ProgramCid = 26U,
kMMC_EraseGroupStart = 35U,
kMMC_EraseGroupEnd = 36U,
kMMC_FastInputOutput = 39U,
kMMC_GoInterruptState = 40U }

```
- MMC card individual commands.*
- enum `mmc_classified_voltage_t` {
 

```

kMMC_ClassifiedVoltageHigh = 0U,
kMMC_ClassifiedVoltageDual = 1U }

```
- MMC card classified as voltage range.*
- enum `mmc_classified_density_t` { `kMMC_ClassifiedDensityWithin2GB = 0U` }
- MMC card classified as density level.*
- enum `mmc_access_mode_t` {
 

```

kMMC_AccessModeByte = 0U,
kMMC_AccessModeSector = 2U }

```
- MMC card access mode(Access mode in OCR).*
- enum `mmc_voltage_window_t` {
 

```

kMMC_VoltageWindowNone = 0U,
kMMC_VoltageWindow120 = 0x01U,
kMMC_VoltageWindow170to195 = 0x02U,
kMMC_VoltageWindows270to360 = 0x1FFU }

```
- MMC card voltage window(VDD voltage window in OCR).*
- enum `mmc_csd_structure_version_t` {
 

```

kMMC_CsdStrucureVersion10 = 0U,
kMMC_CsdStrucureVersion11 = 1U,
kMMC_CsdStrucureVersion12 = 2U,
kMMC_CsdStrucureVersionInExtcsd = 3U }

```
- CSD structure version(CSD\_STRUCTURE in CSD).*
- enum `mmc_specification_version_t` {

- kMMC\_SpecificationVersion0 = 0U,
- kMMC\_SpecificationVersion1 = 1U,
- kMMC\_SpecificationVersion2 = 2U,
- kMMC\_SpecificationVersion3 = 3U,
- kMMC\_SpecificationVersion4 = 4U }
- MMC card specification version(SPEC\_VERS in CSD).*
- enum {
  - kMMC\_ExtendedCsdRevision10 = 0U,
  - kMMC\_ExtendedCsdRevision11 = 1U,
  - kMMC\_ExtendedCsdRevision12 = 2U,
  - kMMC\_ExtendedCsdRevision13 = 3U,
  - kMMC\_ExtendedCsdRevision14 = 4U,
  - kMMC\_ExtendedCsdRevision15 = 5U,
  - kMMC\_ExtendedCsdRevision16 = 6U,
  - kMMC\_ExtendedCsdRevision17 = 7U }
  - MMC card Extended CSD fix version(EXT\_CSD\_REV in Extended CSD)*
- enum mmc\_command\_set\_t {
  - kMMC\_CommandSetStandard = 0U,
  - kMMC\_CommandSet1 = 1U,
  - kMMC\_CommandSet2 = 2U,
  - kMMC\_CommandSet3 = 3U,
  - kMMC\_CommandSet4 = 4U }
  - MMC card command set(COMMAND\_SET in Extended CSD)*
- enum {
  - kMMC\_SupportAlternateBoot = 1U,
  - kMMC\_SupportDDRBoot = 2U,
  - kMMC\_SupportHighSpeedBoot = 4U }
  - boot support(BOOT\_INFO in Extended CSD)*
- enum mmc\_high\_speed\_timing\_t {
  - kMMC\_HighSpeedTimingNone = 0U,
  - kMMC\_HighSpeedTiming = 1U,
  - kMMC\_HighSpeed200Timing = 2U,
  - kMMC\_HighSpeed400Timing = 3U,
  - kMMC\_EnhanceHighSpeed400Timing = 4U }
  - MMC card high-speed timing(HS\_TIMING in Extended CSD)*
- enum mmc\_data\_bus\_width\_t {
  - kMMC\_DataBusWidth1bit = 0U,
  - kMMC\_DataBusWidth4bit = 1U,
  - kMMC\_DataBusWidth8bit = 2U,
  - kMMC\_DataBusWidth4bitDDR = 5U,
  - kMMC\_DataBusWidth8bitDDR = 6U,
  - kMMC\_DataBusWidth8bitDDRSTROBE = 0x86U }
  - MMC card data bus width(BUS\_WIDTH in Extended CSD)*
- enum mmc\_boot\_partition\_enable\_t {



```

kMMC_BootPartitionEnableNot = 0U,
kMMC_BootPartitionEnablePartition1 = 1U,
kMMC_BootPartitionEnablePartition2 = 2U,
kMMC_BootPartitionEnableUserAera = 7U }

```

*MMC card boot partition enabled(BOOT\_PARTITION\_ENABLE in Extended CSD)*

- enum `mmc_boot_timing_mode_t` {  
`kMMC_BootModeSDRWithDefaultTiming` = 0U,  
`kMMC_BootModeSDRWithHighSpeedTiming` = 1U,  
`kMMC_BootModeDDRTiming` = 2U }

*boot mode configuration Note: HS200 & HS400 is not support during BOOT operation.*

- enum `mmc_boot_partition_wp_t` {  
`kMMC_BootPartitionWPDisable` = 0x50U,  
`kMMC_BootPartitionPwrWPToBothPartition`,  
`kMMC_BootPartitionPermWPToBothPartition` = 0x04U,  
`kMMC_BootPartitionPwrWPToPartition1` = (1U << 7U) | 1U,  
`kMMC_BootPartitionPwrWPToPartition2` = (1U << 7U) | 3U,  
`kMMC_BootPartitionPermWPToPartition1`,  
`kMMC_BootPartitionPermWPToPartition2`,  
`kMMC_BootPartitionPermWPToPartition1PwrWPToPartition2`,  
`kMMC_BootPartitionPermWPToPartition2PwrWPToPartition1` }

*MMC card boot partition write protect configurations All the bits in BOOT\_WP register, except the two R/W bits B\_PERM\_WP\_DIS and B\_PERM\_WP\_EN, shall only be written once per power cycle. The protection mdde intended for both boot areas will be set with a single write.*

- enum {  
`kMMC_BootPartitionNotProtected` = 0U,  
`kMMC_BootPartitionPwrProtected` = 1U,  
`kMMC_BootPartitionPermProtected` = 2U }

*MMC card boot partition write protect status.*

- enum `mmc_access_partition_t` {  
`kMMC_AccessPartitionUserAera` = 0U,  
`kMMC_AccessPartitionBoot1` = 1U,  
`kMMC_AccessPartitionBoot2` = 2U,  
`kMMC_AccessRPMB` = 3U,  
`kMMC_AccessGeneralPurposePartition1` = 4U,  
`kMMC_AccessGeneralPurposePartition2` = 5U,  
`kMMC_AccessGeneralPurposePartition3` = 6U,  
`kMMC_AccessGeneralPurposePartition4` = 7U }

*MMC card partition to be accessed(BOOT\_PARTITION\_ACCESS in Extended CSD)*

- enum {

```

kMMC_CsdReadBlockPartialFlag = (1U << 0U),
kMMC_CsdWriteBlockMisalignFlag = (1U << 1U),
kMMC_CsdReadBlockMisalignFlag = (1U << 2U),
kMMC_CsdDsrImplementedFlag = (1U << 3U),
kMMC_CsdWriteProtectGroupEnabledFlag = (1U << 4U),
kMMC_CsdWriteBlockPartialFlag = (1U << 5U),
kMMC_ContentProtectApplicationFlag = (1U << 6U),
kMMC_CsdFileFormatGroupFlag = (1U << 7U),
kMMC_CsdCopyFlag = (1U << 8U),
kMMC_CsdPermanentWriteProtectFlag = (1U << 9U),
kMMC_CsdTemporaryWriteProtectFlag = (1U << 10U) }

```

*MMC card CSD register flags.*

- enum mmc\_extended\_csd\_access\_mode\_t {
 kMMC\_ExtendedCsdAccessModeCommandSet = 0U,
 kMMC\_ExtendedCsdAccessModeSetBits = 1U,
 kMMC\_ExtendedCsdAccessModeClearBits = 2U,
 kMMC\_ExtendedCsdAccessModeWriteBits = 3U }

*Extended CSD register access mode(Access mode in CMD6).*

- enum mmc\_extended\_csd\_index\_t {
 kMMC\_ExtendedCsdIndexFlushCache = 32U,
 kMMC\_ExtendedCsdIndexCacheControl = 33U,
 kMMC\_ExtendedCsdIndexBootPartitionWP = 173U,
 kMMC\_ExtendedCsdIndexEraseGroupDefinition = 175U,
 kMMC\_ExtendedCsdIndexBootBusConditions = 177U,
 kMMC\_ExtendedCsdIndexBootConfigWP = 178U,
 kMMC\_ExtendedCsdIndexPartitionConfig = 179U,
 kMMC\_ExtendedCsdIndexBusWidth = 183U,
 kMMC\_ExtendedCsdIndexHighSpeedTiming = 185U,
 kMMC\_ExtendedCsdIndexPowerClass = 187U,
 kMMC\_ExtendedCsdIndexCommandSet = 191U }

*EXT CSD byte index.*

- enum {
 kMMC\_DriverStrength0 = 0U,
 kMMC\_DriverStrength1 = 1U,
 kMMC\_DriverStrength2 = 2U,
 kMMC\_DriverStrength3 = 3U,
 kMMC\_DriverStrength4 = 4U }

*mmc driver strength*

- enum mmc\_extended\_csd\_flags\_t {
 kMMC\_ExtCsdExtPartitionSupport = (1 << 0U),
 kMMC\_ExtCsdEnhancePartitionSupport = (1 << 1U),
 kMMC\_ExtCsdPartitioningSupport = (1 << 2U),
 kMMC\_ExtCsdPrgCIDCSDInDDRModeSupport = (1 << 3U),
 kMMC\_ExtCsdBKOpsSupport = (1 << 4U),
 kMMC\_ExtCsdDataTagSupport = (1 << 5U),
 kMMC\_ExtCsdModeOperationCodeSupport = (1 << 6U) }

- mmc extended csd flags*
- enum [mmc\\_boot\\_mode\\_t](#) {  
[kMMC\\_BootModeNormal](#) = 0U,  
[kMMC\\_BootModeAlternative](#) = 1U }  
*MMC card boot mode.*

## common function

### tuning pattern

- [status\\_t SDMMC\\_SelectCard](#) ([sdmmcchost\\_t](#) \*host, [uint32\\_t](#) relativeAddress, bool isSelected)  
*Selects the card to put it into transfer state.*
- [status\\_t SDMMC\\_SendApplicationCommand](#) ([sdmmcchost\\_t](#) \*host, [uint32\\_t](#) relativeAddress)  
*Sends an application command.*
- [status\\_t SDMMC\\_SetBlockCount](#) ([sdmmcchost\\_t](#) \*host, [uint32\\_t](#) blockCount)  
*Sets the block count.*
- [status\\_t SDMMC\\_GoIdle](#) ([sdmmcchost\\_t](#) \*host)  
*Sets the card to be idle state.*
- [status\\_t SDMMC\\_SetBlockSize](#) ([sdmmcchost\\_t](#) \*host, [uint32\\_t](#) blockSize)  
*Sets data block size.*
- [status\\_t SDMMC\\_SetCardInactive](#) ([sdmmcchost\\_t](#) \*host)  
*Sets card to inactive status.*

## Data Structure Documentation

### 68.2.1 struct sd\_detect\_card\_t

#### Data Fields

- [sd\\_detect\\_card\\_type\\_t](#) type  
*card detect type*
- [uint32\\_t cdDebounce\\_ms](#)  
*card detect debounce delay ms*
- [sd\\_cd\\_t](#) callback  
*card inserted callback which is meaningful for interrupt case*
- [sd\\_cd\\_status\\_t](#) cardDetected  
*used to check sd cd status when card detect through GPIO*
- [sd\\_dat3\\_pull\\_t](#) [dat3PullFunc](#)  
*function pointer of DATA3 pull up/down*
- void \* [userData](#)  
*user data*

### 68.2.2 struct sd\_io\_voltage\_t

#### Data Fields

- [sd\\_io\\_voltage\\_ctrl\\_type\\_t](#) type  
*io voltage switch type*

- [sd\\_io\\_voltage\\_func\\_t func](#)  
*io voltage switch function*

### 68.2.3 struct sd\_usr\_param\_t

#### Data Fields

- [sd\\_pwr\\_t pwr](#)  
*power control configuration pointer*
- [sd\\_io\\_strength\\_t ioStrength](#)  
*switch sd io strength*
- [sd\\_io\\_voltage\\_t \\* ioVoltage](#)  
*switch io voltage*
- [sd\\_detect\\_card\\_t \\* cd](#)  
*card detect*
- [uint32\\_t maxFreq](#)  
*board support maximum frequency*
- [uint32\\_t capability](#)  
*board capability flag*

### 68.2.4 struct sdio\_card\_int\_t

#### Data Fields

- [void \\* userData](#)  
*user data*
- [sdio\\_int\\_t cardInterrupt](#)  
*card int call back*

### 68.2.5 struct sdio\_usr\_param\_t

#### Data Fields

- [sd\\_pwr\\_t pwr](#)  
*power control configuration pointer*
- [sd\\_io\\_strength\\_t ioStrength](#)  
*switch sd io strength*
- [sd\\_io\\_voltage\\_t \\* ioVoltage](#)  
*switch io voltage*
- [sd\\_detect\\_card\\_t \\* cd](#)  
*card detect*
- [sdio\\_card\\_int\\_t \\* sdioInt](#)  
*card int*
- [uint32\\_t maxFreq](#)  
*board support maximum frequency*

- uint32\_t [capability](#)  
*board capability flag*

### 68.2.6 struct sdio\_fbr\_t

#### Data Fields

- uint8\_t [flags](#)  
*current io flags*
- uint8\_t [ioStdFunctionCode](#)  
*current io standard function code*
- uint8\_t [ioExtFunctionCode](#)  
*current io extended function code*
- uint32\_t [ioPointerToCIS](#)  
*current io pointer to CIS*
- uint32\_t [ioPointerToCSA](#)  
*current io pointer to CSA*
- uint16\_t [ioBlockSize](#)  
*current io block size*

### 68.2.7 struct sdio\_common\_cis\_t

#### Data Fields

- uint16\_t [mID](#)  
*manufacturer code*
- uint16\_t [mInfo](#)  
*manufacturer information*
- uint8\_t [funcID](#)  
*function ID*
- uint16\_t [fn0MaxBlkSize](#)  
*function 0 max block size*
- uint8\_t [maxTransSpeed](#)  
*max data transfer speed for all function*

### 68.2.8 struct sdio\_func\_cis\_t

#### Data Fields

- uint8\_t [funcID](#)  
*function ID*
- uint8\_t [funcInfo](#)  
*function info*
- uint8\_t [ioVersion](#)  
*level of application specification this io support*

- uint32\_t **cardPSN**  
*product serial number*
- uint32\_t **ioCSASize**  
*available CSA size for io*
- uint8\_t **ioCSAProperty**  
*CSA property.*
- uint16\_t **ioMaxBlockSize**  
*io max transfer data size*
- uint32\_t **ioOCR**  
*io operation condition*
- uint8\_t **ioOPMinPwr**  
*min current in operation mode*
- uint8\_t **ioOPAvgPwr**  
*average current in operation mode*
- uint8\_t **ioOPMaxPwr**  
*max current in operation mode*
- uint8\_t **ioSBMinPwr**  
*min current in standby mode*
- uint8\_t **ioSBAvgPwr**  
*average current in standby mode*
- uint8\_t **ioSBMaxPwr**  
*max current in standby mode*
- uint16\_t **ioMinBandWidth**  
*io min transfer bandwidth*
- uint16\_t **ioOptimumBandWidth**  
*io optimum transfer bandwidth*
- uint16\_t **ioReadyTimeout**  
*timeout value from enable to ready*
- uint16\_t **ioHighCurrentAvgCurrent**  
*the average peak current (mA)  
when IO operating in high current mode*
- uint16\_t **ioHighCurrentMaxCurrent**  
*the max peak current (mA)  
when IO operating in high current mode*
- uint16\_t **ioLowCurrentAvgCurrent**  
*the average peak current (mA)  
when IO operating in lower current mode*
- uint16\_t **ioLowCurrentMaxCurrent**  
*the max peak current (mA)  
when IO operating in lower current mode*

### 68.2.9 struct sd\_status\_t

#### Data Fields

- uint8\_t **busWidth**  
*current buswidth*
- uint8\_t **secureMode**  
*secured mode*

- uint16\_t [cardType](#)  
*sdcard type*
- uint32\_t [protectedSize](#)  
*size of protected area*
- uint8\_t [speedClass](#)  
*speed class of card*
- uint8\_t [performanceMove](#)  
*Performance of move indicated by 1[MB/S]step.*
- uint8\_t [auSize](#)  
*size of AU*
- uint16\_t [eraseSize](#)  
*number of AUs to be erased at a time*
- uint8\_t [eraseTimeout](#)  
*timeout value for erasing areas specified by UNIT OF ERASE AU*
- uint8\_t [eraseOffset](#)  
*fixed offset value added to erase time*
- uint8\_t [uhsSpeedGrade](#)  
*speed grade for UHS mode*
- uint8\_t [uhsAuSize](#)  
*size of AU for UHS mode*

### 68.2.10 struct sd\_cid\_t

#### Data Fields

- uint8\_t [manufacturerID](#)  
*Manufacturer ID [127:120].*
- uint16\_t [applicationID](#)  
*OEM/Application ID [119:104].*
- uint8\_t [productName](#) [[SD\\_PRODUCT\\_NAME\\_BYTES](#)]  
*Product name [103:64].*
- uint8\_t [productVersion](#)  
*Product revision [63:56].*
- uint32\_t [productSerialNumber](#)  
*Product serial number [55:24].*
- uint16\_t [manufacturerData](#)  
*Manufacturing date [19:8].*

### 68.2.11 struct sd\_csd\_t

#### Data Fields

- uint8\_t [csdStructure](#)  
*CSD structure [127:126].*
- uint8\_t [dataReadAccessTime1](#)  
*Data read access-time-1 [119:112].*
- uint8\_t [dataReadAccessTime2](#)

- *Data read access-time-2 in clock cycles (NSAC\*100) [111:104].*
- uint8\_t [transferSpeed](#)  
*Maximum data transfer rate [103:96].*
- uint16\_t [cardCommandClass](#)  
*Card command classes [95:84].*
- uint8\_t [readBlockLength](#)  
*Maximum read data block length [83:80].*
- uint16\_t [flags](#)  
*Flags in \_sd\_csd\_flag.*
- uint32\_t [deviceSize](#)  
*Device size [73:62].*
- uint8\_t [readCurrentVddMin](#)  
*Maximum read current at VDD min [61:59].*
- uint8\_t [readCurrentVddMax](#)  
*Maximum read current at VDD max [58:56].*
- uint8\_t [writeCurrentVddMin](#)  
*Maximum write current at VDD min [55:53].*
- uint8\_t [writeCurrentVddMax](#)  
*Maximum write current at VDD max [52:50].*
- uint8\_t [deviceSizeMultiplier](#)  
*Device size multiplier [49:47].*
- uint8\_t [eraseSectorSize](#)  
*Erase sector size [45:39].*
- uint8\_t [writeProtectGroupSize](#)  
*Write protect group size [38:32].*
- uint8\_t [writeSpeedFactor](#)  
*Write speed factor [28:26].*
- uint8\_t [writeBlockLength](#)  
*Maximum write data block length [25:22].*
- uint8\_t [fileFormat](#)  
*File format [11:10].*

## 68.2.12 struct sd\_scr\_t

### Data Fields

- uint8\_t [scrStructure](#)  
*SCR Structure [63:60].*
- uint8\_t [sdSpecification](#)  
*SD memory card specification version [59:56].*
- uint16\_t [flags](#)  
*SCR flags in \_sd\_scr\_flag.*
- uint8\_t [sdSecurity](#)  
*Security specification supported [54:52].*
- uint8\_t [sdBusWidths](#)  
*Data bus widths supported [51:48].*
- uint8\_t [extendedSecurity](#)  
*Extended security support [46:43].*
- uint8\_t [commandSupport](#)



- Command support bits [33:32] 33-support CMD23, 32-support cmd20.
- uint32\_t [reservedForManufacturer](#)  
*reserved for manufacturer usage [31:0]*

### 68.2.13 struct mmc\_cid\_t

#### Data Fields

- uint8\_t [manufacturerID](#)  
*Manufacturer ID.*
- uint16\_t [applicationID](#)  
*OEM/Application ID.*
- uint8\_t [productName](#) [MMC\_PRODUCT\_NAME\_BYTES]  
*Product name.*
- uint8\_t [productVersion](#)  
*Product revision.*
- uint32\_t [productSerialNumber](#)  
*Product serial number.*
- uint8\_t [manufacturerData](#)  
*Manufacturing date.*

### 68.2.14 struct mmc\_csd\_t

#### Data Fields

- uint8\_t [csdStructureVersion](#)  
*CSD structure [127:126].*
- uint8\_t [systemSpecificationVersion](#)  
*System specification version [125:122].*
- uint8\_t [dataReadAccessTime1](#)  
*Data read access-time 1 [119:112].*
- uint8\_t [dataReadAccessTime2](#)  
*Data read access-time 2 in CLOCK cycles (NSAC\*100) [111:104].*
- uint8\_t [transferSpeed](#)  
*Max.*
- uint16\_t [cardCommandClass](#)  
*card command classes [95:84]*
- uint8\_t [readBlockLength](#)  
*Max.*
- uint16\_t [flags](#)  
*Contain flags in \_mmc\_csd\_flag.*
- uint16\_t [deviceSize](#)  
*Device size [73:62].*
- uint8\_t [readCurrentVddMin](#)  
*Max.*
- uint8\_t [readCurrentVddMax](#)  
*Max.*

- uint8\_t [writeCurrentVddMin](#)  
*Max.*
- uint8\_t [writeCurrentVddMax](#)  
*Max.*
- uint8\_t [deviceSizeMultiplier](#)  
*Device size multiplier [49:47].*
- uint8\_t [eraseGroupSize](#)  
*Erase group size [46:42].*
- uint8\_t [eraseGroupSizeMultiplier](#)  
*Erase group size multiplier [41:37].*
- uint8\_t [writeProtectGroupSize](#)  
*Write protect group size [36:32].*
- uint8\_t [defaultEcc](#)  
*Manufacturer default ECC [30:29].*
- uint8\_t [writeSpeedFactor](#)  
*Write speed factor [28:26].*
- uint8\_t [maxWriteBlockLength](#)  
*Max.*
- uint8\_t [fileFormat](#)  
*File format [11:10].*
- uint8\_t [eccCode](#)  
*ECC code [9:8].*

#### 68.2.14.0.0.58 Field Documentation

##### 68.2.14.0.0.58.1 uint8\_t mmc\_csd\_t::transferSpeed

bus clock frequency [103:96]

##### 68.2.14.0.0.58.2 uint8\_t mmc\_csd\_t::readBlockLength

read data block length [83:80]

##### 68.2.14.0.0.58.3 uint8\_t mmc\_csd\_t::readCurrentVddMin

read current @ VDD min [61:59]

##### 68.2.14.0.0.58.4 uint8\_t mmc\_csd\_t::readCurrentVddMax

read current @ VDD max [58:56]

##### 68.2.14.0.0.58.5 uint8\_t mmc\_csd\_t::writeCurrentVddMin

write current @ VDD min [55:53]

##### 68.2.14.0.0.58.6 uint8\_t mmc\_csd\_t::writeCurrentVddMax

write current @ VDD max [52:50]

**68.2.14.0.0.58.7 uint8\_t mmc\_csd\_t::maxWriteBlockLength**

write data block length [25:22]

**68.2.15 struct mmc\_extended\_csd\_t****Data Fields**

- uint8\_t [cacheCtrl](#)  
    *< secure removal type [16]*
- uint8\_t [partitionAttribute](#)  
    *< power off notification [34]*
- uint8\_t [userWP](#)  
    *< max enhance area size [159-157]*
- uint8\_t [bootPartitionWP](#)  
    *boot write protect register [173]*
- uint8\_t [bootWPStatus](#)  
    *boot write protect status register [174]*
- uint8\_t [highDensityEraseGroupDefinition](#)  
    *High-density erase group definition [175].*
- uint8\_t [bootDataBusConditions](#)  
    *Boot bus conditions [177].*
- uint8\_t [bootConfigProtect](#)  
    *Boot config protection [178].*
- uint8\_t [partitionConfig](#)  
    *Boot configuration [179].*
- uint8\_t [eraseMemoryContent](#)  
    *Erased memory content [181].*
- uint8\_t [dataBusWidth](#)  
    *Data bus width mode [183].*
- uint8\_t [highSpeedTiming](#)  
    *High-speed interface timing [185].*
- uint8\_t [powerClass](#)  
    *Power class [187].*
- uint8\_t [commandSetRevision](#)  
    *Command set revision [189].*
- uint8\_t [commandSet](#)  
    *Command set [191].*
- uint8\_t [extendedCsdVersion](#)  
    *Extended CSD revision [192].*
- uint8\_t [csdStructureVersion](#)  
    *CSD structure version [194].*
- uint8\_t [cardType](#)  
    *Card Type [196].*
- uint8\_t [ioDriverStrength](#)  
    *IO driver strength [197].*
- uint8\_t [powerClass52MHz195V](#)  
    *< out of interrupt busy timing [198]*
- uint8\_t [powerClass26MHz195V](#)

- *Power Class for 26MHz @ 1.95V [201].*  
uint8\_t [powerClass52MHz360V](#)
- *Power Class for 52MHz @ 3.6V [202].*  
uint8\_t [powerClass26MHz360V](#)
- *Power Class for 26MHz @ 3.6V [203].*  
uint8\_t [minimumReadPerformance4Bit26MHz](#)
- *Minimum Read Performance for 4bit at 26MHz [205].*  
uint8\_t [minimumWritePerformance4Bit26MHz](#)
- *Minimum Write Performance for 4bit at 26MHz [206].*  
uint8\_t [minimumReadPerformance8Bit26MHz4Bit52MHz](#)
- *Minimum read Performance for 8bit at 26MHz/4bit @52MHz [207].*  
uint8\_t [minimumWritePerformance8Bit26MHz4Bit52MHz](#)
- *Minimum Write Performance for 8bit at 26MHz/4bit @52MHz [208].*  
uint8\_t [minimumReadPerformance8Bit52MHz](#)
- *Minimum Read Performance for 8bit at 52MHz [209].*  
uint8\_t [minimumWritePerformance8Bit52MHz](#)
- *Minimum Write Performance for 8bit at 52MHz [210].*  
uint32\_t [sectorCount](#)
- *Sector Count [215:212].*  
uint8\_t [sleepAwakeTimeout](#)
- *< sleep notification timeout [216]*  
uint8\_t [sleepCurrentVCCQ](#)
- *< Production state awareness timeout [218]*  
uint8\_t [sleepCurrentVCC](#)
- *Sleep current (VCC) [220].*  
uint8\_t [highCapacityWriteProtectGroupSize](#)
- *High-capacity write protect group size [221].*  
uint8\_t [reliableWriteSectorCount](#)
- *Reliable write sector count [222].*  
uint8\_t [highCapacityEraseTimeout](#)
- *High-capacity erase timeout [223].*  
uint8\_t [highCapacityEraseUnitSize](#)
- *High-capacity erase unit size [224].*  
uint8\_t [accessSize](#)
- *Access size [225].*  
uint8\_t [minReadPerformance8bitAt52MHZDDR](#)
- *< secure trim multiplier[229]*  
uint8\_t [minWritePerformance8bitAt52MHZDDR](#)
- *Minimum write performance for 8bit at DDR 52MHZ[235].*  
uint8\_t [powerClass200MHZVCCQ130VVCC360V](#)
- *power class for 200MHZ, at VCCQ= 1.3V,VCC=3.6V[236]*  
uint8\_t [powerClass200MHZVCCQ195VVCC360V](#)
- *power class for 200MHZ, at VCCQ= 1.95V,VCC=3.6V[237]*  
uint8\_t [powerClass52MHZDDR195V](#)
- *power class for 52MHZ,DDR at Vcc 1.95V[238]*  
uint8\_t [powerClass52MHZDDR360V](#)
- *power class for 52MHZ,DDR at Vcc 3.6V[239]*  
uint32\_t [genericCMD6Timeout](#)
- *< 1st initialization time after partitioning[241]*  
uint32\_t [cacheSize](#)
- *cache size[252-249]*

- uint8\_t [powerClass200MHZDDR360V](#)  
*power class for 200MHZ, DDR at VCC=2.6V[253]*
- uint8\_t [extPartitionSupport](#)  
*< fw VERSION [261-254]*
- uint8\_t [supportedCommandSet](#)  
*< large unit size[495]*

#### 68.2.15.0.0.59 Field Documentation

##### 68.2.15.0.0.59.1 uint8\_t mmc\_extended\_csd\_t::cacheCtrl

- < product state awareness enablement[17]
- < max preload data size[21-18]
- < pre-load data size[25-22]
- < FFU status [26]
- < mode operation code[29]
- < mode config [30] control to turn on/off cache[33]

##### 68.2.15.0.0.59.2 uint8\_t mmc\_extended\_csd\_t::partitionAttribute

- < packed cmd fail index [35]
- < packed cmd status[36]
- < context configuration[51-37]
- < extended partitions attribut[53-52]
- < exception events status[55-54]
- < exception events control[57-56]
- < number of group to be released[58]
- < class 6 command control[59]
- < 1st initialization after disabling sector size emu[60]
- < sector size[61]
- < sector size emulation[62]
- < native sector size[63]
- < period wakeup [131]
- < package case temperature is controlled[132]
- < production state awareness[133]
- < enhanced user data start addr [139-136]
- < enhanced user data area size[142-140]
- < general purpose partition size[154-143] partition attribute [156]

**68.2.15.0.0.59.3 uint8\_t mmc\_extended\_csd\_t::userWP**

- < HPI management [161]
- < write reliability parameter register[166]
- < write reliability setting register[167]
- < RPMB size multi [168]
- < FW configuration[169] user write protect register[171]

**68.2.15.0.0.59.4 uint8\_t mmc\_extended\_csd\_t::powerClass52MHz195V**

- < partition switch timing [199] Power Class for 52MHz @ 1.95V [200]

**68.2.15.0.0.59.5 uint8\_t mmc\_extended\_csd\_t::sleepAwakeTimeout**

- Sleep/awake timeout [217]

**68.2.15.0.0.59.6 uint8\_t mmc\_extended\_csd\_t::sleepCurrentVCCQ**

- Sleep current (VCCQ) [219]

**68.2.15.0.0.59.7 uint8\_t mmc\_extended\_csd\_t::minReadPerformance8bitAt52MHZDDR**

- < secure erase multiplier[230]
- < secure feature support[231]
- < trim multiplier[232] Minimum read performance for 8bit at DDR 52MHZ[234]

**68.2.15.0.0.59.8 uint32\_t mmc\_extended\_csd\_t::genericCMD6Timeout**

- < correct prg sectors number[245-242]
- < background operations status[246]
- < power off notification timeout[247] generic CMD6 timeout[248]

**68.2.15.0.0.59.9 uint8\_t mmc\_extended\_csd\_t::extPartitionSupport**

- < device version[263-262]
- < optimal trim size[264]
- < optimal write size[265]
- < optimal read size[266]
- < pre EOL information[267]
- < device life time estimation typeA[268]
- < device life time estimation typeB[269]
- < number of FW sectors correctly programmed[305-302]

< FFU argument[490-487]  
 < operation code timeout[491]  
 < support mode [493] extended partition attribute support[494]

#### 68.2.15.0.0.59.10 uint8\_t mmc\_extended\_csd\_t::supportedCommandSet

< context management capability[496]  
 < tag resource size[497]  
 < tag unit size[498]  
 < max packed write cmd[500]  
 < max packed read cmd[501]  
 < HPI feature[503] Supported Command Sets [504]

#### 68.2.16 struct mmc\_extended\_csd\_config\_t

##### Data Fields

- [mmc\\_command\\_set\\_t](#) commandSet  
*Command set.*
- uint8\_t [ByteValue](#)  
*The value to set.*
- uint8\_t [ByteIndex](#)  
*The byte index in Extended CSD(mmc\_extended\_csd\_index\_t)*
- [mmc\\_extended\\_csd\\_access\\_mode\\_t](#) accessMode  
*Access mode.*

#### 68.2.17 struct mmc\_boot\_config\_t

##### Data Fields

- [mmc\\_boot\\_mode\\_t](#) bootMode  
*mmc boot mode*
- bool [enableBootAck](#)  
*Enable boot ACK.*
- [mmc\\_boot\\_partition\\_enable\\_t](#) bootPartition  
*Boot partition.*
- [mmc\\_boot\\_timing\\_mode\\_t](#) bootTimingMode  
*boot mode*
- [mmc\\_data\\_bus\\_width\\_t](#) bootDataBusWidth  
*Boot data bus width.*
- bool [retainBootbusCondition](#)  
*If retain boot bus width and boot mode conditions.*
- bool [pwrBootConfigProtection](#)

- Disable the change of boot configuration register bits from at this point until next power cycle or next H/W reset operation
- bool [premBootConfigProtection](#)  
Disable the change of boot configuration register bits permanently.
- [mmc\\_boot\\_partition\\_wp\\_t](#) [bootPartitionWP](#)  
boot partition write protect configurations

## Macro Definition Documentation

**68.3.1** `#define SDMMC_LOG( format, ... )`

**68.3.2** `#define READ_MMC_TRANSFER_SPEED_FREQUENCY_UNIT( CSD ) (((CSD).transferSpeed) & MMC_TRANSFER_SPEED_FREQUENCY_UNIT_MASK) >> MMC_TRANSFER_SPEED_FREQUENCY_UNIT_SHIFT)`

**68.3.3** `#define READ_MMC_TRANSFER_SPEED_MULTIPLIER( CSD ) (((CSD).transferSpeed) & MMC_TRANSFER_SPEED_MULTIPLIER_MASK) >> MMC_TRANSFER_SPEED_MULTIPLIER_SHIFT)`

**68.3.4** `#define MMC_EXTENDED_CSD_BYTES (512U)`

**68.3.5** `#define SD_PRODUCT_NAME_BYTES (5U)`

**68.3.6** `#define MMC_PRODUCT_NAME_BYTES (6U)`

**68.3.7** `#define MMC_SWITCH_COMMAND_SET_SHIFT (0U)`

**68.3.8** `#define MMC_SWITCH_COMMAND_SET_MASK (0x00000007U)`

## Enumeration Type Documentation

**68.4.1** `anonymous enum`

Enumerator

*kStatus\_SDMMC\_NotSupportYet* Haven't supported.  
*kStatus\_SDMMC\_TransferFailed* Send command failed.  
*kStatus\_SDMMC\_SetCardBlockSizeFailed* Set block size failed.  
*kStatus\_SDMMC\_HostNotSupport* Host doesn't support.  
*kStatus\_SDMMC\_CardNotSupport* Card doesn't support.  
*kStatus\_SDMMC\_AllSendCidFailed* Send CID failed.  
*kStatus\_SDMMC\_SendRelativeAddressFailed* Send relative address failed.  
*kStatus\_SDMMC\_SendCsdFailed* Send CSD failed.



*kStatus\_SDMMC\_SelectCardFailed* Select card failed.  
*kStatus\_SDMMC\_SendScrFailed* Send SCR failed.  
*kStatus\_SDMMC\_SetDataBusWidthFailed* Set bus width failed.  
*kStatus\_SDMMC\_GoIdleFailed* Go idle failed.  
*kStatus\_SDMMC\_HandShakeOperationConditionFailed* Send Operation Condition failed.  
*kStatus\_SDMMC\_SendApplicationCommandFailed* Send application command failed.  
*kStatus\_SDMMC\_SwitchFailed* Switch command failed.  
*kStatus\_SDMMC\_StopTransmissionFailed* Stop transmission failed.  
*kStatus\_SDMMC\_WaitWriteCompleteFailed* Wait write complete failed.  
*kStatus\_SDMMC\_SetBlockCountFailed* Set block count failed.  
*kStatus\_SDMMC\_SetRelativeAddressFailed* Set relative address failed.  
*kStatus\_SDMMC\_SwitchBusTimingFailed* Switch high speed failed.  
*kStatus\_SDMMC\_SendExtendedCsdFailed* Send EXT\_CSD failed.  
*kStatus\_SDMMC\_ConfigureBootFailed* Configure boot failed.  
*kStatus\_SDMMC\_ConfigureExtendedCsdFailed* Configure EXT\_CSD failed.  
*kStatus\_SDMMC\_EnableHighCapacityEraseFailed* Enable high capacity erase failed.  
*kStatus\_SDMMC\_SendTestPatternFailed* Send test pattern failed.  
*kStatus\_SDMMC\_ReceiveTestPatternFailed* Receive test pattern failed.  
*kStatus\_SDMMC\_SDIO\_ResponseError* sdio response error  
*kStatus\_SDMMC\_SDIO\_InvalidArgument* sdio invalid argument response error  
*kStatus\_SDMMC\_SDIO\_SendOperationConditionFail* sdio send operation condition fail  
*kStatus\_SDMMC\_InvalidVoltage* invaild voltage  
*kStatus\_SDMMC\_SDIO\_SwitchHighSpeedFail* switch to high speed fail  
*kStatus\_SDMMC\_SDIO\_ReadCISFail* read CIS fail  
*kStatus\_SDMMC\_SDIO\_InvalidCard* invaild SDIO card  
*kStatus\_SDMMC\_TuningFail* tuning fail  
*kStatus\_SDMMC\_SwitchVoltageFail* switch voltage fail  
*kStatus\_SDMMC\_SwitchVoltage18VFail33VSuccess* switch voltage fail  
*kStatus\_SDMMC\_ReTuningRequest* retuning request  
*kStatus\_SDMMC\_SetDriverStrengthFail* set driver strength fail  
*kStatus\_SDMMC\_SetPowerClassFail* set power class fail  
*kStatus\_SDMMC\_HostNotReady* host controller not ready  
*kStatus\_SDMMC\_CardDetectFailed* card detect failed  
*kStatus\_SDMMC\_AuSizeNotSetProperly* AU size not set properly.  
*kStatus\_SDMMC\_PollingCardIdleFailed* polling card idle status failed

## 68.4.2 anonymous enum

Enumerator

*kSDMMC\_SignalLineCmd* cmd line  
*kSDMMC\_SignalLineData0* data line  
*kSDMMC\_SignalLineData1* data line  
*kSDMMC\_SignalLineData2* data line

*kSDMMC\_SignalLineData3* data line  
*kSDMMC\_SignalLineData4* data line  
*kSDMMC\_SignalLineData5* data line  
*kSDMMC\_SignalLineData6* data line  
*kSDMMC\_SignalLineData7* data line

### 68.4.3 enum sdmmc\_operation\_voltage\_t

Enumerator

*kSDMMC\_OperationVoltageNone* indicate current voltage setting is not setting by suser  
*kSDMMC\_OperationVoltage330V* card operation voltage around 3.3v  
*kSDMMC\_OperationVoltage300V* card operation voltage around 3.0v  
*kSDMMC\_OperationVoltage180V* card operation voltage around 1.8v

### 68.4.4 anonymous enum

Enumerator

*kSDMMC\_BusWdith1Bit* card bus 1 width  
*kSDMMC\_BusWdith4Bit* card bus 4 width  
*kSDMMC\_BusWdith8Bit* card bus 8 width

### 68.4.5 anonymous enum

Enumerator

*kSDMMC\_Support8BitWidth* 8 bit data width capability

### 68.4.6 enum sd\_detect\_card\_type\_t

Enumerator

*kSD\_DetectCardByGpioCD* sd card detect by CD pin through GPIO  
*kSD\_DetectCardByHostCD* sd card detect by CD pin through host  
*kSD\_DetectCardByHostDATA3* sd card detect by DAT3 pin through host

### 68.4.7 anonymous enum

Enumerator

*kSD\_Inserted* card is inserted

***kSD\_Removed*** card is removed

#### 68.4.8 anonymous enum

Enumerator

***kSD\_DAT3PullDown*** data3 pull down

***kSD\_DAT3PullUp*** data3 pull up

#### 68.4.9 enum sd\_io\_voltage\_ctrl\_type\_t

Enumerator

***kSD\_IOVoltageCtrlNotSupport*** io voltage control not support

***kSD\_IOVoltageCtrlByHost*** io voltage control by host

***kSD\_IOVoltageCtrlByGpio*** io voltage control by gpio

#### 68.4.10 anonymous enum

Enumerator

***kSDMMC\_R1OutOfRangeFlag*** Out of range status bit.

***kSDMMC\_R1AddressErrorFlag*** Address error status bit.

***kSDMMC\_R1BlockLengthErrorFlag*** Block length error status bit.

***kSDMMC\_R1EraseSequenceErrorFlag*** Erase sequence error status bit.

***kSDMMC\_R1EraseParameterErrorFlag*** Erase parameter error status bit.

***kSDMMC\_R1WriteProtectViolationFlag*** Write protection violation status bit.

***kSDMMC\_R1CardIsLockedFlag*** Card locked status bit.

***kSDMMC\_R1LockUnlockFailedFlag*** lock/unlock error status bit

***kSDMMC\_R1CommandCrcErrorFlag*** CRC error status bit.

***kSDMMC\_R1IllegalCommandFlag*** Illegal command status bit.

***kSDMMC\_R1CardEccFailedFlag*** Card ecc error status bit.

***kSDMMC\_R1CardControllerErrorFlag*** Internal card controller error status bit.

***kSDMMC\_R1ErrorFlag*** A general or an unknown error status bit.

***kSDMMC\_R1CidCsdOverwriteFlag*** Cid/csd overwrite status bit.

***kSDMMC\_R1WriteProtectEraseSkipFlag*** Write protection erase skip status bit.

***kSDMMC\_R1CardEccDisabledFlag*** Card ecc disabled status bit.

***kSDMMC\_R1EraseResetFlag*** Erase reset status bit.

***kSDMMC\_R1ReadyForDataFlag*** Ready for data status bit.

***kSDMMC\_R1SwitchErrorFlag*** Switch error status bit.

***kSDMMC\_R1ApplicationCommandFlag*** Application command enabled status bit.

***kSDMMC\_R1AuthenticationSequenceErrorFlag*** error in the sequence of authentication process

### 68.4.11 enum sdmmc\_r1\_current\_state\_t

Enumerator

*kSDMMC\_R1StateIdle* R1: current state: idle.  
*kSDMMC\_R1StateReady* R1: current state: ready.  
*kSDMMC\_R1StateIdentify* R1: current state: identification.  
*kSDMMC\_R1StateStandby* R1: current state: standby.  
*kSDMMC\_R1StateTransfer* R1: current state: transfer.  
*kSDMMC\_R1StateSendData* R1: current state: sending data.  
*kSDMMC\_R1StateReceiveData* R1: current state: receiving data.  
*kSDMMC\_R1StateProgram* R1: current state: programming.  
*kSDMMC\_R1StateDisconnect* R1: current state: disconnect.

### 68.4.12 anonymous enum

Enumerator

*kSDSPI\_R1InIdleStateFlag* In idle state.  
*kSDSPI\_R1EraseResetFlag* Erase reset.  
*kSDSPI\_R1IllegalCommandFlag* Illegal command.  
*kSDSPI\_R1CommandCrcErrorFlag* Com crc error.  
*kSDSPI\_R1EraseSequenceErrorFlag* Erase sequence error.  
*kSDSPI\_R1AddressErrorFlag* Address error.  
*kSDSPI\_R1ParameterErrorFlag* Parameter error.

### 68.4.13 anonymous enum

Enumerator

*kSDSPI\_R2CardLockedFlag* Card is locked.  
*kSDSPI\_R2WriteProtectEraseSkip* Write protect erase skip.  
*kSDSPI\_R2LockUnlockFailed* Lock/unlock command failed.  
*kSDSPI\_R2ErrorFlag* Unknown error.  
*kSDSPI\_R2CardControllerErrorFlag* Card controller error.  
*kSDSPI\_R2CardEccFailedFlag* Card ecc failed.  
*kSDSPI\_R2WriteProtectViolationFlag* Write protect violation.  
*kSDSPI\_R2EraseParameterErrorFlag* Erase parameter error.  
*kSDSPI\_R2OutOfRangeFlag* Out of range.  
*kSDSPI\_R2CsdOverwriteFlag* CSD overwrite.

#### 68.4.14 anonymous enum

Enumerator

*kSDSPI\_DataErrorTokenError* Data error.  
*kSDSPI\_DataErrorTokenCardControllerError* Card controller error.  
*kSDSPI\_DataErrorTokenCardEccFailed* Card ecc error.  
*kSDSPI\_DataErrorTokenOutOfRange* Out of range.

#### 68.4.15 enum sdspi\_data\_token\_t

Enumerator

*kSDSPI\_DataTokenBlockRead* Single block read, multiple block read.  
*kSDSPI\_DataTokenSingleBlockWrite* Single block write.  
*kSDSPI\_DataTokenMultipleBlockWrite* Multiple block write.  
*kSDSPI\_DataTokenStopTransfer* Stop transmission.

#### 68.4.16 enum sdspi\_data\_response\_token\_t

Enumerator

*kSDSPI\_DataResponseTokenAccepted* Data accepted.  
*kSDSPI\_DataResponseTokenCrcError* Data rejected due to CRC error.  
*kSDSPI\_DataResponseTokenWriteError* Data rejected due to write error.

#### 68.4.17 enum sd\_command\_t

Enumerator

*kSD\_SendRelativeAddress* Send Relative Address.  
*kSD\_Switch* Switch Function.  
*kSD\_SendInterfaceCondition* Send Interface Condition.  
*kSD\_VoltageSwitch* Voltage Switch.  
*kSD\_SpeedClassControl* Speed Class control.  
*kSD\_EraseWriteBlockStart* Write Block Start.  
*kSD\_EraseWriteBlockEnd* Write Block End.  
*kSD\_SendTuningBlock* Send Tuning Block.

### 68.4.18 enum sdspi\_command\_t

Enumerator

*kSDSPI\_CommandCrc* Command crc protection on/off.

### 68.4.19 enum sd\_application\_command\_t

Enumerator

*kSD\_ApplicationSetBusWidth* Set Bus Width.

*kSD\_ApplicationStatus* Send SD status.

*kSD\_ApplicationSendNumberWriteBlocks* Send Number Of Written Blocks.

*kSD\_ApplicationSetWriteBlockEraseCount* Set Write Block Erase Count.

*kSD\_ApplicationSendOperationCondition* Send Operation Condition.

*kSD\_ApplicationSetClearCardDetect* Set Connect/Disconnect pull up on detect pin.

*kSD\_ApplicationSendScr* Send Scr.

### 68.4.20 anonymous enum

Enumerator

*kSDMMC\_CommandClassBasic* Card command class 0.

*kSDMMC\_CommandClassBlockRead* Card command class 2.

*kSDMMC\_CommandClassBlockWrite* Card command class 4.

*kSDMMC\_CommandClassErase* Card command class 5.

*kSDMMC\_CommandClassWriteProtect* Card command class 6.

*kSDMMC\_CommandClassLockCard* Card command class 7.

*kSDMMC\_CommandClassApplicationSpecific* Card command class 8.

*kSDMMC\_CommandClassInputOutputMode* Card command class 9.

*kSDMMC\_CommandClassSwitch* Card command class 10.

### 68.4.21 anonymous enum

Enumerator

*kSD\_OcrPowerUpBusyFlag* Power up busy status.

*kSD\_OcrHostCapacitySupportFlag* Card capacity status.

*kSD\_OcrCardCapacitySupportFlag* Card capacity status.

*kSD\_OcrSwitch18RequestFlag* Switch to 1.8V request.

*kSD\_OcrSwitch18AcceptFlag* Switch to 1.8V accepted.

*kSD\_OcrVdd27\_28Flag* VDD 2.7-2.8.

*kSD\_OcrVdd28\_29Flag* VDD 2.8-2.9.

*kSD\_OcrVdd29\_30Flag* VDD 2.9-3.0.  
*kSD\_OcrVdd30\_31Flag* VDD 2.9-3.0.  
*kSD\_OcrVdd31\_32Flag* VDD 3.0-3.1.  
*kSD\_OcrVdd32\_33Flag* VDD 3.1-3.2.  
*kSD\_OcrVdd33\_34Flag* VDD 3.2-3.3.  
*kSD\_OcrVdd34\_35Flag* VDD 3.3-3.4.  
*kSD\_OcrVdd35\_36Flag* VDD 3.4-3.5.

#### 68.4.22 anonymous enum

Enumerator

*kSD\_SpecificationVersion1\_0* SD card version 1.0-1.01.  
*kSD\_SpecificationVersion1\_1* SD card version 1.10.  
*kSD\_SpecificationVersion2\_0* SD card version 2.00.  
*kSD\_SpecificationVersion3\_0* SD card version 3.0.

#### 68.4.23 enum sd\_switch\_mode\_t

Enumerator

*kSD\_SwitchCheck* SD switch mode 0: check function.  
*kSD\_SwitchSet* SD switch mode 1: set function.

#### 68.4.24 anonymous enum

Enumerator

*kSD\_CsdReadBlockPartialFlag* Partial blocks for read allowed [79:79].  
*kSD\_CsdWriteBlockMisalignFlag* Write block misalignment [78:78].  
*kSD\_CsdReadBlockMisalignFlag* Read block misalignment [77:77].  
*kSD\_CsdDsrImplementedFlag* DSR implemented [76:76].  
*kSD\_CsdEraseBlockEnabledFlag* Erase single block enabled [46:46].  
*kSD\_CsdWriteProtectGroupEnabledFlag* Write protect group enabled [31:31].  
*kSD\_CsdWriteBlockPartialFlag* Partial blocks for write allowed [21:21].  
*kSD\_CsdFileFormatGroupFlag* File format group [15:15].  
*kSD\_CsdCopyFlag* Copy flag [14:14].  
*kSD\_CsdPermanentWriteProtectFlag* Permanent write protection [13:13].  
*kSD\_CsdTemporaryWriteProtectFlag* Temporary write protection [12:12].

**68.4.25 anonymous enum**

Enumerator

*kSD\_ScrDataStatusAfterErase* Data status after erases [55:55].*kSD\_ScrSdSpecification3* Specification version 3.00 or higher [47:47].**68.4.26 anonymous enum**

Enumerator

*kSD\_FunctionSDR12Deafult* SDR12 mode & default.*kSD\_FunctionSDR25HighSpeed* SDR25 & high speed.*kSD\_FunctionSDR50* SDR50 mode.*kSD\_FunctionSDR104* SDR104 mode.*kSD\_FunctionDDR50* DDR50 mode.**68.4.27 anonymous enum**

Enumerator

*kSD\_GroupTimingMode* access mode group*kSD\_GroupCommandSystem* command system group*kSD\_GroupDriverStrength* driver strength group*kSD\_GroupCurrentLimit* current limit group**68.4.28 enum sd\_timing\_mode\_t**

Enumerator

*kSD\_TimingSDR12DefaultMode* Identification mode & SDR12.*kSD\_TimingSDR25HighSpeedMode* High speed mode & SDR25.*kSD\_TimingSDR50Mode* SDR50 mode.*kSD\_TimingSDR104Mode* SDR104 mode.*kSD\_TimingDDR50Mode* DDR50 mode.**68.4.29 enum sd\_driver\_strength\_t**

Enumerator

*kSD\_DriverStrengthTypeB* default driver strength*kSD\_DriverStrengthTypeA* driver strength TYPE A



*kSD\_DriverStrengthTypeC* driver strength TYPE C  
*kSD\_DriverStrengthTypeD* driver strength TYPE D

### 68.4.30 enum sd\_max\_current\_t

Enumerator

*kSD\_CurrentLimit200MA* default current limit  
*kSD\_CurrentLimit400MA* current limit to 400MA  
*kSD\_CurrentLimit600MA* current limit to 600MA  
*kSD\_CurrentLimit800MA* current limit to 800MA

### 68.4.31 enum sdmmc\_command\_t

Enumerator

*kSDMMC\_GoIdleState* Go Idle State.  
*kSDMMC\_AllSendCid* All Send CID.  
*kSDMMC\_SetDsr* Set DSR.  
*kSDMMC\_SelectCard* Select Card.  
*kSDMMC\_SendCsd* Send CSD.  
*kSDMMC\_SendCid* Send CID.  
*kSDMMC\_StopTransmission* Stop Transmission.  
*kSDMMC\_SendStatus* Send Status.  
*kSDMMC\_GoInactiveState* Go Inactive State.  
*kSDMMC\_SetBlockLength* Set Block Length.  
*kSDMMC\_ReadSingleBlock* Read Single Block.  
*kSDMMC\_ReadMultipleBlock* Read Multiple Block.  
*kSDMMC\_SetBlockCount* Set Block Count.  
*kSDMMC\_WriteSingleBlock* Write Single Block.  
*kSDMMC\_WriteMultipleBlock* Write Multiple Block.  
*kSDMMC\_ProgramCsd* Program CSD.  
*kSDMMC\_SetWriteProtect* Set Write Protect.  
*kSDMMC\_ClearWriteProtect* Clear Write Protect.  
*kSDMMC\_SendWriteProtect* Send Write Protect.  
*kSDMMC\_Erase* Erase.  
*kSDMMC\_LockUnlock* Lock Unlock.  
*kSDMMC\_ApplicationCommand* Send Application Command.  
*kSDMMC\_GeneralCommand* General Purpose Command.  
*kSDMMC\_ReadOcr* Read OCR.

### 68.4.32 anonymous enum

Enumerator

*kSDIO\_RegCCCRSdioVer* CCCR & SDIO version.  
*kSDIO\_RegSDVersion* SD version.  
*kSDIO\_RegIOEnable* io enable register  
*kSDIO\_RegIOReady* io ready register  
*kSDIO\_RegIOIntEnable* io interrupt enable register  
*kSDIO\_RegIOIntPending* io interrupt pending register  
*kSDIO\_RegIOAbort* io abort register  
*kSDIO\_RegBusInterface* bus interface register  
*kSDIO\_RegCardCapability* card capability register  
*kSDIO\_RegCommonCISPointer* common CIS pointer register  
*kSDIO\_RegBusSuspend* bus suspend register  
*kSDIO\_RegFunctionSelect* function select register  
*kSDIO\_RegExecutionFlag* execution flag register  
*kSDIO\_RegReadyFlag* ready flag register  
*kSDIO\_RegFN0BlockSizeLow* FN0 block size register.  
*kSDIO\_RegFN0BlockSizeHigh* FN0 block size register.  
*kSDIO\_RegPowerControl* power control register  
*kSDIO\_RegBusSpeed* bus speed register  
*kSDIO\_RegUHSITimingSupport* UHS-I timing support register.  
*kSDIO\_RegDriverStrength* Driver strength register.  
*kSDIO\_RegInterruptExtension* Interrupt extension register.

### 68.4.33 enum sdio\_command\_t

Enumerator

*kSDIO\_SendRelativeAddress* send relative address  
*kSDIO\_SendOperationCondition* send operation condition  
*kSDIO\_SendInterfaceCondition* send interface condition  
*kSDIO\_RWIODirect* read/write IO direct command  
*kSDIO\_RWIOExtended* read/write IO extended command

### 68.4.34 enum sdio\_func\_num\_t

Enumerator

*kSDIO\_FunctionNum0* sdio function0  
*kSDIO\_FunctionNum1* sdio function1  
*kSDIO\_FunctionNum2* sdio function2

***kSDIO\_FunctionNum3*** sdio function3  
***kSDIO\_FunctionNum4*** sdio function4  
***kSDIO\_FunctionNum5*** sdio function5  
***kSDIO\_FunctionNum6*** sdio function6  
***kSDIO\_FunctionNum7*** sdio function7  
***kSDIO\_FunctionMemory*** for combo card

#### 68.4.35 anonymous enum

Enumerator

***kSDIO\_StatusCmdCRCError*** the CRC check of the previous cmd fail  
***kSDIO\_StatusIllegalCmd*** cmd illegal for the card state  
***kSDIO\_StatusR6Error*** special for R6 error status  
***kSDIO\_StatusError*** A general or an unknown error occurred.  
***kSDIO\_StatusFunctionNumError*** invalid function error  
***kSDIO\_StatusOutOfRange*** cmd argument was out of the allowed range

#### 68.4.36 anonymous enum

Enumerator

***kSDIO\_OcrPowerUpBusyFlag*** Power up busy status.  
***kSDIO\_OcrIONumber*** number of IO function  
***kSDIO\_OcrMemPresent*** memory present flag  
***kSDIO\_OcrVdd20\_21Flag*** VDD 2.0-2.1.  
***kSDIO\_OcrVdd21\_22Flag*** VDD 2.1-2.2.  
***kSDIO\_OcrVdd22\_23Flag*** VDD 2.2-2.3.  
***kSDIO\_OcrVdd23\_24Flag*** VDD 2.3-2.4.  
***kSDIO\_OcrVdd24\_25Flag*** VDD 2.4-2.5.  
***kSDIO\_OcrVdd25\_26Flag*** VDD 2.5-2.6.  
***kSDIO\_OcrVdd26\_27Flag*** VDD 2.6-2.7.  
***kSDIO\_OcrVdd27\_28Flag*** VDD 2.7-2.8.  
***kSDIO\_OcrVdd28\_29Flag*** VDD 2.8-2.9.  
***kSDIO\_OcrVdd29\_30Flag*** VDD 2.9-3.0.  
***kSDIO\_OcrVdd30\_31Flag*** VDD 2.9-3.0.  
***kSDIO\_OcrVdd31\_32Flag*** VDD 3.0-3.1.  
***kSDIO\_OcrVdd32\_33Flag*** VDD 3.1-3.2.  
***kSDIO\_OcrVdd33\_34Flag*** VDD 3.2-3.3.  
***kSDIO\_OcrVdd34\_35Flag*** VDD 3.3-3.4.  
***kSDIO\_OcrVdd35\_36Flag*** VDD 3.4-3.5.

**68.4.37 anonymous enum**

Enumerator

*kSDIO\_CCCRSupportDirectCmdDuringDataTrans* support direct cmd during data transfer  
*kSDIO\_CCCRSupportMultiBlock* support multi block mode  
*kSDIO\_CCCRSupportReadWait* support read wait  
*kSDIO\_CCCRSupportSuspendResume* support suspend resume  
*kSDIO\_CCCRSupportIntDuring4BitDataTrans* support interrupt during 4-bit data transfer  
*kSDIO\_CCCRSupportLowSpeed1Bit* support low speed 1bit mode  
*kSDIO\_CCCRSupportLowSpeed4Bit* support low speed 4bit mode  
*kSDIO\_CCCRSupportMasterPowerControl* support master power control  
*kSDIO\_CCCRSupportHighSpeed* support high speed  
*kSDIO\_CCCRSupportContinuousSPIInt* support continuous SPI interrupt

**68.4.38 anonymous enum**

Enumerator

*kSDIO\_FBRSupportCSA* function support CSA  
*kSDIO\_FBRSupportPowerSelection* function support power selection

**68.4.39 enum sdio\_bus\_width\_t**

Enumerator

*kSDIO\_DataBus1Bit* 1 bit bus mode  
*kSDIO\_DataBus4Bit* 4 bit bus mode  
*kSDIO\_DataBus8Bit* 8 bit bus mode

**68.4.40 enum mmc\_command\_t**

Enumerator

*kMMC\_SendOperationCondition* Send Operation Condition.  
*kMMC\_SetRelativeAddress* Set Relative Address.  
*kMMC\_SleepAwake* Sleep Awake.  
*kMMC\_Switch* Switch.  
*kMMC\_SendExtendedCsd* Send EXT\_CSD.  
*kMMC\_ReadDataUntilStop* Read Data Until Stop.  
*kMMC\_BusTestRead* Test Read.  
*kMMC\_SendingBusTest* test bus width cmd  
*kMMC\_WriteDataUntilStop* Write Data Until Stop.

***kMMC\_SendTuningBlock*** MMC sending tuning block.  
***kMMC\_ProgramCid*** Program CID.  
***kMMC\_EraseGroupStart*** Erase Group Start.  
***kMMC\_EraseGroupEnd*** Erase Group End.  
***kMMC\_FastInputOutput*** Fast IO.  
***kMMC\_GoInterruptState*** Go interrupt State.

#### 68.4.41 enum mmc\_classified\_voltage\_t

Enumerator

***kMMC\_ClassifiedVoltageHigh*** High-voltage MMC card.  
***kMMC\_ClassifiedVoltageDual*** Dual-voltage MMC card.

#### 68.4.42 enum mmc\_classified\_density\_t

Enumerator

***kMMC\_ClassifiedDensityWithin2GB*** Density byte is less than or equal 2GB.

#### 68.4.43 enum mmc\_access\_mode\_t

Enumerator

***kMMC\_AccessModeByte*** The card should be accessed as byte.  
***kMMC\_AccessModeSector*** The card should be accessed as sector.

#### 68.4.44 enum mmc\_voltage\_window\_t

Enumerator

***kMMC\_VoltageWindowNone*** voltage window is not define by user  
***kMMC\_VoltageWindow120*** Voltage window is 1.20V.  
***kMMC\_VoltageWindow170to195*** Voltage window is 1.70V to 1.95V.  
***kMMC\_VoltageWindows270to360*** Voltage window is 2.70V to 3.60V.

**68.4.45 enum mmc\_csd\_structure\_version\_t**

Enumerator

***kMMC\_CsdStrucureVersion10*** CSD version No. 1.0  
***kMMC\_CsdStrucureVersion11*** CSD version No. 1.1  
***kMMC\_CsdStrucureVersion12*** CSD version No. 1.2  
***kMMC\_CsdStrucureVersionInExtcsd*** Version coded in Extended CSD.

**68.4.46 enum mmc\_specification\_version\_t**

Enumerator

***kMMC\_SpecificationVersion0*** Allocated by MMCA.  
***kMMC\_SpecificationVersion1*** Allocated by MMCA.  
***kMMC\_SpecificationVersion2*** Allocated by MMCA.  
***kMMC\_SpecificationVersion3*** Allocated by MMCA.  
***kMMC\_SpecificationVersion4*** Version 4.1/4.2/4.3/4.41-4.5-4.51-5.0.

**68.4.47 anonymous enum**

Enumerator

***kMMC\_ExtendedCsdRevision10*** Revision 1.0.  
***kMMC\_ExtendedCsdRevision11*** Revision 1.1.  
***kMMC\_ExtendedCsdRevision12*** Revision 1.2.  
***kMMC\_ExtendedCsdRevision13*** Revision 1.3 MMC4.3.  
***kMMC\_ExtendedCsdRevision14*** Revision 1.4 obsolete.  
***kMMC\_ExtendedCsdRevision15*** Revision 1.5 MMC4.41.  
***kMMC\_ExtendedCsdRevision16*** Revision 1.6 MMC4.5.  
***kMMC\_ExtendedCsdRevision17*** Revision 1.7 MMC5.0.

**68.4.48 enum mmc\_command\_set\_t**

Enumerator

***kMMC\_CommandSetStandard*** Standard MMC.  
***kMMC\_CommandSet1*** Command set 1.  
***kMMC\_CommandSet2*** Command set 2.  
***kMMC\_CommandSet3*** Command set 3.  
***kMMC\_CommandSet4*** Command set 4.

**68.4.49 anonymous enum**

Enumerator

*kMMC\_SupportAlternateBoot* support alternative boot mode  
*kMMC\_SupportDDRBoot* support DDR boot mode  
*kMMC\_SupportHighSpeedBoot* support high speed boot mode

**68.4.50 enum mmc\_high\_speed\_timing\_t**

Enumerator

*kMMC\_HighSpeedTimingNone* MMC card using none high-speed timing.  
*kMMC\_HighSpeedTiming* MMC card using high-speed timing.  
*kMMC\_HighSpeed200Timing* MMC card high speed 200 timing.  
*kMMC\_HighSpeed400Timing* MMC card high speed 400 timing.  
*kMMC\_EnhanceHighSpeed400Timing* MMC card high speed 400 timing.

**68.4.51 enum mmc\_data\_bus\_width\_t**

Enumerator

*kMMC\_DataBusWidth1bit* MMC data bus width is 1 bit.  
*kMMC\_DataBusWidth4bit* MMC data bus width is 4 bits.  
*kMMC\_DataBusWidth8bit* MMC data bus width is 8 bits.  
*kMMC\_DataBusWidth4bitDDR* MMC data bus width is 4 bits ddr.  
*kMMC\_DataBusWidth8bitDDR* MMC data bus width is 8 bits ddr.  
*kMMC\_DataBusWidth8bitDDRSTROBE* MMC data bus width is 8 bits ddr strobe mode.

**68.4.52 enum mmc\_boot\_partition\_enable\_t**

Enumerator

*kMMC\_BootPartitionEnableNot* Device not boot enabled (default)  
*kMMC\_BootPartitionEnablePartition1* Boot partition 1 enabled for boot.  
*kMMC\_BootPartitionEnablePartition2* Boot partition 2 enabled for boot.  
*kMMC\_BootPartitionEnableUserAera* User area enabled for boot.

**68.4.53 enum mmc\_boot\_timing\_mode\_t**

Enumerator

***kMMC\_BootModeSDRWithDefaultTiming*** boot mode single data rate with backward compatible timings  
***kMMC\_BootModeSDRWithHighSpeedTiming*** boot mode single data rate with high speed timing  
***kMMC\_BootModeDDRTiming*** boot mode dual data rate

**68.4.54 enum mmc\_boot\_partition\_wp\_t**

Enumerator

***kMMC\_BootPartitionWPDisable*** boot partition write protection disable  
***kMMC\_BootPartitionPwrWPToBothPartition*** power on period write protection apply to both boot partitions  
***kMMC\_BootPartitionPermWPToBothPartition*** permanent write protection apply to both boot partitions  
***kMMC\_BootPartitionPwrWPToPartition1*** power on period write protection apply to partition1  
***kMMC\_BootPartitionPwrWPToPartition2*** power on period write protection apply to partition2  
***kMMC\_BootPartitionPermWPToPartition1*** permanent write protection apply to partition1  
***kMMC\_BootPartitionPermWPToPartition2*** permanent write protection apply to partition2  
***kMMC\_BootPartitionPermWPToPartition1PwrWPToPartition2*** permanent write protection apply to partition1, power on period write protection apply to partition2  
***kMMC\_BootPartitionPermWPToPartition2PwrWPToPartition1*** permanent write protection apply to partition2, power on period write protection apply to partition1

**68.4.55 anonymous enum**

Enumerator

***kMMC\_BootPartitionNotProtected*** boot partition not protected  
***kMMC\_BootPartitionPwrProtected*** boot partition is power on period write protected  
***kMMC\_BootPartitionPermProtected*** boot partition is permanently protected

**68.4.56 enum mmc\_access\_partition\_t**

Enumerator

***kMMC\_AccessPartitionUserAera*** No access to boot partition (default), normal partition.  
***kMMC\_AccessPartitionBoot1*** Read/Write boot partition 1.  
***kMMC\_AccessPartitionBoot2*** Read/Write boot partition 2.



***kMMC\_AccessRPMB*** Replay protected mem block.  
***kMMC\_AccessGeneralPurposePartition1*** access to general purpose partition 1  
***kMMC\_AccessGeneralPurposePartition2*** access to general purpose partition 2  
***kMMC\_AccessGeneralPurposePartition3*** access to general purpose partition 3  
***kMMC\_AccessGeneralPurposePartition4*** access to general purpose partition 4

#### 68.4.57 anonymous enum

Enumerator

***kMMC\_CsdReadBlockPartialFlag*** Partial blocks for read allowed.  
***kMMC\_CsdWriteBlockMisalignFlag*** Write block misalignment.  
***kMMC\_CsdReadBlockMisalignFlag*** Read block misalignment.  
***kMMC\_CsdDsrImplementedFlag*** DSR implemented.  
***kMMC\_CsdWriteProtectGroupEnabledFlag*** Write protect group enabled.  
***kMMC\_CsdWriteBlockPartialFlag*** Partial blocks for write allowed.  
***kMMC\_ContentProtectApplicationFlag*** Content protect application.  
***kMMC\_CsdFileFormatGroupFlag*** File format group.  
***kMMC\_CsdCopyFlag*** Copy flag.  
***kMMC\_CsdPermanentWriteProtectFlag*** Permanent write protection.  
***kMMC\_CsdTemporaryWriteProtectFlag*** Temporary write protection.

#### 68.4.58 enum mmc\_extended\_csd\_access\_mode\_t

Enumerator

***kMMC\_ExtendedCsdAccessModeCommandSet*** Command set related setting.  
***kMMC\_ExtendedCsdAccessModeSetBits*** Set bits in specific byte in Extended CSD.  
***kMMC\_ExtendedCsdAccessModeClearBits*** Clear bits in specific byte in Extended CSD.  
***kMMC\_ExtendedCsdAccessModeWriteBits*** Write a value to specific byte in Extended CSD.

#### 68.4.59 enum mmc\_extended\_csd\_index\_t

Enumerator

***kMMC\_ExtendedCsdIndexFlushCache*** flush cache  
***kMMC\_ExtendedCsdIndexCacheControl*** cache control  
***kMMC\_ExtendedCsdIndexBootPartitionWP*** Boot partition write protect.  
***kMMC\_ExtendedCsdIndexEraseGroupDefinition*** Erase Group Def.  
***kMMC\_ExtendedCsdIndexBootBusConditions*** Boot Bus conditions.  
***kMMC\_ExtendedCsdIndexBootConfigWP*** Boot config write protect.  
***kMMC\_ExtendedCsdIndexPartitionConfig*** Partition Config, before BOOT\_CONFIG.

*kMMC\_ExtendedCsdIndexBusWidth* Bus Width.  
*kMMC\_ExtendedCsdIndexHighSpeedTiming* High-speed Timing.  
*kMMC\_ExtendedCsdIndexPowerClass* Power Class.  
*kMMC\_ExtendedCsdIndexCommandSet* Command Set.

#### 68.4.60 anonymous enum

Enumerator

*kMMC\_DriverStrength0* Driver type0 ,nominal impedance 50ohm.  
*kMMC\_DriverStrength1* Driver type1 ,nominal impedance 33ohm.  
*kMMC\_DriverStrength2* Driver type2 ,nominal impedance 66ohm.  
*kMMC\_DriverStrength3* Driver type3 ,nominal impedance 100ohm.  
*kMMC\_DriverStrength4* Driver type4 ,nominal impedance 40ohm.

#### 68.4.61 enum mmc\_extended\_csd\_flags\_t

Enumerator

*kMMC\_ExtCsdExtPartitionSupport* partitioning support[160]  
*kMMC\_ExtCsdEnhancePartitionSupport* partitioning support[160]  
*kMMC\_ExtCsdPartitioningSupport* partitioning support[160]  
*kMMC\_ExtCsdPrgCIDCSDInDDRModesSupport* CMD26 and CMD27 are support dual data rate [130].  
*kMMC\_ExtCsdBKOpsSupport* background operation feature support [502]  
*kMMC\_ExtCsdDataTagSupport* data tag support[499]  
*kMMC\_ExtCsdModeOperationCodeSupport* mode operation code support[493]

#### 68.4.62 enum mmc\_boot\_mode\_t

Enumerator

*kMMC\_BootModeNormal* Normal boot.  
*kMMC\_BootModeAlternative* Alternative boot.

### Function Documentation

**68.5.1** `status_t SDMMC_SelectCard ( sdmmc_host_t * host, uint32_t relativeAddress, bool isSelected )`

## Parameters

<i>host</i>	host handler.
<i>relativeAddress</i>	Relative address.
<i>isSelected</i>	True to put card into transfer state.

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

### 68.5.2 status\_t SDMMC\_SendApplicationCommand ( sdmmc\_host\_t \* *host*, uint32\_t *relativeAddress* )

## Parameters

<i>host</i>	host handler.
<i>relativeAddress</i>	Card relative address.

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card doesn't support.
<i>kStatus_Success</i>	Operate successfully.

### 68.5.3 status\_t SDMMC\_SetBlockCount ( sdmmc\_host\_t \* *host*, uint32\_t *blockCount* )

## Parameters

<i>host</i>	host handler.
-------------	---------------

<i>blockCount</i>	Block count.
-------------------	--------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

#### 68.5.4 status\_t SDMMC\_Goldle ( sdmmchost\_t \* *host* )

Parameters

<i>host</i>	host handler.
-------------	---------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

#### 68.5.5 status\_t SDMMC\_SetBlockSize ( sdmmchost\_t \* *host*, uint32\_t *blockSize* )

Parameters

<i>host</i>	host handler.
<i>blockSize</i>	Block size.

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

#### 68.5.6 status\_t SDMMC\_SetCardInactive ( sdmmchost\_t \* *host* )

## Parameters

<i>host</i>	host handler.
-------------	---------------

## Return values

<i>kStatus_SDMMC_- TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

## Chapter 69

# SDMMCHOST\_SDHC

### Overview

### Data Structures

- struct [sdmmchost\\_pwr\\_card\\_t](#)  
*card power control [More...](#)*
- struct [sdmmchost\\_t](#)  
*sdmmc host handler [More...](#)*

### Macros

- #define [FSL\\_SDMMC\\_HOST\\_ADAPTER\\_VERSION](#) ([MAKE\\_VERSION](#)(2U, 3U, 0U)) /\*2.3.0\*/  
*Middleware adapter version.*
- #define [SDMMCHOST\\_SUPPORT\\_HIGH\\_SPEED](#) (1U)  
*host capability*
- #define [SDMMCHOST\\_INSTANCE\\_SUPPORT\\_8\\_BIT\\_WIDTH](#)(host) 1U  
*sdmmc host instance capability*
- #define [SDMMCHOST\\_DMA\\_DESCRIPTOR\\_BUFFER\\_ALIGN\\_SIZE](#) (4U)  
*SDMMC host dma descriptor buffer address align size.*

### Typedefs

- typedef [sdhc\\_transfer\\_t](#) [sdmmchost\\_transfer\\_t](#)  
*sdmmc host transfer function*
- typedef void(\* [sdmmchost\\_pwr\\_t](#) )(void)  
*card power control function pointer*

### Enumerations

- enum [\\_sdmmchost\\_endian\\_mode](#) {  
    [kSDMMCHOST\\_EndianModeBig](#) = 0U,  
    [kSDMMCHOST\\_EndianModeHalfWordBig](#) = 1U,  
    [kSDMMCHOST\\_EndianModeLittle](#) = 2U }  
*host Endian mode corresponding to driver define*

### SDHC host controller function

- void [SDMMCHOST\\_SetCardBusWidth](#) ([sdmmchost\\_t](#) \*host, uint32\_t dataBusWidth)  
*set data bus width.*
- static void [SDMMCHOST\\_SendCardActive](#) ([sdmmchost\\_t](#) \*host)  
*Send initialization active 80 clocks to card.*
- static uint32\_t [SDMMCHOST\\_SetCardClock](#) ([sdmmchost\\_t](#) \*host, uint32\_t targetClock)

- *Set card bus clock.*
- static bool [SDMMCHOST\\_IsCardBusy](#) ([sdmmchost\\_t](#) \*host)  
*check card status by DATA0.*
- [status\\_t](#) [SDMMCHOST\\_StartBoot](#) ([sdmmchost\\_t](#) \*host, [sdmmchost\\_boot\\_config\\_t](#) \*hostConfig, [sdmmchost\\_cmd\\_t](#) \*cmd, [uint8\\_t](#) \*buffer)  
*start read boot data.*
- [status\\_t](#) [SDMMCHOST\\_ReadBootData](#) ([sdmmchost\\_t](#) \*host, [sdmmchost\\_boot\\_config\\_t](#) \*hostConfig, [uint8\\_t](#) \*buffer)  
*read boot data.*
- static void [SDMMCHOST\\_EnableBoot](#) ([sdmmchost\\_t](#) \*host, bool enable)  
*enable boot mode.*
- static void [SDMMCHOST\\_EnableCardInt](#) ([sdmmchost\\_t](#) \*host, bool enable)  
*enable card interrupt.*
- [status\\_t](#) [SDMMCHOST\\_CardIntInit](#) ([sdmmchost\\_t](#) \*host, void \*sdioInt)  
*card interrupt function.*
- [status\\_t](#) [SDMMCHOST\\_CardDetectInit](#) ([sdmmchost\\_t](#) \*host, void \*cd)  
*card detect init function.*
- [status\\_t](#) [SDMMCHOST\\_PollingCardDetectStatus](#) ([sdmmchost\\_t](#) \*host, [uint32\\_t](#) waitCardStatus, [uint32\\_t](#) timeout)  
*Detect card insert, only need for SD cases.*
- [uint32\\_t](#) [SDMMCHOST\\_CardDetectStatus](#) ([sdmmchost\\_t](#) \*host)  
*card detect status.*
- [status\\_t](#) [SDMMCHOST\\_Init](#) ([sdmmchost\\_t](#) \*host)  
*Init host controller.*
- void [SDMMCHOST\\_Deinit](#) ([sdmmchost\\_t](#) \*host)  
*Deinit host controller.*
- void [SDMMCHOST\\_SetCardPower](#) ([sdmmchost\\_t](#) \*host, bool enable)  
*host power off card function.*
- [status\\_t](#) [SDMMCHOST\\_TransferFunction](#) ([sdmmchost\\_t](#) \*host, [sdmmchost\\_transfer\\_t](#) \*content)  
*host transfer function.*
- void [SDMMCHOST\\_Reset](#) ([sdmmchost\\_t](#) \*host)  
*host reset function.*
- [status\\_t](#) [SDMMCHOST\\_WaitCardDetectStatus](#) ([SDMMCHOST\\_TYPE](#) \*hostBase, const [sdmmchost-\\_detect\\_card\\_t](#) \*cd, bool waitCardStatus)  
*wait card detect status*
- void [SDMMCHOST\\_PowerOffCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)  
*host power off card function.*
- void [SDMMCHOST\\_PowerOnCard](#) ([SDMMCHOST\\_TYPE](#) \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)  
*host power on card function.*

## Data Structure Documentation

### 69.2.1 struct [sdmmchost\\_pwr\\_card\\_t](#)

**Deprecated** Do not use this structure anymore.

## Data Fields

- [sdmmchost\\_pwr\\_t powerOn](#)  
*power on function pointer*
- [uint32\\_t powerOnDelay\\_ms](#)  
*power on delay*
- [sdmmchost\\_pwr\\_t powerOff](#)  
*power off function pointer*
- [uint32\\_t powerOffDelay\\_ms](#)  
*power off delay*

### 69.2.2 struct sdmmchost\_t

## Data Fields

- [sdhc\\_host\\_t hostController](#)  
*host configuration*
- [void \\* dmaDesBuffer](#)  
*DMA descriptor buffer address.*
- [uint32\\_t dmaDesBufferWordsNum](#)  
*DMA descriptor buffer size in byte.*
- [sdhc\\_handle\\_t handle](#)  
*host controller handler*
- [sdmmc\\_osa\\_event\\_t hostEvent](#)  
*host event handler*
- [void \\* cd](#)  
*card detect*
- [void \\* cardInt](#)  
*call back function for card interrupt*

## Macro Definition Documentation

**69.3.1 #define FSL\_SDMMC\_HOST\_ADAPTER\_VERSION (MAKE\_VERSION(2U, 3U, 0U)) /\*2.3.0\*/**

## Enumeration Type Documentation

### 69.4.1 enum \_sdmmchost\_endian\_mode

Enumerator

***kSDMMCHOST\_EndianModeBig*** Big endian mode.  
***kSDMMCHOST\_EndianModeHalfWordBig*** Half word big endian mode.  
***kSDMMCHOST\_EndianModeLittle*** Little endian mode.



**Function Documentation**

**69.5.1 void SDMMCHOST\_SetCardBusWidth ( sdmmchost\_t \* *host*, uint32\_t *dataBusWidth* )**

## Parameters

<i>host</i>	host handler
<i>dataBusWidth</i>	data bus width

### 69.5.2 static void SDMMCHOST\_SendCardActive ( sdmmchost\_t \* *host* ) [inline], [static]

## Parameters

<i>host</i>	host handler
-------------	--------------

### 69.5.3 static uint32\_t SDMMCHOST\_SetCardClock ( sdmmchost\_t \* *host*, uint32\_t *targetClock* ) [inline], [static]

## Parameters

<i>host</i>	host handler
<i>targetClock</i>	target clock frequency

## Return values

<i>actual</i>	clock frequency can be reach.
---------------	-------------------------------

### 69.5.4 static bool SDMMCHOST\_IsCardBusy ( sdmmchost\_t \* *host* ) [inline], [static]

## Parameters

<i>host</i>	host handler
-------------	--------------

## Return values

<i>true</i>	is busy, false is idle.
-------------	-------------------------

**69.5.5** `status_t SDMMCHOST_StartBoot ( sdmmchost_t * host, sdmmchost_boot_config_t * hostConfig, sdmmchost_cmd_t * cmd, uint8_t * buffer )`

Parameters

<i>host</i>	host handler
<i>hostConfig</i>	boot configuration
<i>cmd</i>	boot command
<i>buffer</i>	buffer address

**69.5.6** `status_t SDMMCHOST_ReadBootData ( sdmmchost_t * host, sdmmchost_boot_config_t * hostConfig, uint8_t * buffer )`

Parameters

<i>host</i>	host handler
<i>hostConfig</i>	boot configuration
<i>buffer</i>	buffer address

**69.5.7** `static void SDMMCHOST_EnableBoot ( sdmmchost_t * host, bool enable ) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable

**69.5.8** `static void SDMMCHOST_EnableCardInt ( sdmmchost_t * host, bool enable ) [inline], [static]`

## Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable.

**69.5.9 status\_t SDMMCHOST\_CardIntInit ( sdmmchost\_t \* *host*, void \* *sdiInt* )**

## Parameters

<i>host</i>	host handler
<i>sdiInt</i>	card interrupt configuration

**69.5.10 status\_t SDMMCHOST\_CardDetectInit ( sdmmchost\_t \* *host*, void \* *cd* )**

## Parameters

<i>host</i>	host handler
<i>cd</i>	card detect configuration

**69.5.11 status\_t SDMMCHOST\_PollingCardDetectStatus ( sdmmchost\_t \* *host*, uint32\_t *waitCardStatus*, uint32\_t *timeout* )**

## Parameters

<i>host</i>	host handler
<i>waitCardStatus</i>	status which user want to wait
<i>timeout</i>	wait time out.

## Return values

<i>kStatus_Success</i>	detect card insert
<i>kStatus_Fail</i>	card insert event fail

**69.5.12 uint32\_t SDMMCHOST\_CardDetectStatus ( sdmmchost\_t \* *host* )**

## Parameters

<i>host</i>	host handler
-------------	--------------

## Return values

<i>kSD_Inserted, kSD_Removed</i>	
----------------------------------	--

**69.5.13 status\_t SDMMCHOST\_Init ( sdmmchost\_t \* *host* )**

## Parameters

<i>host</i>	host handler
-------------	--------------

## Return values

<i>kStatus_Success</i>	host init success
<i>kStatus_Fail</i>	event fail

**69.5.14 void SDMMCHOST\_Deinit ( sdmmchost\_t \* *host* )**

## Parameters

<i>host</i>	host handler
-------------	--------------

**69.5.15 void SDMMCHOST\_SetCardPower ( sdmmchost\_t \* *host*, bool *enable* )**

## Parameters

<i>host</i>	host handler
<i>enable</i>	true is power on, false is power down.

**69.5.16 status\_t SDMMCHOST\_TransferFunction ( sdmmchost\_t \* *host*,  
sdmmchost\_transfer\_t \* *content* )**

## Parameters

<i>host</i>	host handler
<i>content</i>	transfer content.

**69.5.17 void SDMMCHOST\_Reset ( sdmmchost\_t \* *host* )**

**Deprecated** Do not use this function. Application should not call this function, driver is responsible for the host reset..

## Parameters

<i>host</i>	host handler
-------------	--------------

**69.5.18 status\_t SDMMCHOST\_WaitCardDetectStatus ( SDMMCHOST\_TYPE \* *hostBase*, const sdmmchost\_detect\_card\_t \* *cd*, bool *waitCardStatus* )**

**Deprecated** Do not use this function.It has been superceded by [SDMMCHOST\\_PollingCardDetectStatus..](#)

## Parameters

<i>hostBase</i>	host handler
<i>cd</i>	card detect configuration.
<i>waitCardStatus</i>	status to wait.

**69.5.19 void SDMMCHOST\_PowerOffCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )**

**Deprecated** Do not use this function.It has been superceded by [SDMMCHOST\\_SetCardPower..](#)

## Parameters

---

<i>base</i>	host base address.
<i>pwr</i>	depend on user define power configuration.

**69.5.20** void SDMMCHOST\_PowerOnCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

**Deprecated** Do not use this function. It has been superseded by [SDMMCHOST\\_SetCardPower..](#)

Parameters

<i>base</i>	host base address.
<i>pwr</i>	depend on user define power configuration.

## Chapter 70

### MMCCARD

#### Overview

#### Data Structures

- struct [mmc\\_usr\\_param\\_t](#)  
*card user parameter [More...](#)*
- struct [mmc\\_card\\_t](#)  
*mmc card state [More...](#)*

#### Macros

- #define [FSL\\_MMC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2U, 4U, 1U)) /\*2.4.1\*/  
*Middleware mmc version.*

#### Typedefs

- typedef void(\* [mmc\\_io\\_strength\\_t](#))(uint32\_t busFreq)  
*card io strength control*

#### Enumerations

- enum {  
    [kMMC\\_SupportHighSpeed26MHZFlag](#) = (1U << 0U),  
    [kMMC\\_SupportHighSpeed52MHZFlag](#) = (1U << 1U),  
    [kMMC\\_SupportHighSpeedDDR52MHZ180V300VFlag](#) = (1 << 2U),  
    [kMMC\\_SupportHighSpeedDDR52MHZ120VFlag](#) = (1 << 3U),  
    [kMMC\\_SupportHS200200MHZ180VFlag](#) = (1 << 4U),  
    [kMMC\\_SupportHS200200MHZ120VFlag](#) = (1 << 5U),  
    [kMMC\\_SupportHS400DDR200MHZ180VFlag](#) = (1 << 6U),  
    [kMMC\\_SupportHS400DDR200MHZ120VFlag](#) = (1 << 7U),  
    [kMMC\\_SupportHighCapacityFlag](#) = (1U << 8U),  
    [kMMC\\_SupportAlternateBootFlag](#) = (1U << 9U),  
    [kMMC\\_SupportDDRBootFlag](#) = (1U << 10U),  
    [kMMC\\_SupportHighSpeedBootFlag](#) = (1U << 11U),  
    [kMMC\\_SupportEnhanceHS400StrobeFlag](#) = (1U << 12U) }  
*MMC card flags.*

#### MMCCARD Function

- [status\\_t MMC\\_Init](#) ([mmc\\_card\\_t](#) \*card)  
*Initializes the MMC card and host.*
- void [MMC\\_Deinit](#) ([mmc\\_card\\_t](#) \*card)



- *Deinitializes the card and host.*
- `status_t MMC_CardInit (mmc_card_t *card)`  
*initialize the card.*
- `void MMC_CardDeinit (mmc_card_t *card)`  
*Deinitializes the card.*
- `status_t MMC_HostInit (mmc_card_t *card)`  
*initialize the host.*
- `void MMC_HostDeinit (mmc_card_t *card)`  
*Deinitializes the host.*
- `void MMC_HostReset (SDMMCHOST_CONFIG *host)`  
*reset the host.*
- `void MMC_PowerOnCard (SDMMCHOST_TYPE *base, const sdmmchost_pwr_card_t *pwr)`  
*power on card.*
- `void MMC_PowerOffCard (SDMMCHOST_TYPE *base, const sdmmchost_pwr_card_t *pwr)`  
*power off card.*
- `void MMC_SetCardPower (mmc_card_t *card, bool enable)`  
*set card power.*
- `bool MMC_CheckReadOnly (mmc_card_t *card)`  
*Checks if the card is read-only.*
- `status_t MMC_ReadBlocks (mmc_card_t *card, uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)`  
*Reads data blocks from the card.*
- `status_t MMC_WriteBlocks (mmc_card_t *card, const uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)`  
*Writes data blocks to the card.*
- `status_t MMC_EraseGroups (mmc_card_t *card, uint32_t startGroup, uint32_t endGroup)`  
*Erases groups of the card.*
- `status_t MMC_SelectPartition (mmc_card_t *card, mmc_access_partition_t partitionNumber)`  
*Selects the partition to access.*
- `status_t MMC_SetBootConfig (mmc_card_t *card, const mmc_boot_config_t *config)`  
*Configures the boot activity of the card.*
- `status_t MMC_StartBoot (mmc_card_t *card, const mmc_boot_config_t *mmcConfig, uint8_t *buffer, sdmmchost_boot_config_t *hostConfig)`  
*MMC card start boot.*
- `status_t MMC_SetBootConfigWP (mmc_card_t *card, uint8_t wp)`  
*MMC card set boot configuration write protect.*
- `status_t MMC_ReadBootData (mmc_card_t *card, uint8_t *buffer, sdmmchost_boot_config_t *hostConfig)`  
*MMC card continous read boot data.*
- `status_t MMC_StopBoot (mmc_card_t *card, uint32_t bootMode)`  
*MMC card stop boot mode.*
- `status_t MMC_SetBootPartitionWP (mmc_card_t *card, mmc_boot_partition_wp_t bootPartitionWP)`  
*MMC card set boot partition write protect.*
- `status_t MMC_EnableCacheControl (mmc_card_t *card, bool enable)`  
*MMC card cache control function.*
- `status_t MMC_FlushCache (mmc_card_t *card)`  
*MMC card cache flush function.*

## Data Structure Documentation

### 70.2.1 struct mmc\_usr\_param\_t

#### Data Fields

- [mmc\\_io\\_strength\\_t](#) `ioStrength`  
*switch sd io strength*
- [uint32\\_t](#) `maxFreq`  
*board support maximum frequency*
- [uint32\\_t](#) `capability`  
*board capability flag*

### 70.2.2 struct mmc\_card\_t

Define the card structure including the necessary fields to identify and describe the card.

#### Data Fields

- [sdmmc\\_host\\_t](#) \* `host`  
*Host information.*
- [mmc\\_usr\\_param\\_t](#) `usrParam`  
*user parameter*
- [bool](#) `isHostReady`  
*Use this flag to indicate if need host re-init or not.*
- [bool](#) `noInternalAlign`  
*use this flag to disable sdmmc align.*
- [uint32\\_t](#) `busClock_Hz`  
*MMC bus clock united in Hz.*
- [uint32\\_t](#) `relativeAddress`  
*Relative address of the card.*
- [bool](#) `enablePreDefinedBlockCount`  
*Enable PRE-DEFINED block count when read/write.*
- [uint32\\_t](#) `flags`  
*Capability flag in \_mmc\_card\_flag.*
- [uint8\\_t](#) `internalBuffer` [[FSL\\_SDMMC\\_CARD\\_INTERNAL\\_BUFFER\\_SIZE](#)]  
*raw buffer used for mmc driver internal*
- [uint32\\_t](#) `ocr`  
*Raw OCR content.*
- [mmc\\_cid\\_t](#) `cid`  
*CID.*
- [mmc\\_csd\\_t](#) `csd`  
*CSD.*
- [mmc\\_extended\\_csd\\_t](#) `extendedCsd`  
*Extended CSD.*
- [uint32\\_t](#) `blockSize`  
*Card block size.*
- [uint32\\_t](#) `userPartitionBlocks`

- `uint32_t bootPartitionBlocks` *Card total block number in user partition.*
- `uint32_t eraseGroupBlocks` *Boot partition size united as block size.*
- `mmc_access_partition_t currentPartition` *Erase group size united as block size.*
- `mmc_voltage_window_t hostVoltageWindowVCCQ` *Current access partition.*
- `mmc_voltage_window_t hostVoltageWindowVCC` *application must set this value according to board specific*
- `mmc_high_speed_timing_t busTiming` *application must set this value according to board specific*
- `mmc_data_bus_width_t busWidth` *indicate the current work timing mode*
- `mmc_data_bus_width_t busWidth` *indicate the current work bus width*

### 70.2.2.0.0.60 Field Documentation

#### 70.2.2.0.0.60.1 `bool mmc_card_t::noInterAlAlign`

If disable, sdmmc will not make sure the data buffer address is word align, otherwise all the transfer are align to low level driver

## Macro Definition Documentation

**70.3.1** `#define FSL_MMC_DRIVER_VERSION (MAKE_VERSION(2U, 4U, 1U))`  
`/*2.4.1*/`

## Enumeration Type Documentation

### 70.4.1 `anonymous enum`

Enumerator

`kMMC_SupportHighSpeed26MHZFlag` Support high speed 26MHZ.  
`kMMC_SupportHighSpeed52MHZFlag` Support high speed 52MHZ.  
`kMMC_SupportHighSpeedDDR52MHZ180V300VFlag` ddr 52MHZ 1.8V or 3.0V  
`kMMC_SupportHighSpeedDDR52MHZ120VFlag` DDR 52MHZ 1.2V.  
`kMMC_SupportHS200200MHZ180VFlag` HS200 ,200MHZ,1.8V.  
`kMMC_SupportHS200200MHZ120VFlag` HS200, 200MHZ, 1.2V.  
`kMMC_SupportHS400DDR200MHZ180VFlag` HS400, DDR, 200MHZ,1.8V.  
`kMMC_SupportHS400DDR200MHZ120VFlag` HS400, DDR, 200MHZ,1.2V.  
`kMMC_SupportHighCapacityFlag` Support high capacity.  
`kMMC_SupportAlternateBootFlag` Support alternate boot.  
`kMMC_SupportDDRBootFlag` support DDR boot flag  
`kMMC_SupportHighSpeedBootFlag` support high speed boot flag  
`kMMC_SupportEnhanceHS400StrobeFlag` support enhance HS400 strobe

## Function Documentation

### 70.5.1 status\_t MMC\_Init ( mmc\_card\_t \* *card* )

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Send-OperationCondition-Failed</i>	Send operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Set-RelativeAddressFailed</i>	Set relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ExtendedCsdFailed</i>	Send EXT_CSD failed.
<i>kStatus_SDMMC_SetBus-WidthFailed</i>	Set bus width failed.
<i>kStatus_SDMMC_Switch-HighSpeedFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

**70.5.2 void MMC\_Deinit ( mmc\_card\_t \* *card* )**

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

**70.5.3 status\_t MMC\_CardInit ( mmc\_card\_t \* *card* )**

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Send-OperationCondition-Failed</i>	Send operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Set-RelativeAddressFailed</i>	Set relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ExtendedCsdFailed</i>	Send EXT_CSD failed.
<i>kStatus_SDMMC_SetBus-WidthFailed</i>	Set bus width failed.

<i>kStatus_SDMMC_Switch-HighSpeedFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

#### 70.5.4 void MMC\_CardDeinit ( mmc\_card\_t \* *card* )

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

#### 70.5.5 status\_t MMC\_HostInit ( mmc\_card\_t \* *card* )

This function deinitializes the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

#### 70.5.6 void MMC\_HostDeinit ( mmc\_card\_t \* *card* )

This function deinitializes the host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

#### 70.5.7 void MMC\_HostReset ( SDMMCHOST\_CONFIG \* *host* )

This function reset the specific host.

Parameters

--	--

<i>host</i>	host descriptor.
-------------	------------------

#### 70.5.8 void MMC\_PowerOnCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

The power on operation depend on host or the user define power on function.

**Deprecated** Do not use this function. It has been superceded by [MMC\\_SetCardPower](#).

Parameters

<i>base</i>	host base address.
<i>pwr</i>	user define power control configuration

#### 70.5.9 void MMC\_PowerOffCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

The power off operation depend on host or the user define power on function.

**Deprecated** Do not use this function. It has been superceded by [MMC\\_SetCardPower](#).

Parameters

<i>base</i>	host base address.
<i>pwr</i>	user define power control configuration

#### 70.5.10 void MMC\_SetCardPower ( mmc\_card\_t \* *card*, bool *enable* )

Parameters

<i>card</i>	card descriptor.
-------------	------------------



<i>enable</i>	true is power on, false is power off.
---------------	---------------------------------------

### 70.5.11 bool MMC\_CheckReadOnly ( mmc\_card\_t \* *card* )

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>true</i>	Card is read only.
<i>false</i>	Card isn't read only.

### 70.5.12 status\_t MMC\_ReadBlocks ( mmc\_card\_t \* *card*, uint8\_t \* *buffer*, uint32\_t *startBlock*, uint32\_t *blockCount* )

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer to save data.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to read.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Set-BlockCountFailed</i>	Set block count failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.

<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

### 70.5.13 status\_t MMC\_WriteBlocks ( mmc\_card\_t \* *card*, const uint8\_t \* *buffer*, uint32\_t *startBlock*, uint32\_t *blockCount* )

#### Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer to save data blocks.
<i>startBlock</i>	Start block number to write.
<i>blockCount</i>	Block count.

#### Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_Set-BlockCountFailed</i>	Set block count failed.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

### 70.5.14 status\_t MMC\_EraseGroups ( mmc\_card\_t \* *card*, uint32\_t *startGroup*, uint32\_t *endGroup* )

Erase group is the smallest erase unit in MMC card. The erase range is [startGroup, endGroup].

## Parameters

<i>card</i>	Card descriptor.
<i>startGroup</i>	Start group number.
<i>endGroup</i>	End group number.

## Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

### 70.5.15 **status\_t MMC\_SelectPartition ( mmc\_card\_t \* *card*, mmc\_access\_partition\_t *partitionNumber* )**

## Parameters

<i>card</i>	Card descriptor.
<i>partition-Number</i>	The partition number.

## Return values

<i>kStatus_SDMMC_-ConfigureExtendedCsd-Failed</i>	Configure EXT_CSD failed.
<i>kStatus_Success</i>	Operate successfully.

### 70.5.16 **status\_t MMC\_SetBootConfig ( mmc\_card\_t \* *card*, const mmc\_boot\_config\_t \* *config* )**

## Parameters

<i>card</i>	Card descriptor.
<i>config</i>	Boot configuration structure.

## Return values

<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_-ConfigureExtendedCsd-Failed</i>	Configure EXT_CSD failed.
<i>kStatus_SDMMC_-ConfigureBootFailed</i>	Configure boot failed.
<i>kStatus_Success</i>	Operate successfully.

### 70.5.17 **status\_t MMC\_StartBoot ( mmc\_card\_t \* *card*, const mmc\_boot\_config\_t \* *mmcConfig*, uint8\_t \* *buffer*, sdmmchost\_boot\_config\_t \* *hostConfig* )**

## Parameters

<i>card</i>	Card descriptor.
<i>mmcConfig</i>	mmc Boot configuration structure.
<i>buffer</i>	address to recieve data.
<i>hostConfig</i>	host boot configurations.

## Return values

<i>kStatus_Fail</i>	fail.
<i>kStatus_SDMMC_-TransferFailed</i>	transfer fail.
<i>kStatus_SDMMC_Go-IdleFailed</i>	reset card fail.

<i>kStatus_Success</i>	Operate successfully.
------------------------	-----------------------

### 70.5.18 **status\_t MMC\_SetBootConfigWP ( mmc\_card\_t \* *card*, uint8\_t *wp* )**

Parameters

<i>card</i>	Card descriptor.
<i>wp</i>	write protect value.

### 70.5.19 **status\_t MMC\_ReadBootData ( mmc\_card\_t \* *card*, uint8\_t \* *buffer*, sdmmchost\_boot\_config\_t \* *hostConfig* )**

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	buffer address.
<i>hostConfig</i>	host boot configurations.

### 70.5.20 **status\_t MMC\_StopBoot ( mmc\_card\_t \* *card*, uint32\_t *bootMode* )**

Parameters

<i>card</i>	Card descriptor.
<i>bootMode</i>	boot mode.

### 70.5.21 **status\_t MMC\_SetBootPartitionWP ( mmc\_card\_t \* *card*, mmc\_boot\_partition\_wp\_t *bootPartitionWP* )**

Parameters

---

<i>card</i>	Card descriptor.
<i>bootPartition-WP</i>	boot partition write protect value.

### 70.5.22 **status\_t MMC\_EnableCacheControl ( mmc\_card\_t \* *card*, bool *enable* )**

The mmc device's cache is enabled by the driver by default. The cache should in typical case reduce the access time (compared to an access to the main nonvolatile storage) for both write and read.

Parameters

<i>card</i>	Card descriptor.
<i>enable</i>	true is enable the cache, false is disable the cache.

### 70.5.23 **status\_t MMC\_FlushCache ( mmc\_card\_t \* *card* )**

A Flush operation refers to the requirement, from the host to the device, to write the cached data to the nonvolatile memory. Prior to a flush, the device may autonomously write data to the nonvolatile memory, but after the flush operation all data in the volatile area must be written to nonvolatile memory. There is no requirement for flush due to switching between the partitions. (Note: This also implies that the cache data shall not be lost when switching between partitions). Cached data may be lost in SLEEP state, so host should flush the cache before placing the device into SLEEP state.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Chapter 71

### SDMMC\_OSA

#### Overview

#### Data Structures

- struct [sdmmc\\_osa\\_event\\_t](#)  
*sdmmc osa event [More...](#)*

#### Macros

- #define [SDMMC\\_OSA\\_EVENT\\_TRANSFER\\_CMD\\_SUCCESS](#) (1UL << 0U)  
*transfer event*
- #define [SDMMC\\_OSA\\_EVENT\\_CARD\\_INSERTED](#) (1UL << 8U)  
*card detect event, start from index 8*
- #define [SDMMC\\_OSA\\_POLLING\\_EVENT\\_BY\\_SEMPHORE](#) 1  
*enable semaphore by default*

#### sdmmc osa Function

- void [SDMMC\\_OSAInit](#) (void)  
*Initialize OSA.*
- [status\\_t SDMMC\\_OSAEventCreate](#) (void \*eventHandle)  
*OSA Create event.*
- [status\\_t SDMMC\\_OSAEventWait](#) (void \*eventHandle, uint32\_t eventType, uint32\_t timeout-Milliseconds, uint32\_t \*event)  
*Wait event.*
- [status\\_t SDMMC\\_OSAEventSet](#) (void \*eventHandle, uint32\_t eventType)  
*set event.*
- [status\\_t SDMMC\\_OSAEventGet](#) (void \*eventHandle, uint32\_t eventType, uint32\_t \*flag)  
*Get event flag.*
- [status\\_t SDMMC\\_OSAEventClear](#) (void \*eventHandle, uint32\_t eventType)  
*clear event flag.*
- [status\\_t SDMMC\\_OSAEventDestroy](#) (void \*eventHandle)  
*Delete event.*
- void [SDMMC\\_OSADelay](#) (uint32\_t milliseconds)  
*sdmmc delay.*

#### Data Structure Documentation

##### 71.2.1 struct sdmmc\_osa\_event\_t

#### Function Documentation

##### 71.3.1 status\_t SDMMC\_OSAEventCreate ( void \* *eventHandle* )

## Parameters

<i>eventHandle</i>	event handle.
--------------------	---------------

## Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

### 71.3.2 status\_t SDMMC\_OSAEventWait ( void \* *eventHandle*, uint32\_t *eventType*, uint32\_t *timeoutMilliseconds*, uint32\_t \* *event* )

## Parameters

<i>eventHandle</i>	The event type
<i>eventType</i>	Timeout time in milliseconds.
<i>timeout-Milliseconds</i>	timeout value in ms.
<i>event</i>	event flags.

## Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

### 71.3.3 status\_t SDMMC\_OSAEventSet ( void \* *eventHandle*, uint32\_t *eventType* )

## Parameters

<i>eventHandle</i>	event handle.
<i>eventType</i>	The event type

## Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

### 71.3.4 status\_t SDMMC\_OSAEventGet ( void \* *eventHandle*, uint32\_t *eventType*, uint32\_t \* *flag* )



## Parameters

<i>eventHandle</i>	event handle.
<i>eventType</i>	event type.
<i>flag</i>	pointer to store event value.

## Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

### 71.3.5 status\_t SDMMC\_OSAEventClear ( void \* *eventHandle*, uint32\_t *eventType* )

## Parameters

<i>eventHandle</i>	event handle.
<i>eventType</i>	The event type

## Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

### 71.3.6 status\_t SDMMC\_OSAEventDestroy ( void \* *eventHandle* )

## Parameters

<i>eventHandle</i>	The event handle.
--------------------	-------------------

### 71.3.7 void SDMMC\_OSADelay ( uint32\_t *milliseconds* )

## Parameters

<i>milliseconds</i>	time to delay
---------------------	---------------

## Chapter 72

### SDCARD

#### Overview

#### Data Structures

- struct `sd_card_t`  
*SD card state. [More...](#)*

#### Macros

- #define `FSL_SD_DRIVER_VERSION` (`MAKE_VERSION(2U, 3U, 3U)`) /\*2.3.3\*/  
*Driver version.*

#### Enumerations

- enum {  
    `kSD_SupportHighCapacityFlag` = (1U << 1U),  
    `kSD_Support4BitWidthFlag` = (1U << 2U),  
    `kSD_SupportSdhcFlag` = (1U << 3U),  
    `kSD_SupportSdxcFlag` = (1U << 4U),  
    `kSD_SupportVoltage180v` = (1U << 5U),  
    `kSD_SupportSetBlockCountCmd` = (1U << 6U),  
    `kSD_SupportSpeedClassControlCmd` = (1U << 7U) }  
*SD card flags.*

#### SDCARD Function

- `status_t SD_Init (sd_card_t *card)`  
*Initializes the card on a specific host controller.*
- `void SD_Deinit (sd_card_t *card)`  
*Deinitializes the card.*
- `status_t SD_CardInit (sd_card_t *card)`  
*Initializes the card.*
- `void SD_CardDeinit (sd_card_t *card)`  
*Deinitializes the card.*
- `status_t SD_HostInit (sd_card_t *card)`  
*initialize the host.*
- `void SD_HostDeinit (sd_card_t *card)`  
*Deinitializes the host.*
- `void SD_HostDoReset (sd_card_t *card)`  
*reset the host.*
- `void SD_HostReset (SDMMCHOST_CONFIG *host)`  
*reset the host.*
- `void SD_PowerOnCard (SDMMCHOST_TYPE *base, const sdmmchost_pwr_card_t *pwr)`

- *power on card.*  
void [SD\\_PowerOffCard](#) (SDMMCHOST\_TYPE \*base, const [sdmmchost\\_pwr\\_card\\_t](#) \*pwr)
- *power off card.*  
void [SD\\_SetCardPower](#) ([sd\\_card\\_t](#) \*card, bool enable)
- *set card power.*  
status\_t [SD\\_WaitCardDetectStatus](#) (SDMMCHOST\_TYPE \*hostBase, const [sdmmchost\\_detect\\_card\\_t](#) \*cd, bool waitCardStatus)
- *sd wait card detect function.*  
status\_t [SD\\_PollingCardInsert](#) ([sd\\_card\\_t](#) \*card, uint32\_t status)
- *sd wait card detect function.*  
bool [SD\\_IsCardPresent](#) ([sd\\_card\\_t](#) \*card)
- *sd card present check function.*  
bool [SD\\_CheckReadOnly](#) ([sd\\_card\\_t](#) \*card)
- *Checks whether the card is write-protected.*  
status\_t [SD\\_SelectCard](#) ([sd\\_card\\_t](#) \*card, bool isSelected)
- *Send SELECT\_CARD command to set the card to be transfer state or not.*  
status\_t [SD\\_ReadStatus](#) ([sd\\_card\\_t](#) \*card)
- *Send ACMD13 to get the card current status.*  
status\_t [SD\\_ReadBlocks](#) ([sd\\_card\\_t](#) \*card, uint8\_t \*buffer, uint32\_t startBlock, uint32\_t blockCount)
- *Reads blocks from the specific card.*  
status\_t [SD\\_WriteBlocks](#) ([sd\\_card\\_t](#) \*card, const uint8\_t \*buffer, uint32\_t startBlock, uint32\_t blockCount)
- *Writes blocks of data to the specific card.*  
status\_t [SD\\_EraseBlocks](#) ([sd\\_card\\_t](#) \*card, uint32\_t startBlock, uint32\_t blockCount)
- *Erases blocks of the specific card.*  
status\_t [SD\\_SetDriverStrength](#) ([sd\\_card\\_t](#) \*card, [sd\\_driver\\_strength\\_t](#) driverStrength)
- *select card driver strength select card driver strength*  
status\_t [SD\\_SetMaxCurrent](#) ([sd\\_card\\_t](#) \*card, [sd\\_max\\_current\\_t](#) maxCurrent)
- *select max current select max operation current*

## Data Structure Documentation

### 72.2.1 struct sd\_card\_t

Define the card structure including the necessary fields to identify and describe the card.

#### Data Fields

- [sdmmchost\\_t](#) \* host  
*Host configuration.*
- [sd\\_usr\\_param\\_t](#) usrParam  
*user parameter*
- bool [isHostReady](#)  
*use this flag to indicate if need host re-init or not*
- bool [noInternalAlign](#)  
*used to enable/disable the functionality of the exchange buffer*
- uint32\_t [busClock\\_Hz](#)  
*SD bus clock frequency united in Hz.*

- uint32\_t [relativeAddress](#)  
*Relative address of the card.*
- uint32\_t [version](#)  
*Card version.*
- uint32\_t [flags](#)  
*Flags in \_sd\_card\_flag.*
- uint8\_t [internalBuffer](#) [FSL\_SDMMC\_CARD\_INTERNAL\_BUFFER\_SIZE]  
*internal buffer*
- uint32\_t [ocr](#)  
*Raw OCR content.*
- sd\_cid\_t [cid](#)  
*CID.*
- sd\_csd\_t [csd](#)  
*CSD.*
- sd\_scr\_t [scr](#)  
*SCR.*
- sd\_status\_t [stat](#)  
*sd 512 bit status*
- uint32\_t [blockCount](#)  
*Card total block number.*
- uint32\_t [blockSize](#)  
*Card block size.*
- sd\_timing\_mode\_t [currentTiming](#)  
*current timing mode*
- sd\_driver\_strength\_t [driverStrength](#)  
*driver strength*
- sd\_max\_current\_t [maxCurrent](#)  
*card current limit*
- sdmmc\_operation\_voltage\_t [operationVoltage](#)  
*card operation voltage*

## Macro Definition Documentation

**72.3.1** `#define FSL_SD_DRIVER_VERSION (MAKE_VERSION(2U, 3U, 3U))`  
*/\*2.3.3\*/*

## Enumeration Type Documentation

### 72.4.1 anonymous enum

Enumerator

***kSD\_SupportHighCapacityFlag*** Support high capacity.  
***kSD\_Support4BitWidthFlag*** Support 4-bit data width.  
***kSD\_SupportSdhcFlag*** Card is SDHC.  
***kSD\_SupportSdxcFlag*** Card is SDXC.  
***kSD\_SupportVoltage180v*** card support 1.8v voltage  
***kSD\_SupportSetBlockCountCmd*** card support cmd23 flag  
***kSD\_SupportSpeedClassControlCmd*** card support speed class control flag

## Function Documentation

### 72.5.1 status\_t SD\_Init ( sd\_card\_t \* *card* )

**Deprecated** Do not use this function. It has been superceded by [SD\\_HostInit](#), [SD\\_CardInit](#).

This function initializes the card on a specific host controller, it is consist of host init, card detect, card init function, however user can ignore this high level function, instead of use the low level function, such as [SD\\_CardInit](#), [SD\\_HostInit](#), [SD\\_CardDetect](#).

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Not-SupportYet</i>	Card not support.
<i>kStatus_SDMMC_Send-OperationCondition-Failed</i>	Send operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	Send relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ScrFailed</i>	Send SCR failed.

<i>kStatus_SDMMC_SetBus-WidthFailed</i>	Set bus width failed.
<i>kStatus_SDMMC_Switch-HighSpeedFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

### 72.5.2 void SD\_Deinit ( sd\_card\_t \* *card* )

**Deprecated** Do not use this function. It has been superseded by [SD\\_HostDeinit](#), [SD\\_CardDeinit](#). This function deinitializes the specific card and host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

### 72.5.3 status\_t SD\_CardInit ( sd\_card\_t \* *card* )

This function initializes the card only, make sure the host is ready when call this function, otherwise it will return `kStatus_SDMMC_HostNotReady`.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Not-SupportYet</i>	Card not support.

<i>kStatus_SDMMC_Send-OperationCondition-Failed</i>	Send operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	Send relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ScrFailed</i>	Send SCR failed.
<i>kStatus_SDMMC_SetBus-WidthFailed</i>	Set bus width failed.
<i>kStatus_SDMMC_Switch-HighSpeedFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

#### 72.5.4 void SD\_CardDeinit ( sd\_card\_t \* card )

This function deinitializes the specific card.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

#### 72.5.5 status\_t SD\_HostInit ( sd\_card\_t \* card )

This function deinitializes the specific host.

Parameters

---

<i>card</i>	Card descriptor.
-------------	------------------

### 72.5.6 void SD\_HostDeinit ( sd\_card\_t \* *card* )

This function deinitializes the host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

### 72.5.7 void SD\_HostDoReset ( sd\_card\_t \* *card* )

This function reset the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

### 72.5.8 void SD\_HostReset ( SDMMCHOST\_CONFIG \* *host* )

This function reset the specific host.

**Deprecated** Do not use this function. It has been superceded by [SD\\_HostDoReset](#).

Parameters

<i>host</i>	host descriptor.
-------------	------------------

### 72.5.9 void SD\_PowerOnCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

The power on operation depend on host or the user define power on function.

**Deprecated** Do not use this function. It has been superceded by [SD\\_SetCardPower](#).



Parameters

<i>base</i>	host base address.
<i>pwr</i>	user define power control configuration

#### 72.5.10 void SD\_PowerOffCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

The power off operation depend on host or the user define power on function.

**Deprecated** Do not use this function. It has been superceded by [SD\\_SetCardPower](#).

Parameters

<i>base</i>	host base address.
<i>pwr</i>	user define power control configuration

#### 72.5.11 void SD\_SetCardPower ( sd\_card\_t \* *card*, bool *enable* )

The power off operation depend on host or the user define power on function.

Parameters

<i>card</i>	card descriptor.
<i>enable</i>	true is power on, false is power off.

#### 72.5.12 status\_t SD\_WaitCardDetectStatus ( SDMMCHOST\_TYPE \* *hostBase*, const sdmmchost\_detect\_card\_t \* *cd*, bool *waitCardStatus* )

Detect card through GPIO, CD, DATA3.

**Deprecated** Do not use this function. It has been superceded by [SD\\_PollingCardInsert](#).

## Parameters

<i>hostBase</i>	host base address.
<i>cd</i>	card detect configuration
<i>waitCardStatus</i>	wait card detect status

**72.5.13 status\_t SD\_PollingCardInsert ( sd\_card\_t \* *card*, uint32\_t *status* )**

Detect card through GPIO, CD, DATA3.

## Parameters

<i>card</i>	card descriptor.
<i>status</i>	detect status, kSD_Inserted or kSD_Removed.

**72.5.14 bool SD\_IsCardPresent ( sd\_card\_t \* *card* )**

## Parameters

<i>card</i>	card descriptor.
-------------	------------------

**72.5.15 bool SD\_CheckReadOnly ( sd\_card\_t \* *card* )**

This function checks if the card is write-protected via the CSD register.

## Parameters

<i>card</i>	The specific card.
-------------	--------------------

## Return values

<i>true</i>	Card is read only.
<i>false</i>	Card isn't read only.

**72.5.16 status\_t SD\_SelectCard ( sd\_card\_t \* *card*, bool *isSelected* )**

## Parameters

<i>card</i>	Card descriptor.
<i>isSelected</i>	True to set the card into transfer state, false to disselect.

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operate successfully.

**72.5.17 status\_t SD\_ReadStatus ( sd\_card\_t \* *card* )**

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Send-ApplicationCommand-Failed</i>	send application command failed.
<i>kStatus_Success</i>	Operate successfully.

**72.5.18 status\_t SD\_ReadBlocks ( sd\_card\_t \* *card*, uint8\_t \* *buffer*, uint32\_t *startBlock*, uint32\_t *blockCount* )**

This function reads blocks from the specific card with default block size defined by the SDHC\_CARD\_DEFAULT\_BLOCK\_SIZE.

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

<i>buffer</i>	The buffer to save the data read from card.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to read.

## Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

### 72.5.19 **status\_t SD\_WriteBlocks ( sd\_card\_t \* *card*, const uint8\_t \* *buffer*, uint32\_t *startBlock*, uint32\_t *blockCount* )**

This function writes blocks to the specific card with default block size 512 bytes.

## Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer holding the data to be written to the card.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to write.

## Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
--------------------------------	-------------------

<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

### 72.5.20 **status\_t SD\_EraseBlocks ( sd\_card\_t \* card, uint32\_t startBlock, uint32\_t blockCount )**

This function erases blocks of the specific card with default block size 512 bytes.

Parameters

<i>card</i>	Card descriptor.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to erase.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.

<i>kStatus_Success</i>	Operate successfully.
------------------------	-----------------------

### 72.5.21 **status\_t SD\_SetDriverStrength ( sd\_card\_t \* *card*, sd\_driver\_strength\_t *driverStrength* )**

Parameters

<i>card</i>	Card descriptor.
<i>driverStrength</i>	Driver strength

### 72.5.22 **status\_t SD\_SetMaxCurrent ( sd\_card\_t \* *card*, sd\_max\_current\_t *maxCurrent* )**

Parameters

<i>card</i>	Card descriptor.
<i>maxCurrent</i>	Max current

## Chapter 73

# SDIOCARD

### Overview

### Data Structures

- struct [sdio\\_card\\_t](#)  
*SDIO card state. [More...](#)*

### Macros

- #define [FSL\\_SDIO\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2U, 3U, 2U)) /\*2.3.2\*/  
*Middleware version.*
- #define [FSL\\_SDIO\\_MAX\\_IO\\_NUMS](#) (7U)  
*sdio device support maximum IO number*

### Typedefs

- typedef void(\* [sdio\\_io\\_irq\\_handler\\_t](#))(sdio\_card\_t \*card, uint32\_t func)  
*sdio io handler*

### Enumerations

- enum [sdio\\_io\\_direction\\_t](#) {  
    [kSDIO\\_IORead](#) = 0U,  
    [kSDIO\\_IOWrite](#) = 1U }  
*sdio io read/write direction*

### Initialization and deinitialization

- [status\\_t SDIO\\_Init](#) (sdio\_card\_t \*card)  
*SDIO card init function.*
- void [SDIO\\_Deinit](#) (sdio\_card\_t \*card)  
*SDIO card deinit, include card and host deinit.*
- [status\\_t SDIO\\_CardInit](#) (sdio\_card\_t \*card)  
*Initializes the card.*
- void [SDIO\\_CardDeinit](#) (sdio\_card\_t \*card)  
*Deinitializes the card.*
- [status\\_t SDIO\\_HostInit](#) (sdio\_card\_t \*card)  
*initialize the host.*
- void [SDIO\\_HostDeinit](#) (sdio\_card\_t \*card)  
*Deinitializes the host.*
- void [SDIO\\_HostReset](#) (SDMMCHOST\_CONFIG \*host)  
*reset the host.*
- void [SDIO\\_HostDoReset](#) (sdio\_card\_t \*card)  
*reset the host.*

- void **SDIO\_PowerOnCard** (SDMMCHOST\_TYPE \*base, const **sdmmchost\_pwr\_card\_t** \*pwr)  
*power on card.*
- void **SDIO\_PowerOffCard** (SDMMCHOST\_TYPE \*base, const **sdmmchost\_pwr\_card\_t** \*pwr)  
*power on card.*
- void **SDIO\_SetCardPower** (sdio\_card\_t \*card, bool enable)  
*set card power.*
- **status\_t** **SDIO\_CardInActive** (sdio\_card\_t \*card)  
*set SDIO card to inactive state*
- **status\_t** **SDIO\_GetCardCapability** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func)  
*get SDIO card capability*
- **status\_t** **SDIO\_SetBlockSize** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, uint32\_t blockSize)  
*set SDIO card block size*
- **status\_t** **SDIO\_CardReset** (sdio\_card\_t \*card)  
*set SDIO card reset*
- **status\_t** **SDIO\_SetDataBusWidth** (sdio\_card\_t \*card, **sdio\_bus\_width\_t** busWidth)  
*set SDIO card data bus width*
- **status\_t** **SDIO\_SwitchToHighSpeed** (sdio\_card\_t \*card)  
*switch the card to high speed*
- **status\_t** **SDIO\_ReadCIS** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, const uint32\_t \*tupleList, uint32\_t tupleNum)  
*read SDIO card CIS for each function*
- **status\_t** **SDIO\_WaitCardDetectStatus** (SDMMCHOST\_TYPE \*hostBase, const **sdmmchost\_detect\_card\_t** \*cd, bool waitCardStatus)  
*sdio wait card detect function.*
- **status\_t** **SDIO\_PollingCardInsert** (sdio\_card\_t \*card, uint32\_t status)  
*sdio wait card detect function.*
- bool **SDIO\_IsCardPresent** (sdio\_card\_t \*card)  
*sdio card present check function.*

## IO operations

- **status\_t** **SDIO\_IO\_Write\_Direct** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, uint32\_t regAddr, uint8\_t \*data, bool raw)  
*IO direct write transfer function.*
- **status\_t** **SDIO\_IO\_Read\_Direct** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, uint32\_t regAddr, uint8\_t \*data)  
*IO direct read transfer function.*
- **status\_t** **SDIO\_IO\_RW\_Direct** (sdio\_card\_t \*card, **sdio\_io\_direction\_t** direction, **sdio\_func\_num\_t** func, uint32\_t regAddr, uint8\_t dataIn, uint8\_t \*dataOut)  
*IO direct read/write transfer function.*
- **status\_t** **SDIO\_IO\_Write\_Extended** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, uint32\_t regAddr, uint8\_t \*buffer, uint32\_t count, uint32\_t flags)  
*IO extended write transfer function.*
- **status\_t** **SDIO\_IO\_Read\_Extended** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, uint32\_t regAddr, uint8\_t \*buffer, uint32\_t count, uint32\_t flags)  
*IO extended read transfer function.*
- **status\_t** **SDIO\_EnableIOInterrupt** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, bool enable)  
*enable IO interrupt*
- **status\_t** **SDIO\_EnableIO** (sdio\_card\_t \*card, **sdio\_func\_num\_t** func, bool enable)  
*enable IO and wait IO ready*



- [status\\_t SDIO\\_SelectIO](#) (sdio\_card\_t \*card, [sdio\\_func\\_num\\_t](#) func)  
*select IO*
- [status\\_t SDIO\\_AbortIO](#) (sdio\_card\_t \*card, [sdio\\_func\\_num\\_t](#) func)  
*Abort IO transfer.*
- [status\\_t SDIO\\_SetDriverStrength](#) (sdio\_card\_t \*card, [sd\\_driver\\_strength\\_t](#) driverStrength)  
*Set driver strength.*
- [status\\_t SDIO\\_EnableAsyncInterrupt](#) (sdio\_card\_t \*card, bool enable)  
*Enable/Disable Async interrupt.*
- [status\\_t SDIO\\_GetPendingInterrupt](#) (sdio\_card\_t \*card, uint8\_t \*pendingInt)  
*Get pending interrupt.*
- [status\\_t SDIO\\_IO\\_Transfer](#) (sdio\_card\_t \*card, [sdio\\_command\\_t](#) cmd, uint32\_t argument, uint32\_t blockSize, uint8\_t \*txData, uint8\_t \*rxData, uint16\_t dataSize, uint32\_t \*response)  
*sdio card io transfer function.*
- void [SDIO\\_SetIOIRQHandler](#) (sdio\_card\_t \*card, [sdio\\_func\\_num\\_t](#) func, [sdio\\_io\\_irq\\_handler\\_t](#) handler)  
*sdio set io IRQ handler.*
- [status\\_t SDIO\\_HandlePendingIOInterrupt](#) (sdio\_card\_t \*card)  
*sdio card io pending interrupt handle function.*

## Data Structure Documentation

### 73.2.1 struct \_sdio\_card

sdio card descriptor

Define the card structure including the necessary fields to identify and describe the card.

#### Data Fields

- [sdmmc\\_host\\_t \\* host](#)  
*Host information.*
- [sdio\\_usr\\_param\\_t](#) usrParam  
*user parameter*
- bool [noInternalAlign](#)  
*use this flag to disable sdmmc align.*
- uint8\_t [internalBuffer](#) [[FSL\\_SDMMC\\_CARD\\_INTERNAL\\_BUFFER\\_SIZE](#)]  
*internal buffer*
- bool [isHostReady](#)  
*use this flag to indicate if need host re-init or not*
- bool [memPresentFlag](#)  
*indicate if memory present*
- uint32\_t [busClock\\_Hz](#)  
*SD bus clock frequency united in Hz.*
- uint32\_t [relativeAddress](#)  
*Relative address of the card.*
- uint8\_t [sdVersion](#)  
*SD version.*
- [sd\\_timing\\_mode\\_t](#) currentTiming  
*current timing mode*

- [sd\\_driver\\_strength\\_t driverStrength](#)  
*driver strength*
- [sd\\_max\\_current\\_t maxCurrent](#)  
*card current limit*
- [sdmmc\\_operation\\_voltage\\_t operationVoltage](#)  
*card operation voltage*
- [uint8\\_t sdioVersion](#)  
*SDIO version.*
- [uint8\\_t cccrVersion](#)  
*CCCR version.*
- [uint8\\_t ioTotalNumber](#)  
*total number of IO function*
- [uint32\\_t cccrflags](#)  
*Flags in \_sd\_card\_flag.*
- [uint32\\_t io0blockSize](#)  
*record the io0 block size*
- [uint32\\_t ocr](#)  
*Raw OCR content, only 24bit available for SDIO card.*
- [uint32\\_t commonCISPointer](#)  
*point to common CIS*
- [sdio\\_common\\_cis\\_t commonCIS](#)  
*CIS table.*
- [sdio\\_fbr\\_t ioFBR \[FSL\\_SDIO\\_MAX\\_IO\\_NUMS\]](#)  
*FBR table.*
- [sdio\\_func\\_cis\\_t funcCIS \[FSL\\_SDIO\\_MAX\\_IO\\_NUMS\]](#)  
*function CIS table*
- [sdio\\_io\\_irq\\_handler\\_t ioIRQHandler \[FSL\\_SDIO\\_MAX\\_IO\\_NUMS\]](#)  
*io IRQ handler*
- [uint8\\_t ioIntIndex](#)  
*used to record current enabled io interrupt index*
- [uint8\\_t ioIntNums](#)  
*used to record total enabled io interrupt numbers*

### 73.2.1.0.0.61 Field Documentation

#### 73.2.1.0.0.61.1 `bool sdio_card_t::noInternalAlign`

If disable, sdmmc will not make sure the data buffer address is word align, otherwise all the transfer are align to low level driver

## Macro Definition Documentation

**73.3.1** `#define FSL_SDIO_DRIVER_VERSION (MAKE_VERSION(2U, 3U, 2U))`  
`/*2.3.2*/`

## Enumeration Type Documentation

### 73.4.1 enum sdio\_io\_direction\_t

Enumerator

*kSDIO\_IORead* io read  
*kSDIO\_IOWrite* io write

## Function Documentation

### 73.5.1 status\_t SDIO\_Init ( sdio\_card\_t \* *card* )

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Go-IdleFailed</i>	
<i>kStatus_SDMMC_Hand-ShakeOperation-ConditionFailed</i>	
<i>kStatus_SDMMC_SDIO-InvalidCard</i>	
<i>kStatus_SDMMC_SDIO-InvalidVoltage</i>	
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	
<i>kStatus_SDMMC_Select-CardFailed</i>	
<i>kStatus_SDMMC_SDIO-SwitchHighSpeedFail</i>	
<i>kStatus_SDMMC_SDIO-ReadCISFail</i>	

<i>kStatus_SDMMC_TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.2 void SDIO\_Deinit ( sdio\_card\_t \* *card* )

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

### 73.5.3 status\_t SDIO\_CardInit ( sdio\_card\_t \* *card* )

This function initializes the card only, make sure the host is ready when call this function, otherwise it will return kStatus\_SDMMC\_HostNotReady.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_HostNotReady</i>	host is not ready.
<i>kStatus_SDMMC_GoIdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_NotSupportYet</i>	Card not support.
<i>kStatus_SDMMC_SendOperationConditionFailed</i>	Send operation condition failed.
<i>kStatus_SDMMC_AllSendCidFailed</i>	Send CID failed.

<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	Send relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ScrFailed</i>	Send SCR failed.
<i>kStatus_SDMMC_SetBus-WidthFailed</i>	Set bus width failed.
<i>kStatus_SDMMC_Switch-HighSpeedFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

#### 73.5.4 void SDIO\_CardDeinit ( sdio\_card\_t \* card )

This function deinitializes the specific card.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

#### 73.5.5 status\_t SDIO\_HostInit ( sdio\_card\_t \* card )

This function deinitializes the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

#### 73.5.6 void SDIO\_HostDeinit ( sdio\_card\_t \* card )

This function deinitializes the host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

### 73.5.7 void SDIO\_HostReset ( SDMMCHOST\_CONFIG \* *host* )

This function reset the specific host.

**Deprecated** Do not use this function. It has been superceded by [SDIO\\_HostDoReset](#).

Parameters

<i>host</i>	host descriptor.
-------------	------------------

### 73.5.8 void SDIO\_HostDoReset ( sdio\_card\_t \* *card* )

This function reset the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

### 73.5.9 void SDIO\_PowerOnCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

The power on operation depend on host or the user define power on function.

**Deprecated** Do not use this function. It has been superceded by [SDIO\\_SetCardPower](#).

Parameters

<i>base</i>	host base address.
<i>pwr</i>	user define power control configuration

### 73.5.10 void SDIO\_PowerOffCard ( SDMMCHOST\_TYPE \* *base*, const sdmmchost\_pwr\_card\_t \* *pwr* )

The power off operation depend on host or the user define power on function.

**Deprecated** Do not use this function. It has been superceded by [SDIO\\_SetCardPower](#).

Parameters

<i>base</i>	host base address.
<i>pwr</i>	user define power control configuration

### 73.5.11 void SDIO\_SetCardPower ( sdio\_card\_t \* *card*, bool *enable* )

The power off operation depend on host or the user define power on function.

Parameters

<i>card</i>	card descriptor.
<i>enable</i>	true is power on, false is power off.

### 73.5.12 status\_t SDIO\_CardIsActive ( sdio\_card\_t \* *card* )

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.13 status\_t SDIO\_GetCardCapability ( sdio\_card\_t \* *card*, sdio\_func\_num\_t *func* )

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.14 **status\_t SDIO\_SetBlockSize ( sdio\_card\_t \* *card*, sdio\_func\_num\_t *func*, uint32\_t *blockSize* )**

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	io number
<i>blockSize</i>	block size

Return values

<i>kStatus_SDMMC_SetCardBlockSizeFailed</i>	
<i>kStatus_SDMMC_SDIO_InvalidArgument</i>	
<i>kStatus_Success</i>	

### 73.5.15 **status\_t SDIO\_CardReset ( sdio\_card\_t \* *card* )**

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

---



<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.16 **status\_t SDIO\_SetDataBusWidth ( sdio\_card\_t \* *card*, sdio\_bus\_width\_t *busWidth* )**

Parameters

<i>card</i>	Card descriptor.
<i>busWidth</i>	bus width

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.17 **status\_t SDIO\_SwitchToHighSpeed ( sdio\_card\_t \* *card* )**

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_SDMMC_SDIO_-SwitchHighSpeedFail</i>	
<i>kStatus_Success</i>	

### 73.5.18 **status\_t SDIO\_ReadCIS ( sdio\_card\_t \* *card*, sdio\_func\_num\_t *func*, const uint32\_t \* *tupleList*, uint32\_t *tupleNum* )**

## Parameters

<i>card</i>	Card descriptor.
<i>func</i>	io number
<i>tupleList</i>	code list
<i>tupleNum</i>	code number

## Return values

<i>kStatus_SDMMC_SDIO- _ReadCISFail</i>	
<i>kStatus_SDMMC_- TransferFailed</i>	
<i>kStatus_Success</i>	

**73.5.19** `status_t SDIO_WaitCardDetectStatus ( SDMMCHOST_TYPE * hostBase,  
const sdmmchost_detect_card_t * cd, bool waitCardStatus )`

Detect card through GPIO, CD, DATA3.

**Deprecated** Do not use this function. It has been superceded by [SDIO\\_PollingCardInsert](#).

## Parameters

<i>hostBase</i>	card descriptor.
<i>cd</i>	detect configuration
<i>waitCardStatus</i>	wait card detect status

**73.5.20** `status_t SDIO_PollingCardInsert ( sdio_card_t * card, uint32_t status )`

Detect card through GPIO, CD, DATA3.

## Parameters

<i>card</i>	card descriptor.
<i>status</i>	detect status, kSD_Inserted or kSD_Removed.

**73.5.21**   **bool** SDIO\_IsCardPresent ( **sdio\_card\_t** \* *card* )

## Parameters

<i>card</i>	card descriptor.
-------------	------------------

**73.5.22** `status_t SDIO_IO_Write_Direct ( sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * data, bool raw )`

## Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO numner
<i>regAddr</i>	register address
<i>data</i>	the data pinter to write
<i>raw</i>	flag, indicate read after write or write only

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

**73.5.23** `status_t SDIO_IO_Read_Direct ( sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * data )`

## Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>data</i>	pointer to read

## Return values

---

<i>kStatus_SDMMC_TransferFailed</i>	
<i>kStatus_Success</i>	

**73.5.24** `status_t SDIO_IO_RW_Direct ( sdio_card_t * card, sdio_io_direction_t direction, sdio_func_num_t func, uint32_t regAddr, uint8_t dataIn, uint8_t * dataOut )`

## Parameters

<i>card</i>	Card descriptor.
<i>direction</i>	io access direction, please reference sdio_io_direction_t.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>dataIn</i>	data to write
<i>dataOut</i>	data pointer for readback data, support both for read and write, when application want readback the data after write command, dataOut should not be NULL.

## Return values

<i>kStatus_SDMMC_TransferFailed</i>	
<i>kStatus_Success</i>	

**73.5.25** `status_t SDIO_IO_Write_Extended ( sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * buffer, uint32_t count, uint32_t flags )`

## Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>buffer</i>	data buffer to write
<i>count</i>	data count
<i>flags</i>	write flags

Return values

<i>kStatus_SDMMC_TransferFailed</i>	
<i>kStatus_SDMMC_SDIO_InvalidArgument</i>	
<i>kStatus_Success</i>	

**73.5.26** `status_t SDIO_IO_Read_Extended ( sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * buffer, uint32_t count, uint32_t flags )`

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>buffer</i>	data buffer to read
<i>count</i>	data count
<i>flags</i>	write flags

Return values

<i>kStatus_SDMMC_TransferFailed</i>	
<i>kStatus_SDMMC_SDIO_InvalidArgument</i>	
<i>kStatus_Success</i>	

**73.5.27** `status_t SDIO_EnableInterrupt ( sdio_card_t * card, sdio_func_num_t func, bool enable )`

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>enable</i>	enable/disable flag

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.28 **status\_t SDIO\_EnableIO ( sdio\_card\_t \* *card*, sdio\_func\_num\_t *func*, bool *enable* )**

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>enable</i>	enable/disable flag

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.29 **status\_t SDIO\_SelectIO ( sdio\_card\_t \* *card*, sdio\_func\_num\_t *func* )**

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.30 **status\_t SDIO\_AbortIO ( sdio\_card\_t \* *card*, sdio\_func\_num\_t *func* )**

## Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.31 **status\_t SDIO\_SetDriverStrength ( sdio\_card\_t \* *card*, sd\_driver\_strength\_t *driverStrength* )**

## Parameters

<i>card</i>	Card descriptor.
<i>driverStrength</i>	target driver strength.

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

### 73.5.32 **status\_t SDIO\_EnableAsyncInterrupt ( sdio\_card\_t \* *card*, bool *enable* )**

## Parameters

<i>card</i>	Card descriptor.
<i>enable</i>	true is enable, false is disable.

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	



**73.5.33** `status_t SDIO_GetPendingInterrupt ( sdio_card_t * card, uint8_t * pendingInt )`

## Parameters

<i>card</i>	Card descriptor.
<i>pendingInt</i>	pointer store pending interrupt

## Return values

<i>kStatus_SDMMC_TransferFailed</i>	
<i>kStatus_Success</i>	

**73.5.34** `status_t SDIO_IO_Transfer ( sdio_card_t * card, sdio_command_t cmd,  
uint32_t argument, uint32_t blockSize, uint8_t * txData, uint8_t * rxData,  
uint16_t dataSize, uint32_t * response )`

This function can be used for transfer direct/extend command. Please pay attention to the non-align data buffer address transfer, if data buffer address can not meet host controller internal DMA requirement, sdio driver will try to use internal align buffer if data size is not bigger than internal buffer size, Align address transfer always can get a better performance, so if application want sdio driver make sure buffer address align, please redefine the SDMMC\_GLOBAL\_BUFFER\_SIZE macro to a value which is big enough for your application.

## Parameters

<i>card</i>	card descriptor.
<i>cmd</i>	command to transfer
<i>argument</i>	argument to transfer
<i>blockSize</i>	used for block mode.
<i>txData</i>	tx buffer pointer or NULL
<i>rxData</i>	rx buffer pointer or NULL
<i>dataSize</i>	transfer data size
<i>response</i>	reponse pointer, if application want read response back, please set it to a NON-NULL pointer.

**73.5.35** `void SDIO_SetIOIRQHandler ( sdio_card_t * card, sdio_func_num_t func,  
sdio_io_irq_handler_t handler )`

## Parameters

<i>card</i>	card descriptor.
<i>func</i>	function io number.
<i>handler</i>	io IRQ handler.

**73.5.36 status\_t SDIO\_HandlePendingIOInterrupt ( sdio\_card\_t \* *card* )**

This function is used to handle the pending io interrupt. To register a IO IRQ handler,

```
* //initialization
* SDIO_EnableIOInterrupt(card, 0, true);
* SDIO_SetIOIRQHandler(card, 0, func0_handler);
* //call it in interrupt callback
* SDIO_HandlePendingIOInterrupt(card);
*
```

To release a IO IRQ handler,

```
* SDIO_EnableIOInterrupt(card, 0, false);
* SDIO_SetIOIRQHandler(card, 0, NULL);
*
```

## Parameters

<i>card</i>	card descriptor.
-------------	------------------

## Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

## Chapter 74

### SDSPI

#### Overview

#### Data Structures

- struct [sdspi\\_host\\_t](#)  
*SDSPI host state. [More...](#)*
- struct [sdspi\\_card\\_t](#)  
*SD Card Structure. [More...](#)*

#### Macros

- #define [FSL\\_SDSPI\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2U, 2U, 1U)) /\*2.2.1\*/  
*Driver version.*
- #define [FSL\\_SDSPI\\_DEFAULT\\_BLOCK\\_SIZE](#) (512U)  
*Default block size.*
- #define [DSPI\\_DUMMY\\_DATA](#) (0xFFU)  
*Dummy byte define, 0xFF should be defined as the dummy data.*
- #define [SDSPI\\_CARD\\_CRC\\_PROTECTION\\_ENABLE](#) 0U  
*This macro is used to enable or disable the CRC protection for SD card command.*

#### Enumerations

- enum {  
    [kStatus\\_SDSPI\\_SetFrequencyFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 0U),  
    [kStatus\\_SDSPI\\_ExchangeFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 1U),  
    [kStatus\\_SDSPI\\_WaitReadyFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 2U),  
    [kStatus\\_SDSPI\\_ResponseError](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 3U),  
    [kStatus\\_SDSPI\\_WriteProtected](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 4U),  
    [kStatus\\_SDSPI\\_GoIdleFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 5U),  
    [kStatus\\_SDSPI\\_SendCommandFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 6U),  
    [kStatus\\_SDSPI\\_ReadFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 7U),  
    [kStatus\\_SDSPI\\_WriteFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 8U),  
    [kStatus\\_SDSPI\\_SendInterfaceConditionFailed](#),  
    [kStatus\\_SDSPI\\_SendOperationConditionFailed](#),  
    [kStatus\\_SDSPI\\_ReadOcrFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 11U),  
    [kStatus\\_SDSPI\\_SetBlockSizeFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 12U),  
    [kStatus\\_SDSPI\\_SendCsdFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 13U),  
    [kStatus\\_SDSPI\\_SendCidFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 14U),  
    [kStatus\\_SDSPI\\_StopTransmissionFailed](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 15U),  
    [kStatus\\_SDSPI\\_SendApplicationCommandFailed](#),  
    [kStatus\\_SDSPI\\_InvalidVoltage](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 17U),  
    [kStatus\\_SDSPI\\_SwitchCmdFail](#) = MAKE\_STATUS(kStatusGroup\_SDSPI, 18U),  
}

`kStatus_SDSPI_NotSupportYet = MAKE_STATUS(kStatusGroup_SDSPI, 19U) }`

*SDSPI API status.*

- enum {  
`kSDSPI_SupportHighCapacityFlag = (1U << 0U),`  
`kSDSPI_SupportSdhcFlag = (1U << 1U),`  
`kSDSPI_SupportSdxcFlag = (1U << 2U),`  
`kSDSPI_SupportSdscFlag = (1U << 3U) }`
- SDSPI card flag.*
- enum {  
`kSDSPI_ResponseTypeR1 = 0U,`  
`kSDSPI_ResponseTypeR1b = 1U,`  
`kSDSPI_ResponseTypeR2 = 2U,`  
`kSDSPI_ResponseTypeR3 = 3U,`  
`kSDSPI_ResponseTypeR7 = 4U }`
- SDSPI response type.*
- enum {  
`kSDSPI_CmdGoIdle = kSDMMC_GoIdleState << 8U | kSDSPI_ResponseTypeR1,`  
`kSDSPI_CmdCrc = kSDSPI_CommandCrc << 8U | kSDSPI_ResponseTypeR1,`  
`kSDSPI_CmdSendInterfaceCondition }`
- SDSPI command type.*
- enum `sdspi_cs_active_polarity_t` {  
`kSDSPI_CsActivePolarityHigh = 0U,`  
`kSDSPI_CsActivePolarityLow }`
- cs active polarity*

## SDSPI Function

- `status_t SDSPI_Init (sdspi_card_t *card)`  
*Initializes the card on a specific SPI instance.*
- void `SDSPI_Deinit (sdspi_card_t *card)`  
*Deinitializes the card.*
- bool `SDSPI_CheckReadOnly (sdspi_card_t *card)`  
*Checks whether the card is write-protected.*
- `status_t SDSPI_ReadBlocks (sdspi_card_t *card, uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)`  
*Reads blocks from the specific card.*
- `status_t SDSPI_WriteBlocks (sdspi_card_t *card, uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)`  
*Writes blocks of data to the specific card.*
- `status_t SDSPI_SendCid (sdspi_card_t *card)`  
*Send GET-CID command In our sdspi init function, this function is removed for better code size, if id information is needed, you can call it after the init function directly.*
- `status_t SDSPI_SendPreErase (sdspi_card_t *card, uint32_t blockCount)`  
*Multiple blocks write pre-erase function.*
- `status_t SDSPI_EraseBlocks (sdspi_card_t *card, uint32_t startBlock, uint32_t blockCount)`  
*Block erase function.*
- `status_t SDSPI_SwitchToHighSpeed (sdspi_card_t *card)`  
*Switch to high speed function.*

## Data Structure Documentation

### 74.2.1 struct sdspi\_host\_t

#### Data Fields

- uint32\_t [busBaudRate](#)  
*Bus baud rate.*
- [status\\_t](#)(\* [setFrequency](#) )(uint32\_t frequency)  
*Set frequency of SPI.*
- [status\\_t](#)(\* [exchange](#) )(uint8\_t \*in, uint8\_t \*out, uint32\_t size)  
*Exchange data over SPI.*
- void(\* [init](#) )(void)  
*SPI initialization.*
- void(\* [deinit](#) )(void)  
*SPI de-initialization.*
- void(\* [csActivePolarity](#) )(sdspi\_cs\_active\_polarity\_t polarity)  
*SPI CS active polarity.*

### 74.2.2 struct sdspi\_card\_t

Define the card structure including the necessary fields to identify and describe the card.

#### Data Fields

- [sdspi\\_host\\_t](#) \* [host](#)  
*Host state information.*
- uint32\_t [relativeAddress](#)  
*Relative address of the card.*
- uint32\_t [flags](#)  
*Flags defined in `_sdspi_card_flag`.*
- uint8\_t [internalBuffer](#) [16U]  
*internal buffer for card raw register content*
- uint32\_t [ocr](#)  
*Raw OCR content.*
- [sd\\_cid\\_t](#) [cid](#)  
*CID.*
- [sd\\_csd\\_t](#) [csd](#)  
*CSD.*
- [sd\\_scr\\_t](#) [scr](#)  
*SCR.*
- uint32\_t [blockCount](#)  
*Card total block number.*
- uint32\_t [blockSize](#)  
*Card block size.*

## 74.2.2.0.0.62 Field Documentation

## 74.2.2.0.0.62.1 uint32\_t sdspi\_card\_t::flags

## Macro Definition Documentation

**74.3.1 #define FSL\_SDSPI\_DRIVER\_VERSION (MAKE\_VERSION(2U, 2U, 1U))**  
 /\*2.2.1\*/

**74.3.2 #define DSPI\_DUMMY\_DATA (0xFFU)**

Dummy data used for Tx if there is no txData.

**74.3.3 #define SDSPI\_CARD\_CRC\_PROTECTION\_ENABLE 0U**

The SPI interface is initialized in the CRC off mode by default. However, the RESET command(cmd0) that is used to switch the card to SPI mode, is received by the card while in SD mode and therefore, shall have a valid CRC field, after the card put into SPI mode, CRC check for all command include CMD0 will be done according to CMD59 setting, host can turn CRC option on and off using the CMD59, this command should be called before ACMD41. CMD8 CRC verification is always enabled. The host shall set correct CRC in the argument of CMD8. If CRC check is enabled, then sdspi code size and read/write performance will be lower than CRC off. CRC check is off by default.

## Enumeration Type Documentation

## 74.4.1 anonymous enum

Enumerator

*kStatus\_SDSPI\_SetFrequencyFailed* Set frequency failed.  
*kStatus\_SDSPI\_ExchangeFailed* Exchange data on SPI bus failed.  
*kStatus\_SDSPI\_WaitReadyFailed* Wait card ready failed.  
*kStatus\_SDSPI\_ResponseError* Response is error.  
*kStatus\_SDSPI\_WriteProtected* Write protected.  
*kStatus\_SDSPI\_GoIdleFailed* Go idle failed.  
*kStatus\_SDSPI\_SendCommandFailed* Send command failed.  
*kStatus\_SDSPI\_ReadFailed* Read data failed.  
*kStatus\_SDSPI\_WriteFailed* Write data failed.  
*kStatus\_SDSPI\_SendInterfaceConditionFailed* Send interface condition failed.  
*kStatus\_SDSPI\_SendOperationConditionFailed* Send operation condition failed.  
*kStatus\_SDSPI\_ReadOcrFailed* Read OCR failed.  
*kStatus\_SDSPI\_SetBlockSizeFailed* Set block size failed.  
*kStatus\_SDSPI\_SendCsdFailed* Send CSD failed.  
*kStatus\_SDSPI\_SendCidFailed* Send CID failed.  
*kStatus\_SDSPI\_StopTransmissionFailed* Stop transmission failed.

***kStatus\_SDSPI\_SendApplicationCommandFailed*** Send application command failed.  
***kStatus\_SDSPI\_InvalidVoltage*** invalid supply voltage  
***kStatus\_SDSPI\_SwitchCmdFail*** switch command crc protection on/off  
***kStatus\_SDSPI\_NotSupportYet*** not support

#### 74.4.2 anonymous enum

Enumerator

***kSDSPI\_SupportHighCapacityFlag*** Card is high capacity.  
***kSDSPI\_SupportSdhcFlag*** Card is SDHC.  
***kSDSPI\_SupportSdxcFlag*** Card is SDXC.  
***kSDSPI\_SupportSdscFlag*** Card is SDSC.

#### 74.4.3 anonymous enum

Enumerator

***kSDSPI\_ResponseTypeR1*** Response 1.  
***kSDSPI\_ResponseTypeR1b*** Response 1 with busy.  
***kSDSPI\_ResponseTypeR2*** Response 2.  
***kSDSPI\_ResponseTypeR3*** Response 3.  
***kSDSPI\_ResponseTypeR7*** Response 7.

#### 74.4.4 anonymous enum

Enumerator

***kSDSPI\_CmdGoIdle*** command go idle  
***kSDSPI\_CmdCrc*** command crc protection  
***kSDSPI\_CmdSendInterfaceCondition*** command send interface condition

#### 74.4.5 enum sdspi\_cs\_active\_polarity\_t

Enumerator

***kSDSPI\_CsActivePolarityHigh*** CS active polarity high.  
***kSDSPI\_CsActivePolarityLow*** CS active polarity low.

### Function Documentation

#### 74.5.1 status\_t SDSPI\_Init ( sdspi\_card\_t \* card )

This function initializes the card on a specific SPI instance.



## Parameters

<i>card</i>	Card descriptor
-------------	-----------------

## Return values

<i>kStatus_SDSPI_SetFrequencyFailed</i>	Set frequency failed.
<i>kStatus_SDSPI_GoIdleFailed</i>	Go idle failed.
<i>kStatus_SDSPI_SendInterfaceConditionFailed</i>	Send interface condition failed.
<i>kStatus_SDSPI_SendOperationConditionFailed</i>	Send operation condition failed.
<i>kStatus_Timeout</i>	Send command timeout.
<i>kStatus_SDSPI_NotSupportYet</i>	Not support yet.
<i>kStatus_SDSPI_ReadOcrFailed</i>	Read OCR failed.
<i>kStatus_SDSPI_SetBlockSizeFailed</i>	Set block size failed.
<i>kStatus_SDSPI_SendCsdFailed</i>	Send CSD failed.
<i>kStatus_SDSPI_SendCidFailed</i>	Send CID failed.
<i>kStatus_Success</i>	Operate successfully.

**74.5.2 void SDSPI\_Deinit ( sdspi\_card\_t \* *card* )**

This function deinitializes the specific card.

## Parameters

<i>card</i>	Card descriptor
-------------	-----------------

### 74.5.3 bool SDSPI\_CheckReadOnly ( sdspi\_card\_t \* *card* )

This function checks if the card is write-protected via CSD register.

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Return values

<i>true</i>	Card is read only.
<i>false</i>	Card isn't read only.

#### 74.5.4 **status\_t SDSPI\_ReadBlocks ( sdspi\_card\_t \* *card*, uint8\_t \* *buffer*, uint32\_t *startBlock*, uint32\_t *blockCount* )**

This function reads blocks from specific card.

## Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	the buffer to hold the data read from card
<i>startBlock</i>	the start block index
<i>blockCount</i>	the number of blocks to read

## Return values

<i>kStatus_SDSPI_Send-CommandFailed</i>	Send command failed.
<i>kStatus_SDSPI_Read-Failed</i>	Read data failed.
<i>kStatus_SDSPI_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

#### 74.5.5 **status\_t SDSPI\_WriteBlocks ( sdspi\_card\_t \* *card*, uint8\_t \* *buffer*, uint32\_t *startBlock*, uint32\_t *blockCount* )**

This function writes blocks to specific card

## Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	the buffer holding the data to be written to the card
<i>startBlock</i>	the start block index
<i>blockCount</i>	the number of blocks to write

## Return values

<i>kStatus_SDSPI_Write-Protected</i>	Card is write protected.
<i>kStatus_SDSPI_Send-CommandFailed</i>	Send command failed.
<i>kStatus_SDSPI_-ResponseError</i>	Response is error.
<i>kStatus_SDSPI_Write-Failed</i>	Write data failed.
<i>kStatus_SDSPI_-ExchangeFailed</i>	Exchange data over SPI failed.
<i>kStatus_SDSPI_Wait-ReadyFailed</i>	Wait card to be ready status failed.
<i>kStatus_Success</i>	Operate successfully.

**74.5.6 status\_t SDSPI\_SendCid ( sdspi\_card\_t \* *card* )**

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Return values

<i>kStatus_SDSPI_Send-CommandFailed</i>	Send command failed.
---	----------------------

<i>kStatus_SDSPI_ReadFailed</i>	Read data blocks failed.
<i>kStatus_Success</i>	Operate successfully.

#### 74.5.7 **status\_t SDSPI\_SendPreErase ( sdspi\_card\_t \* *card*, uint32\_t *blockCount* )**

This function should be called before SDSPI\_WriteBlocks, it is used to set the number of the write blocks to be pre-erased before writing.

Parameters

<i>card</i>	Card descriptor.
<i>blockCount</i>	the block counts to be write.

Return values

<i>kStatus_SDSPI_SendCommandFailed</i>	Send command failed.
<i>kStatus_SDSPI_SendApplicationCommandFailed</i>	
<i>kStatus_SDSPI_ResponseError</i>	
<i>kStatus_Success</i>	Operate successfully.

#### 74.5.8 **status\_t SDSPI\_EraseBlocks ( sdspi\_card\_t \* *card*, uint32\_t *startBlock*, uint32\_t *blockCount* )**

Parameters

<i>card</i>	Card descriptor.
<i>startBlock</i>	start block address to be erase.
<i>blockCount</i>	the block counts to be erase.

## Return values

<i>kStatus_SDSPI_Wait-ReadyFailed</i>	Wait ready failed.
<i>kStatus_SDSPI_Send-CommandFailed</i>	Send command failed.
<i>kStatus_Success</i>	Operate successfully.

### 74.5.9 status\_t SDSPI\_SwitchToHighSpeed ( sdspi\_card\_t \* *card* )

This function can be called after SDSPI\_Init function if target board's layout support >25MHZ spi baudrate, otherwise this function is useless. Be careful with call this function, code size and stack usage will be enlarge.

## Parameters

<i>card</i>	Card descriptor.
-------------	------------------

## Return values

<i>kStatus_Fail</i>	switch failed.
<i>kStatus_Success</i>	Operate successfully.

## Chapter 75

### Cs42888

#### Overview

#### Data Structures

- struct [cs42888\\_audio\\_format\\_t](#)  
*cs42888 audio format [More...](#)*
- struct [cs42888\\_config\\_t](#)  
*Initialize structure of CS42888. [More...](#)*
- struct [cs42888\\_handle\\_t](#)  
*cs42888 handler [More...](#)*

#### Macros

- #define [CS42888\\_I2C\\_HANDLER\\_SIZE](#) CODEC\_I2C\_MASTER\_HANDLER\_SIZE  
*CS42888 handle size.*
- #define [CS42888\\_ID](#) 0x01U  
*Define the register address of CS42888.*
- #define [CS42888\\_AOUT\\_MAX\\_VOLUME\\_VALUE](#) 0xFFU  
*CS42888 volume setting range.*
- #define [CS42888\\_CACHEREGNUM](#) 28U  
*Cache register number.*
- #define [CS42888\\_I2C\\_ADDR](#) 0x48U  
*CS42888 I2C address.*
- #define [CS42888\\_I2C\\_BITRATE](#) (100000U)  
*CS42888 I2C baudrate.*

#### Typedefs

- typedef void(\* [cs42888\\_reset](#) )(bool state)  
*cs42888 reset function pointer*

#### Enumerations

- enum [cs42888\\_func\\_mode](#) {  
    [kCS42888\\_ModeMasterSSM](#) = 0x0,  
    [kCS42888\\_ModeMasterDSM](#) = 0x1,  
    [kCS42888\\_ModeMasterQSM](#) = 0x2,  
    [kCS42888\\_ModeSlave](#) = 0x3 }  
*CS42888 support modes.*
- enum [cs42888\\_module\\_t](#) {

```

kCS42888_ModuleDACPair1 = 0x2,
kCS42888_ModuleDACPair2 = 0x4,
kCS42888_ModuleDACPair3 = 0x8,
kCS42888_ModuleDACPair4 = 0x10,
kCS42888_ModuleADCPair1 = 0x20,
kCS42888_ModuleADCPair2 = 0x40 }

```

*Modules in CS42888 board.*

- enum `cs42888_bus_t` {  
`kCS42888_BusLeftJustified` = 0x0,  
`kCS42888_BusI2S` = 0x1,  
`kCS42888_BusRightJustified` = 0x2,  
`kCS42888_BusOL1` = 0x4,  
`kCS42888_BusOL2` = 0x5,  
`kCS42888_BusTDM` = 0x6 }

*CS42888 supported audio bus type.*

- enum {  
`kCS42888_AOUT1` = 1U,  
`kCS42888_AOUT2` = 2U,  
`kCS42888_AOUT3` = 3U,  
`kCS42888_AOUT4` = 4U,  
`kCS42888_AOUT5` = 5U,  
`kCS42888_AOUT6` = 6U,  
`kCS42888_AOUT7` = 7U,  
`kCS42888_AOUT8` = 8U }

*CS42888 play channel.*

## Functions

- `status_t CS42888_Init (cs42888_handle_t *handle, cs42888_config_t *config)`  
*CS42888 initialize function.*
- `status_t CS42888_Deinit (cs42888_handle_t *handle)`  
*Deinit the CS42888 codec.*
- `status_t CS42888_SetProtocol (cs42888_handle_t *handle, cs42888_bus_t protocol, uint32_t bit-Width)`  
*Set the audio transfer protocol.*
- `void CS42888_SetFuncMode (cs42888_handle_t *handle, cs42888_func_mode mode)`  
*Set CS42888 to differernt working mode.*
- `status_t CS42888_SelectFunctionalMode (cs42888_handle_t *handle, cs42888_func_mode adc-Mode, cs42888_func_mode dacMode)`  
*Set CS42888 to differernt functional mode.*
- `status_t CS42888_SetAOUTVolume (cs42888_handle_t *handle, uint8_t channel, uint8_t volume)`  
*Set the volume of different modules in CS42888.*
- `status_t CS42888_SetAINVolume (cs42888_handle_t *handle, uint8_t channel, uint8_t volume)`  
*Set the volume of different modules in CS42888.*
- `uint8_t CS42888_GetAOUTVolume (cs42888_handle_t *handle, uint8_t channel)`  
*Get the volume of different AOUT channel in CS42888.*
- `uint8_t CS42888_GetAINVolume (cs42888_handle_t *handle, uint8_t channel)`  
*Get the volume of different AIN channel in CS42888.*



- [status\\_t CS42888\\_SetMute](#) ([cs42888\\_handle\\_t](#) \*handle, [uint8\\_t](#) channelMask)  
*Mute modules in CS42888.*
- [status\\_t CS42888\\_SetChannelMute](#) ([cs42888\\_handle\\_t](#) \*handle, [uint8\\_t](#) channel, [bool](#) isMute)  
*Mute channel modules in CS42888.*
- [status\\_t CS42888\\_SetModule](#) ([cs42888\\_handle\\_t](#) \*handle, [cs42888\\_module\\_t](#) module, [bool](#) isEnabled)  
*Enable/disable expected devices.*
- [status\\_t CS42888\\_ConfigDataFormat](#) ([cs42888\\_handle\\_t](#) \*handle, [uint32\\_t](#) mclk, [uint32\\_t](#) sample\_rate, [uint32\\_t](#) bits)  
*Configure the data format of audio data.*
- [status\\_t CS42888\\_WriteReg](#) ([cs42888\\_handle\\_t](#) \*handle, [uint8\\_t](#) reg, [uint8\\_t](#) val)  
*Write register to CS42888 using I2C.*
- [status\\_t CS42888\\_ReadReg](#) ([cs42888\\_handle\\_t](#) \*handle, [uint8\\_t](#) reg, [uint8\\_t](#) \*val)  
*Read register from CS42888 using I2C.*
- [status\\_t CS42888\\_ModifyReg](#) ([cs42888\\_handle\\_t](#) \*handle, [uint8\\_t](#) reg, [uint8\\_t](#) mask, [uint8\\_t](#) val)  
*Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_CS42888_DRIVER_VERSION (MAKE_VERSION(2, 1, 2))`  
*cs42888 driver version 2.1.2.*

## Data Structure Documentation

### 75.2.1 struct cs42888\_audio\_format\_t

#### Data Fields

- [uint32\\_t mclk\\_HZ](#)  
*master clock frequency*
- [uint32\\_t sampleRate](#)  
*sample rate*
- [uint32\\_t bitWidth](#)  
*bit width*

### 75.2.2 struct cs42888\_config\_t

#### Data Fields

- [cs42888\\_bus\\_t bus](#)  
*Audio transfer protocol.*
- [cs42888\\_audio\\_format\\_t format](#)  
*cs42888 audio format*
- [cs42888\\_func\\_mode ADCMode](#)  
*CS42888 ADC function mode.*
- [cs42888\\_func\\_mode DACMode](#)  
*CS42888 DAC function mode.*
- [bool master](#)

- true is master, false is slave*
- [codec\\_i2c\\_config\\_t i2cConfig](#)  
*i2c bus configuration*
- [uint8\\_t slaveAddress](#)  
*slave address*
- [cs42888\\_reset reset](#)  
*reset function pointer*

### 75.2.2.0.0.63 Field Documentation

75.2.2.0.0.63.1 [cs42888\\_func\\_mode cs42888\\_config\\_t::ADCMode](#)

75.2.2.0.0.63.2 [cs42888\\_func\\_mode cs42888\\_config\\_t::DACMode](#)

### 75.2.3 struct cs42888\_handle\_t

#### Data Fields

- [cs42888\\_config\\_t \\* config](#)  
*cs42888 config pointer*
- [uint8\\_t i2cHandle \[CS42888\\_I2C\\_HANDLER\\_SIZE\]](#)  
*i2c handle pointer*

### Macro Definition Documentation

75.3.1 **#define FSL\_CS42888\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2))**

75.3.2 **#define CS42888\_ID 0x01U**

75.3.3 **#define CS42888\_I2C\_ADDR 0x48U**

### Enumeration Type Documentation

75.4.1 **enum cs42888\_func\_mode**

#### Enumerator

*kCS42888\_ModeMasterSSM* master single speed mode  
*kCS42888\_ModeMasterDSM* master dual speed mode  
*kCS42888\_ModeMasterQSM* master quad speed mode  
*kCS42888\_ModeSlave* master single speed mode

75.4.2 **enum cs42888\_module\_t**

#### Enumerator

*kCS42888\_ModuleDACPair1* DAC pair1 (AOUT1 and AOUT2) module in CS42888.

***kCS42888\_ModuleDACPair2*** DAC pair2 (AOUT3 and AOUT4) module in CS42888.  
***kCS42888\_ModuleDACPair3*** DAC pair3 (AOUT5 and AOUT6) module in CS42888.  
***kCS42888\_ModuleDACPair4*** DAC pair4 (AOUT7 and AOUT8) module in CS42888.  
***kCS42888\_ModuleADCPair1*** ADC pair1 (AIN1 and AIN2) module in CS42888.  
***kCS42888\_ModuleADCPair2*** ADC pair2 (AIN3 and AIN4) module in CS42888.

### 75.4.3 enum cs42888\_bus\_t

Enumerator

***kCS42888\_BusLeftJustified*** Left justified format, up to 24 bits.  
***kCS42888\_BusI2S*** I2S format, up to 24 bits.  
***kCS42888\_BusRightJustified*** Right justified, can support 16bits and 24 bits.  
***kCS42888\_BusOL1*** One-Line #1 mode.  
***kCS42888\_BusOL2*** One-Line #2 mode.  
***kCS42888\_BusTDM*** TDM mode.

### 75.4.4 anonymous enum

Enumerator

***kCS42888\_AOUT1*** aout1  
***kCS42888\_AOUT2*** aout2  
***kCS42888\_AOUT3*** aout3  
***kCS42888\_AOUT4*** aout4  
***kCS42888\_AOUT5*** aout5  
***kCS42888\_AOUT6*** aout6  
***kCS42888\_AOUT7*** aout7  
***kCS42888\_AOUT8*** aout8

## Function Documentation

### 75.5.1 status\_t CS42888\_Init ( cs42888\_handle\_t \* *handle*, cs42888\_config\_t \* *config* )

The second parameter is NULL to CS42888 in this version. If users want to change the settings, they have to use cs42888\_write\_reg() or cs42888\_modify\_reg() to set the register value of CS42888. Note: If the codec\_config is NULL, it would initialize CS42888 using default settings. The default setting: codec\_config->bus = kCS42888\_BusI2S codec\_config->ADCmode = kCS42888\_ModeSlave codec\_config->DACmode = kCS42888\_ModeSlave

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>config</i>	CS42888 configuration structure.

**75.5.2 status\_t CS42888\_Deinit ( cs42888\_handle\_t \* *handle* )**

This function close all modules in CS42888 to save power.

## Parameters

<i>handle</i>	CS42888 handle structure pointer.
---------------	-----------------------------------

**75.5.3 status\_t CS42888\_SetProtocol ( cs42888\_handle\_t \* *handle*, cs42888\_bus\_t *protocol*, uint32\_t *bitWidth* )**

CS42888 only supports I2S, left justified, right justified, PCM A, PCM B format.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>protocol</i>	Audio data transfer protocol.
<i>bitWidth</i>	bit width

**75.5.4 void CS42888\_SetFuncMode ( cs42888\_handle\_t \* *handle*, cs42888\_func\_mode *mode* )**

**Deprecated** api, Do not use it anymore. It has been superceded by [CS42888\\_SelectFunctionalMode](#).

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>mode</i>	different working mode of CS42888.

**75.5.5 status\_t CS42888\_SelectFunctionalMode ( cs42888\_handle\_t \* *handle*, cs42888\_func\_mode *adcMode*, cs42888\_func\_mode *dacMode* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>adcMode</i>	different working mode of CS42888.
<i>dacMode</i>	different working mode of CS42888.

### 75.5.6 **status\_t CS42888\_SetAOUTVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AOUT channel, it shall be 1~8.
<i>volume</i>	Volume value need to be set.

### 75.5.7 **status\_t CS42888\_SetAINVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AIN channel, it shall be 1~4.
<i>volume</i>	Volume value need to be set.

### 75.5.8 **uint8\_t CS42888\_GetAOUTVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel* )**

This function gets the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AOUT channel, it shall be 1~8.

### 75.5.9 uint8\_t CS42888\_GetAINVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel* )

This function gets the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AIN channel, it shall be 1~4.

### 75.5.10 status\_t CS42888\_SetMute ( cs42888\_handle\_t \* *handle*, uint8\_t *channelMask* )

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channelMask</i>	Channel mask for mute. Mute channel 0, it shall be 0x1, while mute channel 0 and 1, it shall be 0x3. Mute all channel, it shall be 0xFF. Each bit represent one channel, 1 means mute, 0 means unmute.

### 75.5.11 status\_t CS42888\_SetChannelMute ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, bool *isMute* )

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	reference _cs42888_play_channel.

<i>isMute</i>	true is mute, false is unmute.
---------------	--------------------------------

**75.5.12** `status_t CS42888_SetModule ( cs42888_handle_t * handle,  
cs42888_module_t module, bool isEnabled )`

Parameters

<i>handle</i>	CS42888 handle structure.
<i>module</i>	Module expected to enable.
<i>isEnabled</i>	Enable or disable modules.

**75.5.13** `status_t CS42888_ConfigDataFormat ( cs42888_handle_t * handle,  
uint32_t mclk, uint32_t sample_rate, uint32_t bits )`

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	CS42888 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in CS42888. CS42888 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (CS42888 only supports 16bit, 20bit, 24bit and 32 bit in HW).

**75.5.14** `status_t CS42888_WriteReg ( cs42888_handle_t * handle, uint8_t reg,  
uint8_t val )`

Parameters

<i>handle</i>	CS42888 handle structure.
<i>reg</i>	The register address in CS42888.
<i>val</i>	Value needs to write into the register.

**75.5.15** `status_t CS42888_ReadReg ( cs42888_handle_t * handle, uint8_t reg,  
uint8_t * val )`



## Parameters

<i>handle</i>	CS42888 handle structure.
<i>reg</i>	The register address in CS42888.
<i>val</i>	Value written to.

**75.5.16** `status_t CS42888_ModifyReg ( cs42888_handle_t * handle, uint8_t reg,  
uint8_t mask, uint8_t val )`

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>reg</i>	The register address in CS42888.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## Chapter 76

### Da7212

#### Overview

#### Data Structures

- struct [da7212\\_pll\\_config\\_t](#)  
*da7212 pll configuration [More...](#)*
- struct [da7212\\_audio\\_format\\_t](#)  
*da7212 audio format [More...](#)*
- struct [da7212\\_config\\_t](#)  
*DA7212 configure structure. [More...](#)*
- struct [da7212\\_handle\\_t](#)  
*da7212 codec handler [More...](#)*

#### Macros

- #define [DA7212\\_I2C\\_HANDLER\\_SIZE](#) CODEC\_I2C\_MASTER\_HANDLER\_SIZE  
*da7212 handle size*
- #define [DA7212\\_ADDRESS](#) (0x1A)  
*DA7212 I2C address.*
- #define [DA7212\\_HEADPHONE\\_MAX\\_VOLUME\\_VALUE](#) 0x3FU  
*da7212 volume setting range*

#### Enumerations

- enum [da7212\\_Input\\_t](#) {  
    [kDA7212\\_Input\\_AUX](#) = 0x0,  
    [kDA7212\\_Input\\_MIC1\\_Dig](#),  
    [kDA7212\\_Input\\_MIC1\\_An](#),  
    [kDA7212\\_Input\\_MIC2](#) }  
*DA7212 input source select.*
- enum [\\_da7212\\_play\\_channel](#) {  
    [kDA7212\\_HeadphoneLeft](#) = 1U,  
    [kDA7212\\_HeadphoneRight](#) = 2U,  
    [kDA7212\\_Speaker](#) = 4U }  
*da7212 play channel*
- enum [da7212\\_Output\\_t](#) {  
    [kDA7212\\_Output\\_HP](#) = 0x0,  
    [kDA7212\\_Output\\_SP](#) }  
*DA7212 output device select.*
- enum [\\_da7212\\_module](#) {  
    [kDA7212\\_ModuleADC](#),  
    [kDA7212\\_ModuleDAC](#),  
    [kDA7212\\_ModuleHeadphone](#),

kDA7212\_ModuleSpeaker }

*DA7212 module.*

- enum da7212\_dac\_source\_t {  
kDA7212\_DACSourceADC = 0x0U,  
kDA7212\_DACSourceInputStream = 0x3U }

*DA7212 functionality.*

- enum da7212\_volume\_t {  
kDA7212\_DACGainMute = 0x7,  
kDA7212\_DACGainM72DB = 0x17,  
kDA7212\_DACGainM60DB = 0x1F,  
kDA7212\_DACGainM54DB = 0x27,  
kDA7212\_DACGainM48DB = 0x2F,  
kDA7212\_DACGainM42DB = 0x37,  
kDA7212\_DACGainM36DB = 0x3F,  
kDA7212\_DACGainM30DB = 0x47,  
kDA7212\_DACGainM24DB = 0x4F,  
kDA7212\_DACGainM18DB = 0x57,  
kDA7212\_DACGainM12DB = 0x5F,  
kDA7212\_DACGainM6DB = 0x67,  
kDA7212\_DACGain0DB = 0x6F,  
kDA7212\_DACGain6DB = 0x77,  
kDA7212\_DACGain12DB = 0x7F }

*DA7212 volume.*

- enum da7212\_protocol\_t {  
kDA7212\_BusI2S = 0x0,  
kDA7212\_BusLeftJustified,  
kDA7212\_BusRightJustified,  
kDA7212\_BusDSPMode }

*The audio data transfer protocol choice.*

- enum da7212\_sys\_clk\_source\_t {  
kDA7212\_SysClkSourceMCLK = 0U,  
kDA7212\_SysClkSourcePLL = 1U << 14 }

*da7212 system clock source*

- enum da7212\_pll\_clk\_source\_t { kDA7212\_PLLClkSourceMCLK = 0U }

*DA7212 pll clock source.*

- enum da7212\_pll\_out\_clk\_t {  
kDA7212\_PLLOutputClk11289600 = 11289600U,  
kDA7212\_PLLOutputClk12288000 = 12288000U }

*DA7212 output clock frequency.*

- enum da7212\_master\_bits\_t {  
kDA7212\_MasterBits32PerFrame = 0U,  
kDA7212\_MasterBits64PerFrame = 1U,  
kDA7212\_MasterBits128PerFrame = 2U,  
kDA7212\_MasterBits256PerFrame = 3U }

*master mode bits per frame*

## Functions

- [status\\_t DA7212\\_Init](#) ([da7212\\_handle\\_t](#) \*handle, [da7212\\_config\\_t](#) \*codecConfig)  
*DA7212 initialize function.*
- [status\\_t DA7212\\_ConfigAudioFormat](#) ([da7212\\_handle\\_t](#) \*handle, [uint32\\_t](#) masterClock\_Hz, [uint32\\_t](#) sampleRate\_Hz, [uint32\\_t](#) dataBits)  
*Set DA7212 audio format.*
- [status\\_t DA7212\\_SetPLLConfig](#) ([da7212\\_handle\\_t](#) \*handle, [da7212\\_pll\\_config\\_t](#) \*config)  
*DA7212 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fl output clock frequency from WM8904 GPIO1.*
- [void DA7212\\_ChangeHPVolume](#) ([da7212\\_handle\\_t](#) \*handle, [da7212\\_volume\\_t](#) volume)  
*Set DA7212 playback volume.*
- [void DA7212\\_Mute](#) ([da7212\\_handle\\_t](#) \*handle, [bool](#) isMuted)  
*Mute or unmute DA7212.*
- [void DA7212\\_ChangeInput](#) ([da7212\\_handle\\_t](#) \*handle, [da7212\\_input\\_t](#) DA7212\_Input)  
*Set the input data source of DA7212.*
- [void DA7212\\_ChangeOutput](#) ([da7212\\_handle\\_t](#) \*handle, [da7212\\_output\\_t](#) DA7212\_Output)  
*Set the output device of DA7212.*
- [status\\_t DA7212\\_SetChannelVolume](#) ([da7212\\_handle\\_t](#) \*handle, [uint32\\_t](#) channel, [uint32\\_t](#) volume)  
*Set module volume.*
- [status\\_t DA7212\\_SetChannelMute](#) ([da7212\\_handle\\_t](#) \*handle, [uint32\\_t](#) channel, [bool](#) isMute)  
*Set module mute.*
- [status\\_t DA7212\\_SetProtocol](#) ([da7212\\_handle\\_t](#) \*handle, [da7212\\_protocol\\_t](#) protocol)  
*Set protocol for DA7212.*
- [status\\_t DA7212\\_SetMasterModeBits](#) ([da7212\\_handle\\_t](#) \*handle, [uint32\\_t](#) bitWidth)  
*Set master mode bits per frame for DA7212.*
- [status\\_t DA7212\\_WriteRegister](#) ([da7212\\_handle\\_t](#) \*handle, [uint8\\_t](#) u8Register, [uint8\\_t](#) u8RegisterData)  
*Write a register for DA7212.*
- [status\\_t DA7212\\_ReadRegister](#) ([da7212\\_handle\\_t](#) \*handle, [uint8\\_t](#) u8Register, [uint8\\_t](#) \*pu8RegisterData)  
*Get a register value of DA7212.*
- [status\\_t DA7212\\_Deinit](#) ([da7212\\_handle\\_t](#) \*handle)  
*Deinit DA7212.*

## Driver version

- `#define FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 2, 2))`  
*CLOCK driver version 2.2.2.*

## Data Structure Documentation

### 76.2.1 struct da7212\_pll\_config\_t

## Data Fields

- [da7212\\_pll\\_clk\\_source\\_t](#) source  
*pll reference clock source*
- [uint32\\_t](#) refClock\_HZ

- *pll reference clock frequency*  
[da7212\\_pll\\_out\\_clk\\_t](#) outputClock\_HZ  
*pll output clock frequency*

### 76.2.2 struct da7212\_audio\_format\_t

#### Data Fields

- uint32\_t [mclk\\_HZ](#)  
*master clock frequency*
- uint32\_t [sampleRate](#)  
*sample rate*
- uint32\_t [bitWidth](#)  
*bit width*
- bool [isBclkInvert](#)  
*bit clock interval*

### 76.2.3 struct da7212\_config\_t

#### Data Fields

- bool [isMaster](#)  
*If DA7212 is master, true means master, false means slave.*
- [da7212\\_protocol\\_t](#) protocol  
*Audio bus format, can be I2S, LJ, RJ or DSP mode.*
- [da7212\\_dac\\_source\\_t](#) dacSource  
*DA7212 data source.*
- [da7212\\_audio\\_format\\_t](#) format  
*audio format*
- uint8\_t [slaveAddress](#)  
*device address*
- [codec\\_i2c\\_config\\_t](#) i2cConfig  
*i2c configuration*
- [da7212\\_sys\\_clk\\_source\\_t](#) sysClkSource  
*system clock source*
- [da7212\\_pll\\_config\\_t](#) \* pll  
*pll configuration*

### 76.2.3.0.0.64 Field Documentation

76.2.3.0.0.64.1 `bool da7212_config_t::isMaster`

76.2.3.0.0.64.2 `da7212_protocol_t da7212_config_t::protocol`

76.2.3.0.0.64.3 `da7212_dac_source_t da7212_config_t::dacSource`

### 76.2.4 `struct da7212_handle_t`

#### Data Fields

- `da7212_config_t * config`  
*da7212 config pointer*
- `uint8_t i2cHandle [DA7212_I2C_HANDLER_SIZE]`  
*i2c handle*

#### Macro Definition Documentation

76.3.1 `#define FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 2, 2))`

## Enumeration Type Documentation

### 76.4.1 `enum da7212_Input_t`

#### Enumerator

*kDA7212\_Input\_AUX* Input from AUX.  
*kDA7212\_Input\_MIC1\_Dig* Input from MIC1 Digital.  
*kDA7212\_Input\_MIC1\_An* Input from Mic1 Analog.  
*kDA7212\_Input\_MIC2* Input from MIC2.

### 76.4.2 `enum _da7212_play_channel`

#### Enumerator

*kDA7212\_HeadphoneLeft* headphone left  
*kDA7212\_HeadphoneRight* headphone right  
*kDA7212\_Speaker* speaker channel

### 76.4.3 `enum da7212_Output_t`

#### Enumerator

*kDA7212\_Output\_HP* Output to headphone.

***kDA7212\_Output\_SP*** Output to speaker.

#### 76.4.4 enum\_da7212\_module

Enumerator

***kDA7212\_ModuleADC*** module ADC  
***kDA7212\_ModuleDAC*** module DAC  
***kDA7212\_ModuleHeadphone*** module headphone  
***kDA7212\_ModuleSpeaker*** module speaker

#### 76.4.5 enum\_da7212\_dac\_source\_t

Enumerator

***kDA7212\_DACSourceADC*** DAC source from ADC.  
***kDA7212\_DACSourceInputStream*** DAC source from.

#### 76.4.6 enum\_da7212\_volume\_t

Enumerator

***kDA7212\_DACGainMute*** Mute DAC.  
***kDA7212\_DACGainM72DB*** DAC volume -72db.  
***kDA7212\_DACGainM60DB*** DAC volume -60db.  
***kDA7212\_DACGainM54DB*** DAC volume -54db.  
***kDA7212\_DACGainM48DB*** DAC volume -48db.  
***kDA7212\_DACGainM42DB*** DAC volume -42db.  
***kDA7212\_DACGainM36DB*** DAC volume -36db.  
***kDA7212\_DACGainM30DB*** DAC volume -30db.  
***kDA7212\_DACGainM24DB*** DAC volume -24db.  
***kDA7212\_DACGainM18DB*** DAC volume -18db.  
***kDA7212\_DACGainM12DB*** DAC volume -12db.  
***kDA7212\_DACGainM6DB*** DAC volume -6db.  
***kDA7212\_DACGain0DB*** DAC volume +0db.  
***kDA7212\_DACGain6DB*** DAC volume +6db.  
***kDA7212\_DACGain12DB*** DAC volume +12db.

### 76.4.7 enum da7212\_protocol\_t

Enumerator

*kDA7212\_BusI2S* I2S Type.  
*kDA7212\_BusLeftJustified* Left justified.  
*kDA7212\_BusRightJustified* Right Justified.  
*kDA7212\_BusDSPMode* DSP mode.

### 76.4.8 enum da7212\_sys\_clk\_source\_t

Enumerator

*kDA7212\_SysClkSourceMCLK* da7212 system clock source from MCLK  
*kDA7212\_SysClkSourcePLL* da7212 system clock source from pLL

### 76.4.9 enum da7212\_pll\_clk\_source\_t

Enumerator

*kDA7212\_PLLClkSourceMCLK* DA7212 PLL clock source from MCLK.

### 76.4.10 enum da7212\_pll\_out\_clk\_t

Enumerator

*kDA7212\_PLLOutputClk112896000* output 112896000U  
*kDA7212\_PLLOutputClk12288000* output 12288000U

### 76.4.11 enum da7212\_master\_bits\_t

Enumerator

*kDA7212\_MasterBits32PerFrame* master mode bits32 per frame  
*kDA7212\_MasterBits64PerFrame* master mode bits64 per frame  
*kDA7212\_MasterBits128PerFrame* master mode bits128 per frame  
*kDA7212\_MasterBits256PerFrame* master mode bits256 per frame

## Function Documentation

**76.5.1** `status_t DA7212_Init ( da7212_handle_t * handle, da7212_config_t * codecConfig )`



## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>codecConfig</i>	Codec configure structure. This parameter can be NULL, if NULL, set as default settings. The default setting:  <pre> * sgtl_init_t codec_config * codec_config.route = kDA7212_RoutePlayback * codec_config.bus = kDA7212_BusI2S * codec_config.isMaster = false * </pre>

### 76.5.2 **status\_t DA7212\_ConfigAudioFormat ( da7212\_handle\_t \* *handle*, uint32\_t *masterClock\_Hz*, uint32\_t *sampleRate\_Hz*, uint32\_t *dataBits* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>masterClock_Hz</i>	Master clock frequency in Hz. If DA7212 is slave, use the frequency of master, if DA7212 as master, it should be 1228000 while sample rate frequency is 8k/12K/16-K/24K/32K/48K/96K, 11289600 whie sample rate is 11.025K/22.05K/44.1K
<i>sampleRate_Hz</i>	Sample rate frequency in Hz.
<i>dataBits</i>	How many bits in a word of a audio frame, DA7212 only supports 16/20/24/32 bits.

### 76.5.3 **status\_t DA7212\_SetPLLConfig ( da7212\_handle\_t \* *handle*, da7212\_pll\_config\_t \* *config* )**

## Parameters

<i>handle</i>	DA7212 handler pointer.
<i>config</i>	PLL configuration pointer.

### 76.5.4 **void DA7212\_ChangeHPVolume ( da7212\_handle\_t \* *handle*, da7212\_volume\_t *volume* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>volume</i>	The volume of playback.

**76.5.5 void DA7212\_Mute ( da7212\_handle\_t \* *handle*, bool *isMuted* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>isMuted</i>	True means mute, false means unmute.

**76.5.6 void DA7212\_ChangeInput ( da7212\_handle\_t \* *handle*, da7212\_Input\_t *DA7212\_Input* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Input</i>	Input data source.

**76.5.7 void DA7212\_ChangeOutput ( da7212\_handle\_t \* *handle*, da7212\_Output\_t *DA7212\_Output* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Output</i>	Output device of DA7212.

**76.5.8 status\_t DA7212\_SetChannelVolume ( da7212\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of _da7212_channel.
<i>volume</i>	volume range 0 - 0x3F mapped to range -57dB - 6dB.

### 76.5.9 status\_t DA7212\_SetChannelMute ( da7212\_handle\_t \* *handle*, uint32\_t *channel*, bool *isMute* )

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of _da7212_channel.
<i>isMute</i>	true is mute, false is unmute.

### 76.5.10 status\_t DA7212\_SetProtocol ( da7212\_handle\_t \* *handle*, da7212\_protocol\_t *protocol* )

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>protocol</i>	da7212_protocol_t.

### 76.5.11 status\_t DA7212\_SetMasterModeBits ( da7212\_handle\_t \* *handle*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>bitWidth</i>	audio data bitwidth.

### 76.5.12 status\_t DA7212\_WriteRegister ( da7212\_handle\_t \* *handle*, uint8\_t *u8Register*, uint8\_t *u8RegisterData* )

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be written.
<i>u8RegisterData</i>	Data to be written into register

### 76.5.13 **status\_t DA7212\_ReadRegister ( da7212\_handle\_t \* *handle*, uint8\_t *u8Register*, uint8\_t \* *pu8RegisterData* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be read.
<i>pu8Register-Data</i>	Pointer where the read out value to be stored.

### 76.5.14 **status\_t DA7212\_Deinit ( da7212\_handle\_t \* *handle* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
---------------	------------------------

## Chapter 77

### Cs42888\_adapter

#### Overview

#### Macros

- #define [HAL\\_CODEC\\_HANDLER\\_SIZE](#) (CS42888\_I2C\_HANDLER\_SIZE + 4)  
*codec handler size*

#### Enumerations

- enum [\\_codec\\_type](#) {  
    [kCODEC\\_CS42888](#),  
    [kCODEC\\_DA7212](#),  
    [kCODEC\\_SGTL5000](#),  
    [kCODEC\\_WM8904](#) }  
*codec type*

#### Functions

- [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## Enumeration Type Documentation

### 77.2.1 enum \_codec\_type

Enumerator

***kCODEC\_CS42888*** CS42888.  
***kCODEC\_DA7212*** da7212  
***kCODEC\_SGTL5000*** sgtl5000  
***kCODEC\_WM8904*** wm8904

## Function Documentation

### 77.3.1 status\_t HAL\_CODEC\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 77.3.2 status\_t HAL\_CODEC\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 77.3.3 status\_t HAL\_CODEC\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

### 77.3.4 status\_t HAL\_CODEC\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

### 77.3.5 status\_t HAL\_CODEC\_SetMute ( void \* *handle*, uint32\_t *playChannel*, bool *isMute* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

## Returns

kStatus\_Success is success, else configure failed.

### 77.3.6 status\_t HAL\_CODEC\_SetPower ( void \* *handle*, uint32\_t *module*, bool *powerOn* )

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 77.3.7 status\_t HAL\_CODEC\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 77.3.8 status\_t HAL\_CODEC\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 77.3.9 status\_t HAL\_CODEC\_SetPlay ( void \* *handle*, uint32\_t *playSource* )



## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 77.3.10 `status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## Chapter 78

### Da7212\_adapter

#### Overview

#### Macros

- #define [HAL\\_CODEC\\_HANDLER\\_SIZE](#) ([DA7212\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Enumerations

- enum [\\_codec\\_type](#) {  
    [kCODEC\\_CS42888](#),  
    [kCODEC\\_DA7212](#),  
    [kCODEC\\_SGTL5000](#),  
    [kCODEC\\_WM8904](#) }  
*codec type*

#### Functions

- [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## Enumeration Type Documentation

### 78.2.1 enum \_codec\_type

Enumerator

***kCODEC\_CS42888*** CS42888.  
***kCODEC\_DA7212*** da7212  
***kCODEC\_SGTL5000*** sgtl5000  
***kCODEC\_WM8904*** wm8904

## Function Documentation

### 78.3.1 status\_t HAL\_CODEC\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 78.3.2 status\_t HAL\_CODEC\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 78.3.3 status\_t HAL\_CODEC\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

### 78.3.4 status\_t HAL\_CODEC\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

### 78.3.5 status\_t HAL\_CODEC\_SetMute ( void \* *handle*, uint32\_t *playChannel*, bool *isMute* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

## Returns

kStatus\_Success is success, else configure failed.

### 78.3.6 status\_t HAL\_CODEC\_SetPower ( void \* *handle*, uint32\_t *module*, bool *powerOn* )

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 78.3.7 status\_t HAL\_CODEC\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 78.3.8 status\_t HAL\_CODEC\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 78.3.9 status\_t HAL\_CODEC\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 78.3.10 `status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## Chapter 79

### Sgtl5000\_adapter

#### Overview

#### Macros

- #define `HAL_CODEC_HANDLER_SIZE` (`SGTL_I2C_HANDLER_SIZE` + 4)  
*codec handler size*

#### Enumerations

- enum `_codec_type` {  
    `kCODEC_CS42888`,  
    `kCODEC_DA7212`,  
    `kCODEC_SGTL5000`,  
    `kCODEC_WM8904` }  
*codec type*

#### Functions

- `status_t HAL_CODEC_Init` (void \*handle, void \*config)  
*Codec initialization.*
- `status_t HAL_CODEC_Deinit` (void \*handle)  
*Codec de-initialization.*
- `status_t HAL_CODEC_SetFormat` (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bit-Width)  
*set audio data format.*
- `status_t HAL_CODEC_SetVolume` (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- `status_t HAL_CODEC_SetMute` (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- `status_t HAL_CODEC_SetPower` (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- `status_t HAL_CODEC_SetRecord` (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## Enumeration Type Documentation

### 79.2.1 enum \_codec\_type

Enumerator

***kCODEC\_CS42888*** CS42888.  
***kCODEC\_DA7212*** da7212  
***kCODEC\_SGTL5000*** sgtl5000  
***kCODEC\_WM8904*** wm8904

## Function Documentation

### 79.3.1 status\_t HAL\_CODEC\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 79.3.2 status\_t HAL\_CODEC\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 79.3.3 status\_t HAL\_CODEC\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )



## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

### 79.3.4 **status\_t HAL\_CODEC\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )**

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

### 79.3.5 **status\_t HAL\_CODEC\_SetMute ( void \* *handle*, uint32\_t *playChannel*, bool *isMute* )**

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

## Returns

kStatus\_Success is success, else configure failed.

### 79.3.6 **status\_t HAL\_CODEC\_SetPower ( void \* *handle*, uint32\_t *module*, bool *powerOn* )**

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 79.3.7 status\_t HAL\_CODEC\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 79.3.8 status\_t HAL\_CODEC\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 79.3.9 status\_t HAL\_CODEC\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 79.3.10 `status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## Chapter 80

### Wm8904\_adapter

#### Overview

#### Macros

- #define [HAL\\_CODEC\\_HANDLER\\_SIZE](#) ([WM8904\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Enumerations

- enum [\\_codec\\_type](#) {  
    [kCODEC\\_CS42888](#),  
    [kCODEC\\_DA7212](#),  
    [kCODEC\\_SGTL5000](#),  
    [kCODEC\\_WM8904](#) }  
*codec type*

#### Functions

- [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## Enumeration Type Documentation

### 80.2.1 enum \_codec\_type

Enumerator

***kCODEC\_CS42888*** CS42888.  
***kCODEC\_DA7212*** da7212  
***kCODEC\_SGTL5000*** sgtl5000  
***kCODEC\_WM8904*** wm8904

## Function Documentation

### 80.3.1 status\_t HAL\_CODEC\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 80.3.2 status\_t HAL\_CODEC\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 80.3.3 status\_t HAL\_CODEC\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

### 80.3.4 status\_t HAL\_CODEC\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

### 80.3.5 status\_t HAL\_CODEC\_SetMute ( void \* *handle*, uint32\_t *playChannel*, bool *isMute* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

## Returns

kStatus\_Success is success, else configure failed.

### 80.3.6 status\_t HAL\_CODEC\_SetPower ( void \* *handle*, uint32\_t *module*, bool *powerOn* )

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 80.3.7 status\_t HAL\_CODEC\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 80.3.8 status\_t HAL\_CODEC\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 80.3.9 status\_t HAL\_CODEC\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 80.3.10 `status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.



## Chapter 81

### Wm8960\_adapter

#### Overview

#### Macros

- #define [HAL\\_CODEC\\_HANDLER\\_SIZE](#) ([WM8960\\_I2C\\_HANDLER\\_SIZE](#) + 4U)  
*codec handler size*

#### Enumerations

- enum { [kCODEC\\_WM8960](#) }  
*codec type*

#### Functions

- [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bit-Width)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

### Enumeration Type Documentation

#### 81.2.1 anonymous enum

Enumerator

***kCODEC\_WM8960***   wm8960

## Function Documentation

**81.3.1**   `status_t HAL_CODEC_Init ( void * handle, void * config )`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

kStatus\_Success is success, else initial failed.

### 81.3.2 status\_t HAL\_CODEC\_Deinit ( void \* *handle* )

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

### 81.3.3 status\_t HAL\_CODEC\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

### 81.3.4 status\_t HAL\_CODEC\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

`kStatus_Success` is success, else configure failed.

### 81.3.5 `status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

### 81.3.6 `status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

### 81.3.7 `status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource )`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 81.3.8 `status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel )`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 81.3.9 `status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 81.3.10 `status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## Chapter 82

### Sgtl5000

#### Overview

#### Data Structures

- struct [sgtl\\_audio\\_format\\_t](#)  
*Audio format configuration. [More...](#)*
- struct [sgtl\\_config\\_t](#)  
*Initailize structure of sgtl5000. [More...](#)*
- struct [sgtl\\_handle\\_t](#)  
*SGTL codec handler. [More...](#)*

#### Macros

- #define [CHIP\\_ID](#) 0x0000U  
*Define the register address of sgtl5000.*
- #define [SGTL5000\\_HEADPHONE\\_MAX\\_VOLUME\\_VALUE](#) 0x7FU  
*SGTL5000 volume setting range.*
- #define [SGTL5000\\_I2C\\_ADDR](#) 0x0A  
*SGTL5000 I2C address.*
- #define [SGTL\\_I2C\\_HANDLER\\_SIZE](#) CODEC\_I2C\_MASTER\_HANDLER\_SIZE  
*sgtl handle size*
- #define [SGTL\\_I2C\\_BITRATE](#) 100000U  
*sgtl i2c baudrate*

#### Enumerations

- enum [sgtl\\_module\\_t](#) {  
    [kSGTL\\_ModuleADC](#) = 0x0,  
    [kSGTL\\_ModuleDAC](#),  
    [kSGTL\\_ModuleDAP](#),  
    [kSGTL\\_ModuleHP](#),  
    [kSGTL\\_ModuleI2SIN](#),  
    [kSGTL\\_ModuleI2SOUT](#),  
    [kSGTL\\_ModuleLineIn](#),  
    [kSGTL\\_ModuleLineOut](#),  
    [kSGTL\\_ModuleMicin](#) }  
*Modules in Sgtl5000 board.*
- enum [sgtl\\_route\\_t](#) {  
    [kSGTL\\_RouteBypass](#) = 0x0,  
    [kSGTL\\_RoutePlayback](#),  
    [kSGTL\\_RoutePlaybackandRecord](#),  
    [kSGTL\\_RoutePlaybackwithDAP](#),  
    [kSGTL\\_RoutePlaybackwithDAPandRecord](#),

- `kSGTL_RouteRecord` }  
*Sgtl5000 data route.*
- enum `sgtl_protocol_t` {  
`kSGTL_BusI2S` = 0x0,  
`kSGTL_BusLeftJustified`,  
`kSGTL_BusRightJustified`,  
`kSGTL_BusPCMA`,  
`kSGTL_BusPCMB` }  
*The audio data transfer protocol choice.*
- enum {  
`kSGTL_HeadphoneLeft` = 0,  
`kSGTL_HeadphoneRight` = 1,  
`kSGTL_LineoutLeft` = 2,  
`kSGTL_LineoutRight` = 3 }  
*sgtl play channel*
- enum {  
`kSGTL_RecordSourceLineIn` = 0U,  
`kSGTL_RecordSourceMic` = 1U }  
*sgtl record source \_sgtl\_record\_source*
- enum {  
`kSGTL_PlaySourceLineIn` = 0U,  
`kSGTL_PlaySourceDAC` = 1U }  
*sgtl play source \_sgtl\_play\_source*
- enum `sgtl_sclk_edge_t` {  
`kSGTL_SclkValidEdgeRising` = 0U,  
`kSGTL_SclkValidEdgeFalling` = 1U }  
*SGTL SCLK valid edge.*

## Functions

- `status_t SGTL_Init` (`sgtl_handle_t` \*handle, `sgtl_config_t` \*config)  
*sgtl5000 initialize function.*
- `status_t SGTL_SetDataRoute` (`sgtl_handle_t` \*handle, `sgtl_route_t` route)  
*Set audio data route in sgtl5000.*
- `status_t SGTL_SetProtocol` (`sgtl_handle_t` \*handle, `sgtl_protocol_t` protocol)  
*Set the audio transfer protocol.*
- void `SGTL_SetMasterSlave` (`sgtl_handle_t` \*handle, bool master)  
*Set sgtl5000 as master or slave.*
- `status_t SGTL_SetVolume` (`sgtl_handle_t` \*handle, `sgtl_module_t` module, uint32\_t volume)  
*Set the volume of different modules in sgtl5000.*
- uint32\_t `SGTL_GetVolume` (`sgtl_handle_t` \*handle, `sgtl_module_t` module)  
*Get the volume of different modules in sgtl5000.*
- `status_t SGTL_SetMute` (`sgtl_handle_t` \*handle, `sgtl_module_t` module, bool mute)  
*Mute/unmute modules in sgtl5000.*
- `status_t SGTL_EnableModule` (`sgtl_handle_t` \*handle, `sgtl_module_t` module)  
*Enable expected devices.*
- `status_t SGTL_DisableModule` (`sgtl_handle_t` \*handle, `sgtl_module_t` module)  
*Disable expected devices.*
- `status_t SGTL_Deinit` (`sgtl_handle_t` \*handle)



- *Deinit the sgtl5000 codec.*
- `status_t SGTL_ConfigDataFormat (sgtl_handle_t *handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits)`
- *Configure the data format of audio data.*
- `status_t SGTL_SetPlay (sgtl_handle_t *handle, uint32_t playSource)`
- *select SGTL codec play source.*
- `status_t SGTL_SetRecord (sgtl_handle_t *handle, uint32_t recordSource)`
- *select SGTL codec record source.*
- `status_t SGTL_WriteReg (sgtl_handle_t *handle, uint16_t reg, uint16_t val)`
- *Write register to sgtl using I2C.*
- `status_t SGTL_ReadReg (sgtl_handle_t *handle, uint16_t reg, uint16_t *val)`
- *Read register from sgtl using I2C.*
- `status_t SGTL_ModifyReg (sgtl_handle_t *handle, uint16_t reg, uint16_t clr_mask, uint16_t val)`
- *Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_SGTL5000_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`
- *CLOCK driver version 2.1.1.*

## Data Structure Documentation

### 82.2.1 struct sgtl\_audio\_format\_t

#### Data Fields

- `uint32_t mclk_HZ`
- *master clock*
- `uint32_t sampleRate`
- *Sample rate.*
- `uint32_t bitWidth`
- *Bit width.*
- `sgtl_sclk_edge_t sclkEdge`
- *sclk valid edge*

### 82.2.2 struct sgtl\_config\_t

#### Data Fields

- `sgtl_route_t route`
- *Audio data route.*
- `sgtl_protocol_t bus`
- *Audio transfer protocol.*
- `bool master_slave`
- *Master or slave.*
- `sgtl_audio_format_t format`
- *audio format*
- `uint8_t slaveAddress`

- *code device slave address*  
[codec\\_i2c\\_config\\_t i2cConfig](#)  
*i2c bus configuration*

### 82.2.2.0.0.65 Field Documentation

#### 82.2.2.0.0.65.1 [sgtl\\_route\\_t sgtl\\_config\\_t::route](#)

#### 82.2.2.0.0.65.2 [bool sgtl\\_config\\_t::master\\_slave](#)

True means master, false means slave.

## 82.2.3 struct [sgtl\\_handle\\_t](#)

### Data Fields

- [sgtl\\_config\\_t \\* config](#)  
*sgtl config pointer*
- [uint8\\_t i2cHandle](#) [[SGTL\\_I2C\\_HANDLER\\_SIZE](#)]  
*i2c handle*

## Macro Definition Documentation

### 82.3.1 [#define FSL\\_SGTL5000\\_DRIVER\\_VERSION \(MAKE\\_VERSION\(2, 1, 1\)\)](#)

### 82.3.2 [#define CHIP\\_ID 0x0000U](#)

### 82.3.3 [#define SGTL5000\\_I2C\\_ADDR 0x0A](#)

## Enumeration Type Documentation

### 82.4.1 [enum sgtl\\_module\\_t](#)

Enumerator

*kSGTL\_ModuleADC* ADC module in SGTL5000.  
*kSGTL\_ModuleDAC* DAC module in SGTL5000.  
*kSGTL\_ModuleDAP* DAP module in SGTL5000.  
*kSGTL\_ModuleHP* Headphone module in SGTL5000.  
*kSGTL\_ModuleI2SIN* I2S-IN module in SGTL5000.  
*kSGTL\_ModuleI2SOUT* I2S-OUT module in SGTL5000.  
*kSGTL\_ModuleLineIn* Line-in module in SGTL5000.  
*kSGTL\_ModuleLineOut* Line-out module in SGTL5000.  
*kSGTL\_ModuleMicin* Micphone module in SGTL5000.

### 82.4.2 enum sgtl\_route\_t

Note

Only provide some typical data route, not all route listed. Users cannot combine any routes, once a new route is set, the previous one would be replaced.

Enumerator

*kSGTL\_RouteBypass* LINEIN->Headphone.  
*kSGTL\_RoutePlayback* I2SIN->DAC->Headphone.  
*kSGTL\_RoutePlaybackandRecord* I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.  
*kSGTL\_RoutePlaybackwithDAP* I2SIN->DAP->DAC->Headphone.  
*kSGTL\_RoutePlaybackwithDAPandRecord* I2SIN->DAP->DAC->HP, LINEIN->ADC->I2SOUT.  
*kSGTL\_RouteRecord* LINEIN->ADC->I2SOUT.

### 82.4.3 enum sgtl\_protocol\_t

Sgtl5000 only supports I2S format and PCM format.

Enumerator

*kSGTL\_BusI2S* I2S Type.  
*kSGTL\_BusLeftJustified* Left justified.  
*kSGTL\_BusRightJustified* Right Justified.  
*kSGTL\_BusPCMA* PCMA.  
*kSGTL\_BusPCMB* PCMB.

### 82.4.4 anonymous enum

Enumerator

*kSGTL\_HeadphoneLeft* headphone left channel  
*kSGTL\_HeadphoneRight* headphone right channel  
*kSGTL\_LineoutLeft* lineout left channel  
*kSGTL\_LineoutRight* lineout right channel

### 82.4.5 anonymous enum

Enumerator

*kSGTL\_RecordSourceLineIn* record source line in  
*kSGTL\_RecordSourceMic* record source single end

### 82.4.6 anonymous enum

Enumerator

*kSGTL\_PlaySourceLineIn* play source line in  
*kSGTL\_PlaySourceDAC* play source line in

### 82.4.7 enum sgtl\_sclk\_edge\_t

Enumerator

*kSGTL\_SclkValidEdgeRising* SCLK valid edge.  
*kSGTL\_SclkValidEdgeFalling* SCLK falling edge.

## Function Documentation

### 82.5.1 status\_t SGTL\_Init ( sgtl\_handle\_t \* *handle*, sgtl\_config\_t \* *config* )

This function calls SGTL\_I2CInit(), and in this function, some configurations are fixed. The second parameter can be NULL. If users want to change the SGTL5000 settings, a configure structure should be prepared.

Note

If the codec\_config is NULL, it would initialize sgtl5000 using default settings. The default setting:

```
* sgtl_init_t codec_config
* codec_config.route = kSGTL_RoutePlaybackandRecord
* codec_config.bus = kSGTL_BusI2S
* codec_config.master = slave
*
```

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>config</i>	sgtl5000 configuration structure. If this pointer equals to NULL, it means using the default configuration.

Returns

Initialization status

### 82.5.2 **status\_t SGTL\_SetDataRoute ( sgtl\_handle\_t \* *handle*, sgtl\_route\_t *route* )**

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules.

Note

If a new route is set, the previous route would not work.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>route</i>	Audio data route in sgtl5000.

### 82.5.3 **status\_t SGTL\_SetProtocol ( sgtl\_handle\_t \* *handle*, sgtl\_protocol\_t *protocol* )**

Sgtl5000 only supports I2S, I2S left, I2S right, PCM A, PCM B format.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>protocol</i>	Audio data transfer protocol.

### 82.5.4 **void SGTL\_SetMasterSlave ( sgtl\_handle\_t \* *handle*, bool *master* )**

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>master</i>	1 represent master, 0 represent slave.

### 82.5.5 **status\_t SGTL\_SetVolume ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module*, uint32\_t *volume* )**

This function would set the volume of sgtl5000 modules. This interface set module volume. The function assume that left channel and right channel has the same volume.

kSGTL\_ModuleADC volume range: 0 - 0xF, 0dB - 22.5dB kSGTL\_ModuleDAC volume range: 0x3C - 0xF0, 0dB - -90dB kSGTL\_ModuleHP volume range: 0 - 0x7F, 12dB - -51.5dB kSGTL\_ModuleLineOut volume range: 0 - 0x1F, 0.5dB steps

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>volume</i>	Volume value need to be set. The value is the exact value in register.

### 82.5.6 uint32\_t SGTL\_GetVolume ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module* )

This function gets the volume of sgtl5000 modules. This interface get DAC module volume. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.

## Returns

Module value, the value is exact value in register.

### 82.5.7 status\_t SGTL\_SetMute ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module*, bool *mute* )

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>mute</i>	True means mute, and false means unmute.

### 82.5.8 status\_t SGTL\_EnableModule ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module* )

## Parameters

---

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Module expected to enable.

### 82.5.9 **status\_t SGTL\_DisableModule ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module* )**

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Module expected to enable.

### 82.5.10 **status\_t SGTL\_Deinit ( sgtl\_handle\_t \* *handle* )**

Shut down Sctl5000 modules.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
---------------	------------------------------------

### 82.5.11 **status\_t SGTL\_ConfigDataFormat ( sgtl\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sample\_rate*, uint32\_t *bits* )**

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in sctl5000. Sctl5000 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (Sctl5000 only supports 16bit, 20bit, 24bit and 32 bit in HW).

### 82.5.12 **status\_t SGTL\_SetPlay ( sgtl\_handle\_t \* *handle*, uint32\_t *playSource* )**

## Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>playSource</i>	play source value, reference _sgtl_play_source.

## Returns

kStatus\_Success, else failed.

### 82.5.13 status\_t SGTL\_SetRecord ( sgtl\_handle\_t \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>recordSource</i>	record source value, reference _sgtl_record_source.

## Returns

kStatus\_Success, else failed.

### 82.5.14 status\_t SGTL\_WriteReg ( sgtl\_handle\_t \* *handle*, uint16\_t *reg*, uint16\_t *val* )

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>val</i>	Value needs to write into the register.

### 82.5.15 status\_t SGTL\_ReadReg ( sgtl\_handle\_t \* *handle*, uint16\_t *reg*, uint16\_t \* *val* )



## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>val</i>	Value written to.

**82.5.16** `status_t SGTL_ModifyReg ( sgtl_handle_t * handle, uint16_t reg, uint16_t clr_mask, uint16_t val )`

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>clr_mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## Chapter 83

### Wm8904

#### Overview

#### Data Structures

- struct [wm8904\\_fl\\_config\\_t](#)  
*wm8904 fl configuration [More...](#)*
- struct [wm8904\\_audio\\_format\\_t](#)  
*Audio format configuration. [More...](#)*
- struct [wm8904\\_config\\_t](#)  
*Configuration structure of WM8904. [More...](#)*
- struct [wm8904\\_handle\\_t](#)  
*wm8904 codec handler [More...](#)*

#### Macros

- #define [WM8904\\_I2C\\_HANDLER\\_SIZE](#) (CODEC\_I2C\_MASTER\_HANDLER\_SIZE)  
*wm8904 handle size*
- #define [WM8904\\_DEBUG\\_REGISTER](#) 0  
*wm8904 debug macro*
- #define [WM8904\\_RESET](#) (0x00)  
*WM8904 register map.*
- #define [WM8904\\_I2C\\_ADDRESS](#) (0x1A)  
*WM8904 I2C address.*
- #define [WM8904\\_I2C\\_BITRATE](#) (400000U)  
*WM8904 I2C bit rate.*
- #define [WM8904\\_MAP\\_HEADPHONE\\_LINEOUT\\_MAX\\_VOLUME](#) 0x3FU  
*WM8904 maximum headphone/lineout volume.*

#### Enumerations

- enum {  
    [kStatus\\_WM8904\\_Success](#) = 0x0,  
    [kStatus\\_WM8904\\_Fail](#) = 0x1 }  
*WM8904 status return codes.*
- enum {  
    [kWM8904\\_LRCPolarityNormal](#) = 0U,  
    [kWM8904\\_LRCPolarityInverted](#) = 1U << 4U }  
*WM8904 lrc polarity.*
- enum [wm8904\\_module\\_t](#) {  
    [kWM8904\\_ModuleADC](#) = 0,  
    [kWM8904\\_ModuleDAC](#) = 1,  
    [kWM8904\\_ModulePGA](#) = 2,  
    [kWM8904\\_ModuleHeadphone](#) = 3,  
    [kWM8904\\_ModuleLineout](#) = 4 }  
*WM8904 module enumeration.*

- *wm8904 module value*
- enum
  - wm8904 play channel*
  - enum `wm8904_timeslot_t` {
    - `kWM8904_TimeSlot0` = 0U,
    - `kWM8904_TimeSlot1` = 1U }
    - WM8904 time slot.*
    - enum `wm8904_protocol_t` {
      - `kWM8904_ProtocolI2S` = 0x2,
      - `kWM8904_ProtocolLeftJustified` = 0x1,
      - `kWM8904_ProtocolRightJustified` = 0x0,
      - `kWM8904_ProtocolPCMA` = 0x3,
      - `kWM8904_ProtocolPCMB` = 0x3 | (1 << 4) }
      - The audio data transfer protocol.*
      - enum `wm8904_fs_ratio_t` {
        - `kWM8904_FsRatio64X` = 0x0,
        - `kWM8904_FsRatio128X` = 0x1,
        - `kWM8904_FsRatio192X` = 0x2,
        - `kWM8904_FsRatio256X` = 0x3,
        - `kWM8904_FsRatio384X` = 0x4,
        - `kWM8904_FsRatio512X` = 0x5,
        - `kWM8904_FsRatio768X` = 0x6,
        - `kWM8904_FsRatio1024X` = 0x7,
        - `kWM8904_FsRatio1408X` = 0x8,
        - `kWM8904_FsRatio1536X` = 0x9 }
        - The SYSCLK / fs ratio.*
        - enum `wm8904_sample_rate_t` {
          - `kWM8904_SampleRate8kHz` = 0x0,
          - `kWM8904_SampleRate12kHz` = 0x1,
          - `kWM8904_SampleRate16kHz` = 0x2,
          - `kWM8904_SampleRate24kHz` = 0x3,
          - `kWM8904_SampleRate32kHz` = 0x4,
          - `kWM8904_SampleRate48kHz` = 0x5 }
          - Sample rate.*
          - enum `wm8904_bit_width_t` {
            - `kWM8904_BitWidth16` = 0x0,
            - `kWM8904_BitWidth20` = 0x1,
            - `kWM8904_BitWidth24` = 0x2,
            - `kWM8904_BitWidth32` = 0x3 }
            - Bit width.*
            - enum {
              - `kWM8904_RecordSourceDifferentialLine` = 1U,
              - `kWM8904_RecordSourceLineInput` = 2U,
              - `kWM8904_RecordSourceDifferentialMic` = 4U,
              - `kWM8904_RecordSourceDigitalMic` = 8U }
              - wm8904 record source*
              - enum {

```

kWM8904_RecordChannelLeft1 = 1U,
kWM8904_RecordChannelLeft2 = 2U,
kWM8904_RecordChannelLeft3 = 4U,
kWM8904_RecordChannelRight1 = 1U,
kWM8904_RecordChannelRight2 = 2U,
kWM8904_RecordChannelRight3 = 4U,
kWM8904_RecordChannelDifferentialPositive1 = 1U,
kWM8904_RecordChannelDifferentialPositive2 = 2U,
kWM8904_RecordChannelDifferentialPositive3 = 4U,
kWM8904_RecordChannelDifferentialNegative1 = 8U,
kWM8904_RecordChannelDifferentialNegative2 = 16U,
kWM8904_RecordChannelDifferentialNegative3 = 32U }
    wm8904 record channel
• enum {
    kWM8904_PlaySourcePGA = 1U,
    kWM8904_PlaySourceDAC = 4U }
    wm8904 play source
• enum wm8904_sys_clk_source_t {
    kWM8904_SysClkSourceMCLK = 0U,
    kWM8904_SysClkSourceFLL = 1U << 14 }
    wm8904 system clock source
• enum wm8904_fl_clk_source_t { kWM8904_FLLClkSourceMCLK = 0U }
    wm8904 fl clock source

```

## Functions

- `status_t WM8904_WriteRegister (wm8904_handle_t *handle, uint8_t reg, uint16_t value)`  
*WM8904 write register.*
- `status_t WM8904_ReadRegister (wm8904_handle_t *handle, uint8_t reg, uint16_t *value)`  
*WM8904 read register.*
- `status_t WM8904_ModifyRegister (wm8904_handle_t *handle, uint8_t reg, uint16_t mask, uint16_t value)`  
*WM8904 modify register.*
- `status_t WM8904_Init (wm8904_handle_t *handle, wm8904_config_t *wm8904Config)`  
*Initializes WM8904.*
- `status_t WM8904_Deinit (wm8904_handle_t *handle)`  
*Deinitializes the WM8904 codec.*
- `void WM8904_GetDefaultConfig (wm8904_config_t *config)`  
*Fills the configuration structure with default values.*
- `status_t WM8904_SetMasterSlave (wm8904_handle_t *handle, bool master)`  
*Sets WM8904 as master or slave.*
- `status_t WM8904_SetMasterClock (wm8904_handle_t *handle, uint32_t sysclk, uint32_t sampleRate, uint32_t bitWidth)`  
*Sets WM8904 master clock configuration.*
- `status_t WM8904_SetFLLConfig (wm8904_handle_t *handle, wm8904_fl_config_t *config)`  
*WM8904 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fl output clock frequency from WM8904 GPIO1.*
- `status_t WM8904_SetProtocol (wm8904_handle_t *handle, wm8904_protocol_t protocol)`  
*Sets the audio data transfer protocol.*

- [status\\_t WM8904\\_SetAudioFormat](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) sysclk, [uint32\\_t](#) sampleRate, [uint32\\_t](#) bitWidth)  
*Sets the audio data format.*
- [status\\_t WM8904\\_CheckAudioFormat](#) ([wm8904\\_handle\\_t](#) \*handle, [wm8904\\_audio\\_format\\_t](#) \*format, [uint32\\_t](#) mclkFreq)  
*check and update the audio data format.*
- [status\\_t WM8904\\_SetVolume](#) ([wm8904\\_handle\\_t](#) \*handle, [uint16\\_t](#) volumeLeft, [uint16\\_t](#) volumeRight)  
*Sets the module output volume.*
- [status\\_t WM8904\\_SetMute](#) ([wm8904\\_handle\\_t](#) \*handle, [bool](#) muteLeft, [bool](#) muteRight)  
*Sets the headphone output mute.*
- [status\\_t WM8904\\_SelectLRCPolarity](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) polarity)  
*Select LRC polarity.*
- [status\\_t WM8904\\_EnableDACTDMMMode](#) ([wm8904\\_handle\\_t](#) \*handle, [wm8904\\_timeslot\\_t](#) timeSlot)  
*Enable WM8904 DAC time slot.*
- [status\\_t WM8904\\_EnableADCTDMMMode](#) ([wm8904\\_handle\\_t](#) \*handle, [wm8904\\_timeslot\\_t](#) timeSlot)  
*Enable WM8904 ADC time slot.*
- [status\\_t WM8904\\_SetModulePower](#) ([wm8904\\_handle\\_t](#) \*handle, [wm8904\\_module\\_t](#) module, [bool](#) isEnabled)  
*brief SET the module output power.*
- [status\\_t WM8904\\_SetChannelVolume](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) channel, [uint32\\_t](#) volume)  
*Sets the channel output volume.*
- [status\\_t WM8904\\_SetRecord](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) recordSource)  
*SET the WM8904 record source.*
- [status\\_t WM8904\\_SetRecordChannel](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) leftRecordChannel, [uint32\\_t](#) rightRecordChannel)  
*SET the WM8904 record source.*
- [status\\_t WM8904\\_SetPlay](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) playSource)  
*SET the WM8904 play source.*
- [status\\_t WM8904\\_SetChannelMute](#) ([wm8904\\_handle\\_t](#) \*handle, [uint32\\_t](#) channel, [bool](#) isMute)  
*Sets the channel mute.*

## Driver version

- `#define FSL_WM8904_DRIVER_VERSION (MAKE_VERSION(2, 4, 3))`  
*WM8904 driver version 2.4.3.*

## Data Structure Documentation

### 83.2.1 struct wm8904\_fll\_config\_t

#### Data Fields

- [wm8904\\_fll\\_clk\\_source\\_t](#) source  
*fll reference clock source*
- [uint32\\_t](#) refClock\_HZ

- *fl* reference clock frequency
- uint32\_t [outputClock\\_HZ](#)  
*fl* output clock frequency

### 83.2.2 struct wm8904\_audio\_format\_t

#### Data Fields

- [wm8904\\_fs\\_ratio\\_t](#) fsRatio  
*SYSCLK / fs* ratio.
- [wm8904\\_sample\\_rate\\_t](#) sampleRate  
*Sample* rate.
- [wm8904\\_bit\\_width\\_t](#) bitWidth  
*Bit* width.

### 83.2.3 struct wm8904\_config\_t

#### Data Fields

- bool [master](#)  
*Master* or *slave*.
- [wm8904\\_sys\\_clk\\_source\\_t](#) sysClkSource  
*system* clock source
- [wm8904\\_fl\\_config\\_t](#) \* fl  
*fl* configuration
- [wm8904\\_protocol\\_t](#) protocol  
*Audio* transfer protocol.
- [wm8904\\_audio\\_format\\_t](#) format  
*Audio* format.
- uint32\_t [mclk\\_HZ](#)  
*MCLK* frequency value.
- uint16\_t [recordSource](#)  
*record* source
- uint16\_t [recordChannelLeft](#)  
*record* channel
- uint16\_t [recordChannelRight](#)  
*record* channel
- uint16\_t [playSource](#)  
*play* source
- uint8\_t [slaveAddress](#)  
*code* device *slave* address
- [codec\\_i2c\\_config\\_t](#) i2cConfig  
*i2c* bus configuration

### 83.2.4 struct wm8904\_handle\_t

#### Data Fields

- [wm8904\\_config\\_t \\* config](#)  
*wm8904 config pointer*
- [uint8\\_t i2cHandle \[WM8904\\_I2C\\_HANDLER\\_SIZE\]](#)  
*i2c handle*

### Macro Definition Documentation

**83.3.1 #define FSL\_WM8904\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 3))**

**83.3.2 #define WM8904\_I2C\_ADDRESS (0x1A)**

**83.3.3 #define WM8904\_I2C\_BITRATE (400000U)**

### Enumeration Type Documentation

#### 83.4.1 anonymous enum

Enumerator

*kStatus\_WM8904\_Success* Success.  
*kStatus\_WM8904\_Fail* Failure.

#### 83.4.2 anonymous enum

Enumerator

*kWM8904\_LRCPolarityNormal* LRC polarity normal.  
*kWM8904\_LRCPolarityInverted* LRC polarity inverted.

#### 83.4.3 enum wm8904\_module\_t

Enumerator

*kWM8904\_ModuleADC* module ADC  
*kWM8904\_ModuleDAC* module DAC  
*kWM8904\_ModulePGA* module PGA  
*kWM8904\_ModuleHeadphone* module headphone  
*kWM8904\_ModuleLineout* module line out

#### 83.4.4 anonymous enum

#### 83.4.5 enum wm8904\_timeslot\_t

Enumerator

*kWM8904\_TimeSlot0* time slot0  
*kWM8904\_TimeSlot1* time slot1

#### 83.4.6 enum wm8904\_protocol\_t

Enumerator

*kWM8904\_ProtocolI2S* I2S type.  
*kWM8904\_ProtocolLeftJustified* Left justified mode.  
*kWM8904\_ProtocolRightJustified* Right justified mode.  
*kWM8904\_ProtocolPCMA* PCM A mode.  
*kWM8904\_ProtocolPCMB* PCM B mode.

#### 83.4.7 enum wm8904\_fs\_ratio\_t

Enumerator

*kWM8904\_FsRatio64X* SYSCLK is 64 \* sample rate \* frame width.  
*kWM8904\_FsRatio128X* SYSCLK is 128 \* sample rate \* frame width.  
*kWM8904\_FsRatio192X* SYSCLK is 192 \* sample rate \* frame width.  
*kWM8904\_FsRatio256X* SYSCLK is 256 \* sample rate \* frame width.  
*kWM8904\_FsRatio384X* SYSCLK is 384 \* sample rate \* frame width.  
*kWM8904\_FsRatio512X* SYSCLK is 512 \* sample rate \* frame width.  
*kWM8904\_FsRatio768X* SYSCLK is 768 \* sample rate \* frame width.  
*kWM8904\_FsRatio1024X* SYSCLK is 1024 \* sample rate \* frame width.  
*kWM8904\_FsRatio1408X* SYSCLK is 1408 \* sample rate \* frame width.  
*kWM8904\_FsRatio1536X* SYSCLK is 1536 \* sample rate \* frame width.

#### 83.4.8 enum wm8904\_sample\_rate\_t

Enumerator

*kWM8904\_SampleRate8kHz* 8 kHz  
*kWM8904\_SampleRate12kHz* 11.025kHz, 12kHz  
*kWM8904\_SampleRate16kHz* 16kHz



*kWM8904\_SampleRate24kHz* 22.05kHz, 24kHz  
*kWM8904\_SampleRate32kHz* 32kHz  
*kWM8904\_SampleRate48kHz* 44.1kHz, 48kHz

### 83.4.9 enum wm8904\_bit\_width\_t

Enumerator

*kWM8904\_BitWidth16* 16 bits  
*kWM8904\_BitWidth20* 20 bits  
*kWM8904\_BitWidth24* 24 bits  
*kWM8904\_BitWidth32* 32 bits

### 83.4.10 anonymous enum

Enumerator

*kWM8904\_RecordSourceDifferentialLine* record source from differential line  
*kWM8904\_RecordSourceLineInput* record source from line input  
*kWM8904\_RecordSourceDifferentialMic* record source from differential mic  
*kWM8904\_RecordSourceDigitalMic* record source from digital microphone

### 83.4.11 anonymous enum

Enumerator

*kWM8904\_RecordChannelLeft1* left record channel 1  
*kWM8904\_RecordChannelLeft2* left record channel 2  
*kWM8904\_RecordChannelLeft3* left record channel 3  
*kWM8904\_RecordChannelRight1* right record channel 1  
*kWM8904\_RecordChannelRight2* right record channel 2  
*kWM8904\_RecordChannelRight3* right record channel 3  
*kWM8904\_RecordChannelDifferentialPositive1* differential positive record channel 1  
*kWM8904\_RecordChannelDifferentialPositive2* differential positive record channel 2  
*kWM8904\_RecordChannelDifferentialPositive3* differential positive record channel 3  
*kWM8904\_RecordChannelDifferentialNegative1* differential negative record channel 1  
*kWM8904\_RecordChannelDifferentialNegative2* differential negative record channel 2  
*kWM8904\_RecordChannelDifferentialNegative3* differential negative record channel 3

### 83.4.12 anonymous enum

Enumerator

*kWM8904\_PlaySourcePGA* play source PGA, bypass ADC

*kWM8904\_PlaySourceDAC* play source Input3

### 83.4.13 enum wm8904\_sys\_clk\_source\_t

Enumerator

*kWM8904\_SysClkSourceMCLK* wm8904 system clock soure from MCLK

*kWM8904\_SysClkSourceFLL* wm8904 system clock soure from FLL

### 83.4.14 enum wm8904\_fl\_clk\_source\_t

Enumerator

*kWM8904\_FLLClkSourceMCLK* wm8904 FLL clock source from MCLK

## Function Documentation

### 83.5.1 status\_t WM8904\_WriteRegister ( wm8904\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t *value* )

Parameters

<i>handle</i>	WM8904 handle structure.
<i>reg</i>	register address.
<i>value</i>	value to write.

Returns

kStatus\_Success, else failed.

### 83.5.2 status\_t WM8904\_ReadRegister ( wm8904\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t \* *value* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>reg</i>	register address.
<i>value</i>	value to read.

## Returns

kStatus\_Success, else failed.

### 83.5.3 status\_t WM8904\_ModifyRegister ( wm8904\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t *mask*, uint16\_t *value* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>reg</i>	register address.
<i>mask</i>	register bits mask.
<i>value</i>	value to write.

## Returns

kStatus\_Success, else failed.

### 83.5.4 status\_t WM8904\_Init ( wm8904\_handle\_t \* *handle*, wm8904\_config\_t \* *wm8904Config* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>wm8904Config</i>	WM8904 configuration structure.

### 83.5.5 status\_t WM8904\_Deinit ( wm8904\_handle\_t \* *handle* )

This function resets WM8904.

## Parameters

<i>handle</i>	WM8904 handle structure.
---------------	--------------------------

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.6 void WM8904\_GetDefaultConfig ( wm8904\_config\_t \* *config* )

The default values are:

master = false; protocol = kWM8904\_ProtocolI2S; format.fsRatio = kWM8904\_FsRatio64X; format.sampleRate = kWM8904\_SampleRate48kHz; format.bitWidth = kWM8904\_BitWidth16;

## Parameters

<i>config</i>	default configurations of wm8904.
---------------	-----------------------------------

### 83.5.7 status\_t WM8904\_SetMasterSlave ( wm8904\_handle\_t \* *handle*, bool *master* )

**Deprecated** DO NOT USE THIS API ANYMORE. IT HAS BEEN SUPERCEDED BY [WM8904\\_SeMasterClock](#)

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>master</i>	true for master, false for slave.

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.8 status\_t WM8904\_SeMasterClock ( wm8904\_handle\_t \* *handle*, uint32\_t *sysclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>sysclk</i>	system clock rate.
<i>sampleRate</i>	sample rate
<i>bitWidth</i>	bit width

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.9 status\_t WM8904\_SetFLLConfig ( wm8904\_handle\_t \* *handle*, wm8904\_fl\_config\_t \* *config* )

## Parameters

<i>handle</i>	wm8904 handler pointer.
<i>config</i>	FLL configuration pointer.

### 83.5.10 status\_t WM8904\_SetProtocol ( wm8904\_handle\_t \* *handle*, wm8904\_protocol\_t *protocol* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>protocol</i>	Audio transfer protocol.

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.11 status\_t WM8904\_SetAudioFormat ( wm8904\_handle\_t \* *handle*, uint32\_t *sysclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>sysclk</i>	System clock frequency for codec, user should pay attention to this parater, sysclk is caculate as $SYSCLK = MCLK / MCLKDIV$ , MCLKDIV is bit0 of WM8904_CLK_RATES_0.
<i>sampleRate</i>	Sample rate frequency in Hz.
<i>bitWidth</i>	Audio data bit width.

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.12 status\_t WM8904\_CheckAudioFormat ( wm8904\_handle\_t \* *handle*, wm8904\_audio\_format\_t \* *format*, uint32\_t *mclkFreq* )

This api is used check the fsRatio setting based on the mclk and sample rate, if fsRatio setting is not correct, it will correct it according to mclk and sample rate.

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>format</i>	audio data format
<i>mclkFreq</i>	mclk frequency

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.13 status\_t WM8904\_SetVolume ( wm8904\_handle\_t \* *handle*, uint16\_t *volumeLeft*, uint16\_t *volumeRight* )

The parameter should be from 0 to 63. The resulting volume will be. 0 for -57DB, 63 for 6DB.

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>volumeLeft</i>	left channel volume.
<i>volumeRight</i>	right channel volume.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.14 **status\_t WM8904\_SetMute ( wm8904\_handle\_t \* *handle*, bool *muteLeft*, bool *muteRight* )**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>muteLeft</i>	true to mute left channel, false to unmute.
<i>muteRight</i>	true to mute right channel, false to unmute.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.15 **status\_t WM8904\_SelectLRCPolarity ( wm8904\_handle\_t \* *handle*, uint32\_t *polarity* )**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>polarity</i>	LRC clock polarity.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.16 **status\_t WM8904\_EnableDACTDMMODE ( wm8904\_handle\_t \* *handle*, wm8904\_timeslot\_t *timeSlot* )**

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>timeSlot</i>	timeslot number.

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.17 status\_t WM8904\_EnableADCTDMMMode ( wm8904\_handle\_t \* *handle*, wm8904\_timeslot\_t *timeSlot* )

## Parameters

<i>handle</i>	WM8904 handle structure.
<i>timeSlot</i>	timeslot number.

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.18 status\_t WM8904\_SetModulePower ( wm8904\_handle\_t \* *handle*, wm8904\_module\_t *module*, bool *isEnabled* )

param handle WM8904 handle structure. param module wm8904 module. param isEnabled, true is power on, false is power down.

return kStatus\_WM8904\_Success if successful, different code otherwise..

### 83.5.19 status\_t WM8904\_SetChannelVolume ( wm8904\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )

The parameter should be from 0 to 63. The resulting volume will be. 0 for -57dB, 63 for 6DB.

## Parameters



<i>handle</i>	codec handle structure.
<i>channel</i>	codec channel.
<i>volume</i>	volume value from 0 -63.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.20 **status\_t WM8904\_SetRecord ( wm8904\_handle\_t \* *handle*, uint32\_t *recordSource* )**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>recordSource</i>	record source , can be a value of kCODEC_ModuleRecordSourceDifferentialLine, kCODEC_ModuleRecordSourceDifferentialMic, kCODEC_ModuleRecordSourceSingleEndMic, kCODEC_ModuleRecordSourceDigitalMic.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 83.5.21 **status\_t WM8904\_SetRecordChannel ( wm8904\_handle\_t \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>leftRecordChannel</i>	channel number of left record channel when using differential source, channel number of single end left channel when using single end source, channel number of digital mic when using digital mic source.

<i>rightRecord-Channel</i>	channel number of right record channel when using differential source, channel number of single end right channel when using single end source.
----------------------------	---

Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

### 83.5.22 status\_t WM8904\_SetPlay ( wm8904\_handle\_t \* *handle*, uint32\_t *playSource* )

Parameters

<i>handle</i>	WM8904 handle structure.
<i>playSource</i>	play source , can be a value of kCODEC_ModuleHeadphoneSourcePGA, kCODEC_ModuleHeadphoneSourceDAC, kCODEC_ModuleLineoutSourcePGA, kCODEC_ModuleLineoutSourceDAC.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

### 83.5.23 status\_t WM8904\_SetChannelMute ( wm8904\_handle\_t \* *handle*, uint32\_t *channel*, bool *isMute* )

Parameters

<i>handle</i>	codec handle structure.
<i>channel</i>	codec module name.
<i>isMute</i>	true is mute, false unmute.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

## Chapter 84

### Wm8960

#### Overview

#### Data Structures

- struct [wm8960\\_audio\\_format\\_t](#)  
*wm8960 audio format [More...](#)*
- struct [wm8960\\_config\\_t](#)  
*Initialize structure of WM8960. [More...](#)*
- struct [wm8960\\_handle\\_t](#)  
*wm8960 codec handler [More...](#)*

#### Macros

- #define [WM8960\\_I2C\\_HANDLER\\_SIZE](#) CODEC\_I2C\_MASTER\_HANDLER\_SIZE  
*wm8960 handle size*
- #define [WM8960\\_LINVOL](#) 0x0U  
*Define the register address of WM8960.*
- #define [WM8960\\_CACHEREGNUM](#) 56U  
*Cache register number.*
- #define [WM8960\\_IFACE1\\_FORMAT\\_MASK](#) 0x03U  
*WM8960\_IFACE1 FORMAT bits.*
- #define [WM8960\\_IFACE1\\_WL\\_MASK](#) 0x0CU  
*WM8960\_IFACE1 WL bits.*
- #define [WM8960\\_IFACE1\\_LRP\\_MASK](#) 0x10U  
*WM8960\_IFACE1 LRP bit.*
- #define [WM8960\\_IFACE1\\_DLRSWAP\\_MASK](#) 0x20U  
*WM8960\_IFACE1 DLRSWAP bit.*
- #define [WM8960\\_IFACE1\\_MS\\_MASK](#) 0x40U  
*WM8960\_IFACE1 MS bit.*
- #define [WM8960\\_IFACE1\\_BCLKINV\\_MASK](#) 0x80U  
*WM8960\_IFACE1 BCLKINV bit.*
- #define [WM8960\\_IFACE1\\_ALRSWAP\\_MASK](#) 0x100U  
*WM8960\_IFACE1 ALRSWAP bit.*
- #define [WM8960\\_POWER1\\_VREF\\_MASK](#) 0x40U  
*WM8960\_POWER1.*
- #define [WM8960\\_POWER2\\_DACL\\_MASK](#) 0x100U  
*WM8960\_POWER2.*
- #define [WM8960\\_I2C\\_ADDR](#) 0x1A  
*WM8960 I2C address.*
- #define [WM8960\\_I2C\\_BAUDRATE](#) (100000U)  
*WM8960 I2C baudrate.*
- #define [WM8960\\_ADC\\_MAX\\_VOLUME\\_VALUE](#) 0xFFU  
*WM8960 maximum volume value.*

## Enumerations

- enum `wm8960_module_t` {  
`kWM8960_ModuleADC` = 0,  
`kWM8960_ModuleDAC` = 1,  
`kWM8960_ModuleVREF` = 2,  
`kWM8960_ModuleHP` = 3,  
`kWM8960_ModuleMICB` = 4,  
`kWM8960_ModuleMIC` = 5,  
`kWM8960_ModuleLineIn` = 6,  
`kWM8960_ModuleLineOut` = 7,  
`kWM8960_ModuleSpeaker` = 8,  
`kWM8960_ModuleOMIX` = 9 }  
*Modules in WM8960 board.*
- enum {  
`kWM8960_HeadphoneLeft` = 1,  
`kWM8960_HeadphoneRight` = 2,  
`kWM8960_SpeakerLeft` = 4,  
`kWM8960_SpeakerRight` = 8 }  
*wm8960 play channel*
- enum `wm8960_play_source_t` {  
`kWM8960_PlaySourcePGA` = 1,  
`kWM8960_PlaySourceInput` = 2,  
`kWM8960_PlaySourceDAC` = 4 }  
*wm8960 play source*
- enum `wm8960_route_t` {  
`kWM8960_RouteBypass` = 0,  
`kWM8960_RoutePlayback` = 1,  
`kWM8960_RoutePlaybackandRecord` = 2,  
`kWM8960_RouteRecord` = 5 }  
*WM8960 data route.*
- enum `wm8960_protocol_t` {  
`kWM8960_BusI2S` = 2,  
`kWM8960_BusLeftJustified` = 1,  
`kWM8960_BusRightJustified` = 0,  
`kWM8960_BusPCMA` = 3,  
`kWM8960_BusPCMB` = 3 | (1 << 4) }  
*The audio data transfer protocol choice.*
- enum `wm8960_input_t` {  
`kWM8960_InputClosed` = 0,  
`kWM8960_InputSingleEndedMic` = 1,  
`kWM8960_InputDifferentialMicInput2` = 2,  
`kWM8960_InputDifferentialMicInput3` = 3,  
`kWM8960_InputLineINPUT2` = 4,  
`kWM8960_InputLineINPUT3` = 5 }  
*wm8960 input source*
- enum {

```

kWM8960_AudioSampleRate8KHz = 8000U,
kWM8960_AudioSampleRate11025Hz = 11025U,
kWM8960_AudioSampleRate12KHz = 12000U,
kWM8960_AudioSampleRate16KHz = 16000U,
kWM8960_AudioSampleRate22050Hz = 22050U,
kWM8960_AudioSampleRate24KHz = 24000U,
kWM8960_AudioSampleRate32KHz = 32000U,
kWM8960_AudioSampleRate44100Hz = 44100U,
kWM8960_AudioSampleRate48KHz = 48000U,
kWM8960_AudioSampleRate96KHz = 96000U,
kWM8960_AudioSampleRate192KHz = 192000U,
kWM8960_AudioSampleRate384KHz = 384000U }

```

*audio sample rate definition*

- enum {
 

```

kWM8960_AudioBitWidth16bit = 16U,
kWM8960_AudioBitWidth20bit = 20U,
kWM8960_AudioBitWidth24bit = 24U,
kWM8960_AudioBitWidth32bit = 32U }

```

*audio bit width*

## Functions

- `status_t WM8960_Init (wm8960_handle_t *handle, const wm8960_config_t *config)`  
*WM8960 initialize function.*
- `status_t WM8960_Deinit (wm8960_handle_t *handle)`  
*Deinit the WM8960 codec.*
- `status_t WM8960_SetDataRoute (wm8960_handle_t *handle, wm8960_route_t route)`  
*Set audio data route in WM8960.*
- `status_t WM8960_SetLeftInput (wm8960_handle_t *handle, wm8960_input_t input)`  
*Set left audio input source in WM8960.*
- `status_t WM8960_SetRightInput (wm8960_handle_t *handle, wm8960_input_t input)`  
*Set right audio input source in WM8960.*
- `status_t WM8960_SetProtocol (wm8960_handle_t *handle, wm8960_protocol_t protocol)`  
*Set the audio transfer protocol.*
- `void WM8960_SetMasterSlave (wm8960_handle_t *handle, bool master)`  
*Set WM8960 as master or slave.*
- `status_t WM8960_SetVolume (wm8960_handle_t *handle, wm8960_module_t module, uint32_t volume)`  
*Set the volume of different modules in WM8960.*
- `uint32_t WM8960_GetVolume (wm8960_handle_t *handle, wm8960_module_t module)`  
*Get the volume of different modules in WM8960.*
- `status_t WM8960_SetMute (wm8960_handle_t *handle, wm8960_module_t module, bool isEnabled)`  
*Mute modules in WM8960.*
- `status_t WM8960_SetModule (wm8960_handle_t *handle, wm8960_module_t module, bool isEnabled)`  
*Enable/disable expected devices.*
- `status_t WM8960_SetPlay (wm8960_handle_t *handle, uint32_t playSource)`  
*SET the WM8960 play source.*

- [status\\_t WM8960\\_ConfigDataFormat](#) ([wm8960\\_handle\\_t](#) \*handle, [uint32\\_t](#) sysclk, [uint32\\_t](#) sample\_rate, [uint32\\_t](#) bits)  
*Configure the data format of audio data.*
- [status\\_t WM8960\\_SetJackDetect](#) ([wm8960\\_handle\\_t](#) \*handle, [bool](#) isEnabled)  
*Enable/disable jack detect feature.*
- [status\\_t WM8960\\_WriteReg](#) ([wm8960\\_handle\\_t](#) \*handle, [uint8\\_t](#) reg, [uint16\\_t](#) val)  
*Write register to WM8960 using I2C.*
- [status\\_t WM8960\\_ReadReg](#) ([uint8\\_t](#) reg, [uint16\\_t](#) \*val)  
*Read register from WM8960 using I2C.*
- [status\\_t WM8960\\_ModifyReg](#) ([wm8960\\_handle\\_t](#) \*handle, [uint8\\_t](#) reg, [uint16\\_t](#) mask, [uint16\\_t](#) val)  
*Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_WM8960_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`  
*CLOCK driver version 2.1.3.*

## Data Structure Documentation

### 84.2.1 struct wm8960\_audio\_format\_t

#### Data Fields

- [uint32\\_t mclk\\_HZ](#)  
*master clock frequency*
- [uint32\\_t sampleRate](#)  
*sample rate*
- [uint32\\_t bitWidth](#)  
*bit width*

### 84.2.2 struct wm8960\_config\_t

#### Data Fields

- [wm8960\\_route\\_t](#) route  
*Audio data route.*
- [wm8960\\_protocol\\_t](#) bus  
*Audio transfer protocol.*
- [wm8960\\_audio\\_format\\_t](#) format  
*Audio format.*
- [bool master\\_slave](#)  
*Master or slave.*
- [bool enableSpeaker](#)  
*True means enable class D speaker as output, false means no.*
- [wm8960\\_input\\_t](#) leftInputSource  
*Left input source for WM8960.*
- [wm8960\\_input\\_t](#) rightInputSource

- *Right input source for wm8960.*  
[wm8960\\_play\\_source\\_t playSource](#)  
*play source*
- [uint8\\_t slaveAddress](#)  
*wm8960 device address*
- [codec\\_i2c\\_config\\_t i2cConfig](#)  
*i2c configuration*

#### 84.2.2.0.0.66 Field Documentation

84.2.2.0.0.66.1 [wm8960\\_route\\_t wm8960\\_config\\_t::route](#)

84.2.2.0.0.66.2 [bool wm8960\\_config\\_t::master\\_slave](#)

### 84.2.3 struct wm8960\_handle\_t

#### Data Fields

- const [wm8960\\_config\\_t \\* config](#)  
*wm8904 config pointer*
- [uint8\\_t i2cHandle \[WM8960\\_I2C\\_HANDLER\\_SIZE\]](#)  
*i2c handle*

### Macro Definition Documentation

84.3.1 [#define WM8960\\_LINVOL 0x0U](#)

84.3.2 [#define WM8960\\_I2C\\_ADDR 0x1A](#)

### Enumeration Type Documentation

84.4.1 [enum wm8960\\_module\\_t](#)

#### Enumerator

*kWM8960\_ModuleADC* ADC module in WM8960.  
*kWM8960\_ModuleDAC* DAC module in WM8960.  
*kWM8960\_ModuleVREF* VREF module.  
*kWM8960\_ModuleHP* Headphone.  
*kWM8960\_ModuleMICB* Mic bias.  
*kWM8960\_ModuleMIC* Input Mic.  
*kWM8960\_ModuleLineIn* Analog in PGA.  
*kWM8960\_ModuleLineOut* Line out module.  
*kWM8960\_ModuleSpeaker* Speaker module.  
*kWM8960\_ModuleOMIX* Output mixer.

### 84.4.2 anonymous enum

Enumerator

*kWM8960\_HeadphoneLeft* wm8960 headphone left channel  
*kWM8960\_HeadphoneRight* wm8960 headphone right channel  
*kWM8960\_SpeakerLeft* wm8960 speaker left channel  
*kWM8960\_SpeakerRight* wm8960 speaker right channel

### 84.4.3 enum wm8960\_play\_source\_t

Enumerator

*kWM8960\_PlaySourcePGA* wm8960 play source PGA  
*kWM8960\_PlaySourceInput* wm8960 play source Input  
*kWM8960\_PlaySourceDAC* wm8960 play source DAC

### 84.4.4 enum wm8960\_route\_t

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

Enumerator

*kWM8960\_RouteBypass* LINEIN->Headphone.  
*kWM8960\_RoutePlayback* I2SIN->DAC->Headphone.  
*kWM8960\_RoutePlaybackandRecord* I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.  
*kWM8960\_RouteRecord* LINEIN->ADC->I2SOUT.

### 84.4.5 enum wm8960\_protocol\_t

WM8960 only supports I2S format and PCM format.

Enumerator

*kWM8960\_BusI2S* I2S type.  
*kWM8960\_BusLeftJustified* Left justified mode.  
*kWM8960\_BusRightJustified* Right justified mode.  
*kWM8960\_BusPCMA* PCM A mode.  
*kWM8960\_BusPCMB* PCM B mode.



### 84.4.6 enum wm8960\_input\_t

Enumerator

*kWM8960\_InputClosed* Input device is closed.

*kWM8960\_InputSingleEndedMic* Input as single ended mic, only use L/RINPUT1.

*kWM8960\_InputDifferentialMicInput2* Input as differential mic, use L/RINPUT1 and L/RINPUT2.

*kWM8960\_InputDifferentialMicInput3* Input as differential mic, use L/RINPUT1 and L/RINPUT3.

*kWM8960\_InputLineINPUT2* Input as line input, only use L/RINPUT2.

*kWM8960\_InputLineINPUT3* Input as line input, only use L/RINPUT3.

### 84.4.7 anonymous enum

Enumerator

*kWM8960\_AudioSampleRate8KHz* Sample rate 8000 Hz.

*kWM8960\_AudioSampleRate11025Hz* Sample rate 11025 Hz.

*kWM8960\_AudioSampleRate12KHz* Sample rate 12000 Hz.

*kWM8960\_AudioSampleRate16KHz* Sample rate 16000 Hz.

*kWM8960\_AudioSampleRate22050Hz* Sample rate 22050 Hz.

*kWM8960\_AudioSampleRate24KHz* Sample rate 24000 Hz.

*kWM8960\_AudioSampleRate32KHz* Sample rate 32000 Hz.

*kWM8960\_AudioSampleRate44100Hz* Sample rate 44100 Hz.

*kWM8960\_AudioSampleRate48KHz* Sample rate 48000 Hz.

*kWM8960\_AudioSampleRate96KHz* Sample rate 96000 Hz.

*kWM8960\_AudioSampleRate192KHz* Sample rate 192000 Hz.

*kWM8960\_AudioSampleRate384KHz* Sample rate 384000 Hz.

### 84.4.8 anonymous enum

Enumerator

*kWM8960\_AudioBitWidth16bit* audio bit width 16

*kWM8960\_AudioBitWidth20bit* audio bit width 20

*kWM8960\_AudioBitWidth24bit* audio bit width 24

*kWM8960\_AudioBitWidth32bit* audio bit width 32

## Function Documentation

### 84.5.1 `status_t WM8960_Init ( wm8960_handle_t * handle, const wm8960_config_t * config )`

The second parameter is NULL to WM8960 in this version. If users want to change the settings, they have to use `wm8960_write_reg()` or `wm8960_modify_reg()` to set the register value of WM8960. Note: If the `codec_config` is NULL, it would initialize WM8960 using default settings. The default setting: `codec_config->route = kWM8960_RoutePlaybackandRecord` `codec_config->bus = kWM8960_BusI2S` `codec_config->master = slave`

Parameters

<i>handle</i>	WM8960 handle structure.
<i>config</i>	WM8960 configuration structure.

### 84.5.2 `status_t WM8960_Deinit ( wm8960_handle_t * handle )`

This function close all modules in WM8960 to save power.

Parameters

<i>handle</i>	WM8960 handle structure pointer.
---------------	----------------------------------

### 84.5.3 `status_t WM8960_SetDataRoute ( wm8960_handle_t * handle, wm8960_route_t route )`

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules. Note: If a new route is set, the previous route would not work.

Parameters

<i>handle</i>	WM8960 handle structure.
<i>route</i>	Audio data route in WM8960.

### 84.5.4 `status_t WM8960_SetLeftInput ( wm8960_handle_t * handle, wm8960_input_t input )`

## Parameters

<i>handle</i>	WM8960 handle structure.
<i>input</i>	Audio input source.

#### 84.5.5 **status\_t WM8960\_SetRightInput ( wm8960\_handle\_t \* *handle*, wm8960\_input\_t *input* )**

## Parameters

<i>handle</i>	WM8960 handle structure.
<i>input</i>	Audio input source.

#### 84.5.6 **status\_t WM8960\_SetProtocol ( wm8960\_handle\_t \* *handle*, wm8960\_protocol\_t *protocol* )**

WM8960 only supports I2S, left justified, right justified, PCM A, PCM B format.

## Parameters

<i>handle</i>	WM8960 handle structure.
<i>protocol</i>	Audio data transfer protocol.

#### 84.5.7 **void WM8960\_SetMasterSlave ( wm8960\_handle\_t \* *handle*, bool *master* )**

## Parameters

<i>handle</i>	WM8960 handle structure.
<i>master</i>	1 represent master, 0 represent slave.

#### 84.5.8 **status\_t WM8960\_SetVolume ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module*, uint32\_t *volume* )**

This function would set the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Module:kWM8960\_ModuleADC, volume range value: 0 is mute, 1-255 is -97db to 30db Module:kWM8960\_ModuleDAC, volume range value: 0 is mute, 1-255 is -127db to 0db Module:kWM8960\_ModuleHP, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db Module:kWM8960\_ModuleLineIn, volume range value: 0 - 0x3F is -17.25db to 30db Module:kWM8960\_ModuleSpeaker, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Module to set volume, it can be ADC, DAC, Headphone and so on.
<i>volume</i>	Volume value need to be set.

#### 84.5.9 uint32\_t WM8960\_GetVolume ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module* )

This function gets the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Module to set volume, it can be ADC, DAC, Headphone and so on.

Returns

Volume value of the module.

#### 84.5.10 status\_t WM8960\_SetMute ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module*, bool *isEnabled* )

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Modules need to be mute.

<i>isEnabled</i>	Mute or unmute, 1 represent mute.
------------------	-----------------------------------

**84.5.11** `status_t WM8960_SetModule ( wm8960_handle_t * handle,  
wm8960_module_t module, bool isEnabled )`

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Module expected to enable.
<i>isEnabled</i>	Enable or disable moudles.

**84.5.12** `status_t WM8960_SetPlay ( wm8960_handle_t * handle, uint32_t  
playSource )`

Parameters

<i>handle</i>	WM8960 handle structure.
<i>playSource</i>	play source , can be a value combine of kWM8960_ModuleHeadphoneSourcePGA, kWM8960_ModuleHeadphoneSourceDAC, kWM8960_ModulePlaySourceInput, kWM8960_ModulePlayMonoRight, kWM8960_ModulePlayMonoLeft.

Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

**84.5.13** `status_t WM8960_ConfigDataFormat ( wm8960_handle_t * handle,  
uint32_t sysclk, uint32_t sample_rate, uint32_t bits )`

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	WM8960 handle structure pointer.
<i>sysclk</i>	system clock of the codec which can be generated by MCLK or PLL output.
<i>sample_rate</i>	Sample rate of audio file running in WM8960. WM8960 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (WM8960 only supports 16bit, 20bit, 24bit and 32 bit in HW).

#### 84.5.14 **status\_t WM8960\_SetJackDetect ( wm8960\_handle\_t \* *handle*, bool *isEnabled* )**

Parameters

<i>handle</i>	WM8960 handle structure.
<i>isEnabled</i>	Enable or disable moudles.

#### 84.5.15 **status\_t WM8960\_WriteReg ( wm8960\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t *val* )**

Parameters

<i>handle</i>	WM8960 handle structure.
<i>reg</i>	The register address in WM8960.
<i>val</i>	Value needs to write into the register.

#### 84.5.16 **status\_t WM8960\_ReadReg ( uint8\_t *reg*, uint16\_t \* *val* )**

Parameters

<i>reg</i>	The register address in WM8960.
<i>val</i>	Value written to.

#### 84.5.17 **status\_t WM8960\_ModifyReg ( wm8960\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t *mask*, uint16\_t *val* )**

## Parameters

<i>handle</i>	WM8960 handle structure.
<i>reg</i>	The register address in WM8960.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## Chapter 85

# Serial\_Manager

### Overview

### Data Structures

- struct [serial\\_manager\\_config\\_t](#)  
*serial manager config structure [More...](#)*
- struct [serial\\_manager\\_callback\\_message\\_t](#)  
*Callback message structure. [More...](#)*

### Macros

- #define [SERIAL\\_MANAGER\\_NON\\_BLOCKING\\_MODE](#) (0U)  
*Enable or disable serial manager non-blocking mode (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_UART](#) (0U)  
*Enable or disable uart port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_USBCDC](#) (0U)  
*Enable or disable USB CDC port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_SWO](#) (0U)  
*Enable or disable SWO port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_VIRTUAL](#) (0U)  
*Enable or disable USB CDC virtual port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_RPMSG](#) (0U)  
*Enable or disable rPMSG port (1 - enable, 0 - disable)*
- #define [SERIAL\\_MANAGER\\_TASK\\_HANDLE\\_TX](#) (0U)  
*Enable or disable SerialManager\_Task() handle TX to prevent recursive calling.*
- #define [SERIAL\\_MANAGER\\_TIME\\_DELAY\\_DEFAULT\\_VALUE](#) (1U)  
*Set the default delay time in ms used by SerialManager\_TimeDelay().*
- #define [SERIAL\\_MANAGER\\_TASK\\_HANDLE\\_RX\\_AVAILABLE\\_NOTIFY](#) (0U)  
*Enable or disable SerialManager\_Task() handle RX data available notify.*
- #define [SERIAL\\_MANAGER\\_WRITE\\_HANDLE\\_SIZE](#) (4U)  
*Set serial manager write handle size.*
- #define [SERIAL\\_MANAGER\\_HANDLE\\_SIZE](#) (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 12U)  
*SERIAL\_PORT\_UART\_HANDLE\_SIZE/SERIAL\_PORT\_USB\_CDC\_HANDLE\_SIZE + serial manager dedicated size.*
- #define [SERIAL\\_MANAGER\\_HANDLE\\_DEFINE](#)(name) uint32\_t name[(([SERIAL\\_MANAGER\\_HANDLE\\_SIZE](#) + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]  
*Defines the serial manager handle.*
- #define [SERIAL\\_MANAGER\\_WRITE\\_HANDLE\\_DEFINE](#)(name) uint32\_t name[(([SERIAL\\_MANAGER\\_WRITE\\_HANDLE\\_SIZE](#) + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]  
*Defines the serial manager write handle.*
- #define [SERIAL\\_MANAGER\\_READ\\_HANDLE\\_DEFINE](#)(name) uint32\_t name[(([SERIAL\\_MANAGER\\_READ\\_HANDLE\\_SIZE](#) + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]  
*Defines the serial manager read handle.*



- #define `SERIAL_MANAGER_USE_COMMON_TASK` (0U)  
*Macro to determine whether use common task.*
- #define `SERIAL_MANAGER_TASK_PRIORITY` (2U)  
*Macro to set serial manager task priority.*
- #define `SERIAL_MANAGER_TASK_STACK_SIZE` (1000U)  
*Macro to set serial manager task stack size.*

## Typedefs

- typedef void \* `serial_handle_t`  
*The handle of the serial manager module.*
- typedef void \* `serial_write_handle_t`  
*The write handle of the serial manager module.*
- typedef void \* `serial_read_handle_t`  
*The read handle of the serial manager module.*
- typedef void(\* `serial_manager_callback_t` )(void \*callbackParam, `serial_manager_callback_message_t` \*message, `serial_manager_status_t` status)  
*callback function*

## Enumerations

- enum `serial_port_type_t` {  
    `kSerialPort_Uart` = 1U,  
    `kSerialPort_UsbCdc`,  
    `kSerialPort_Swo`,  
    `kSerialPort_Virtual`,  
    `kSerialPort_Rpmsg` }  
*serial port type*
- enum `serial_manager_type_t` {  
    `kSerialManager_NonBlocking` = 0x0U,  
    `kSerialManager_Blocking` = 0x8F41U }  
*serial manager type*
- enum `serial_manager_status_t` {  
    `kStatus_SerialManager_Success` = `kStatus_Success`,  
    `kStatus_SerialManager_Error` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1)`,  
    `kStatus_SerialManager_Busy` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2)`,  
    `kStatus_SerialManager_Notify` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3)`,  
    `kStatus_SerialManager_Canceled`,  
    `kStatus_SerialManager_HandleConflict` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 5)`,  
    `kStatus_SerialManager_RingBufferOverflow`,  
    `kStatus_SerialManager_NotConnected` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 7)` }  
*serial manager error code*

## Functions

- [serial\\_manager\\_status\\_t SerialManager\\_Init](#) ([serial\\_handle\\_t](#) serialHandle, const [serial\\_manager\\_config\\_t](#) \*config)  
*Initializes a serial manager module with the serial manager handle and the user configuration structure.*
- [serial\\_manager\\_status\\_t SerialManager\\_Deinit](#) ([serial\\_handle\\_t](#) serialHandle)  
*De-initializes the serial manager module instance.*
- [serial\\_manager\\_status\\_t SerialManager\\_OpenWriteHandle](#) ([serial\\_handle\\_t](#) serialHandle, [serial\\_write\\_handle\\_t](#) writeHandle)  
*Opens a writing handle for the serial manager module.*
- [serial\\_manager\\_status\\_t SerialManager\\_CloseWriteHandle](#) ([serial\\_write\\_handle\\_t](#) writeHandle)  
*Closes a writing handle for the serial manager module.*
- [serial\\_manager\\_status\\_t SerialManager\\_OpenReadHandle](#) ([serial\\_handle\\_t](#) serialHandle, [serial\\_read\\_handle\\_t](#) readHandle)  
*Opens a reading handle for the serial manager module.*
- [serial\\_manager\\_status\\_t SerialManager\\_CloseReadHandle](#) ([serial\\_read\\_handle\\_t](#) readHandle)  
*Closes a reading for the serial manager module.*
- [serial\\_manager\\_status\\_t SerialManager\\_WriteBlocking](#) ([serial\\_write\\_handle\\_t](#) writeHandle, [uint8\\_t](#) \*buffer, [uint32\\_t](#) length)  
*Transmits data with the blocking mode.*
- [serial\\_manager\\_status\\_t SerialManager\\_ReadBlocking](#) ([serial\\_read\\_handle\\_t](#) readHandle, [uint8\\_t](#) \*buffer, [uint32\\_t](#) length)  
*Reads data with the blocking mode.*
- [serial\\_manager\\_status\\_t SerialManager\\_EnterLowpower](#) ([serial\\_handle\\_t](#) serialHandle)  
*Prepares to enter low power consumption.*
- [serial\\_manager\\_status\\_t SerialManager\\_ExitLowpower](#) ([serial\\_handle\\_t](#) serialHandle)  
*Restores from low power consumption.*

## Data Structure Documentation

### 85.2.1 struct serial\_manager\_config\_t

#### Data Fields

- [uint8\\_t](#) \* [ringBuffer](#)  
*Ring buffer address, it is used to buffer data received by the hardware.*
- [uint32\\_t](#) [ringBufferSize](#)  
*The size of the ring buffer.*
- [serial\\_port\\_type\\_t](#) type  
*Serial port type.*
- [serial\\_manager\\_type\\_t](#) blockType  
*Serial manager port type.*
- void \* [portConfig](#)  
*Serial port configuration.*

#### 85.2.1.0.0.67 Field Documentation

##### 85.2.1.0.0.67.1 [uint8\\_t](#)\* [serial\\_manager\\_config\\_t::ringBuffer](#)

Besides, the memory space cannot be free during the lifetime of the serial manager module.

## 85.2.2 struct serial\_manager\_callback\_message\_t

### Data Fields

- uint8\_t \* [buffer](#)  
*Transferred buffer.*
- uint32\_t [length](#)  
*Transferred data length.*

## Macro Definition Documentation

### 85.3.1 #define SERIAL\_MANAGER\_TIME\_DELAY\_DEFAULT\_VALUE (1U)

### 85.3.2 #define SERIAL\_MANAGER\_HANDLE\_SIZE (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 12U)

Definition of serial manager handle size.

### 85.3.3 #define SERIAL\_MANAGER\_HANDLE\_DEFINE( *name* ) uint32\_t name[(((SERIAL\_MANAGER\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t)))]

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial\_handle\_t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

```
* SERIAL_MANAGER_HANDLE_DEFINE(serialManagerHandle);
*
```

#### Parameters

<i>name</i>	The name string of the serial manager handle.
-------------	---

### 85.3.4 #define SERIAL\_MANAGER\_WRITE\_HANDLE\_DEFINE( *name* ) uint32\_t name[(((SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t)))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial\_write\_handle\_t)name" to get the serial manager write handle.

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE(serialManagerwriteHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager write handle.
-------------	---

**85.3.5 #define SERIAL\_MANAGER\_READ\_HANDLE\_DEFINE( *name* ) uint32\_t name[(((SERIAL\_MANAGER\_READ\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]**

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial\_read\_handle\_ \_t)name" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

```
* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager read handle.
-------------	--

**85.3.6 #define SERIAL\_MANAGER\_USE\_COMMON\_TASK (0U)**

**85.3.7 #define SERIAL\_MANAGER\_TASK\_PRIORITY (2U)**

**85.3.8 #define SERIAL\_MANAGER\_TASK\_STACK\_SIZE (1000U)**

## Enumeration Type Documentation

**85.4.1 enum serial\_port\_type\_t**

Enumerator

*kSerialPort\_Uart* Serial port UART.

*kSerialPort\_UsbCdc* Serial port USB CDC.

*kSerialPort\_Swo* Serial port SWO.

*kSerialPort\_Virtual* Serial port Virtual.

*kSerialPort\_Rpmsg* Serial port RPMSG.

### 85.4.2 enum serial\_manager\_type\_t

Enumerator

*kSerialManager\_NonBlocking* None blocking handle.

*kSerialManager\_Blocking* Blocking handle.

### 85.4.3 enum serial\_manager\_status\_t

Enumerator

*kStatus\_SerialManager\_Success* Success.

*kStatus\_SerialManager\_Error* Failed.

*kStatus\_SerialManager\_Busy* Busy.

*kStatus\_SerialManager\_Notify* Ring buffer is not empty.

*kStatus\_SerialManager\_Canceled* the non-blocking request is canceled

*kStatus\_SerialManager\_HandleConflict* The handle is opened.

*kStatus\_SerialManager\_RingBufferOverflow* The ring buffer is overflowed.

*kStatus\_SerialManager\_NotConnected* The host is not connected.

## Function Documentation

### 85.5.1 serial\_manager\_status\_t SerialManager\_Init ( serial\_handle\_t serialHandle, const serial\_manager\_config\_t \* config )

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size [SERIAL\\_MANAGER\\_HANDLE\\_SIZE](#) allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc), USB CDC and swo. Please refer to [serial\\_port\\_type\\_t](#) for serial port setting. These three types can be set by using [serial\\_manager\\_config\\_t](#).

Example below shows how to use this API to configure the Serial Manager. For UART,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_uart_config_t uartConfig;
* config.type = kSerialPort_Uart;
```

```

*  config.ringBuffer = &s_ringBuffer[0];
*  config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
*  uartConfig.instance = 0;
*  uartConfig.clockRate = 24000000;
*  uartConfig.baudRate = 115200;
*  uartConfig.parityMode = kSerialManager_UartParityDisabled;
*  uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
*  uartConfig.enableRx = 1;
*  uartConfig.enableTx = 1;
*  uartConfig.enableRxRTS = 0;
*  uartConfig.enableTxCTS = 0;
*  config.portConfig = &uartConfig;
*  SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*

```

For USB CDC,

```

*  #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
*  static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
*  static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
*  serial_manager_config_t config;
*  serial_port_usb_cdc_config_t usbCdcConfig;
*  config.type = kSerialPort_UsbCdc;
*  config.ringBuffer = &s_ringBuffer[0];
*  config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
*  usbCdcConfig.controllerIndex =
*      kSerialManager_UsbControllerKhci0;
*  config.portConfig = &usbCdcConfig;
*  SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*

```

### Parameters

<i>serialHandle</i>	Pointer to point to a memory space of size <a href="#">SERIAL_MANAGER_HANDLE_SIZE</a> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SERIAL_MANAGER_HANDLE_DEFINE(serialHandle)</a> ; or <code>uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>config</i>	Pointer to user-defined configuration structure.

### Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
------------------------------------	--------------------

<i>kStatus_SerialManager_Success</i>	The Serial Manager module initialization succeed.
--------------------------------------	---

### 85.5.2 serial\_manager\_status\_t SerialManager\_Deinit ( serial\_handle\_t serialHandle )

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return kStatus\_SerialManager\_Busy.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	---

Return values

<i>kStatus_SerialManager_Success</i>	The serial manager de-initialization succeed.
<i>kStatus_SerialManager_Busy</i>	Opened reading or writing handle is not closed.

### 85.5.3 serial\_manager\_status\_t SerialManager\_OpenWriteHandle ( serial\_handle\_t serialHandle, serial\_write\_handle\_t writeHandle )

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling [SerialManager\\_OpenWriteHandle](#). Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>writeHandle</i>	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle)</a> ; or <code>uint32_t writeHandle[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>

Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_HandleConflict</i>	The writing handle was opened.
<i>kStatus_SerialManager_Success</i>	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

```
*  static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
*  static uint8_t s_nonBlockingWelcome1[] = "This is non-blocking writing log for task1!\r\n";
*  SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*      , (serial_write_handle_t)s_serialWriteHandle1);
*  SerialManager_InstallTxCallback((serial_write_handle_t)s_serialWriteHandle1,
*      Task1_SerialManagerTxCallback,
*      s_serialWriteHandle1);
*  SerialManager_WriteNonBlocking((serial_write_handle_t)s_serialWriteHandle1,
*      s_nonBlockingWelcome1,
*      sizeof(s_nonBlockingWelcome1) - 1U);
*
```

For task 2,

```
*  static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
*  static uint8_t s_nonBlockingWelcome2[] = "This is non-blocking writing log for task2!\r\n";
*  SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*      , (serial_write_handle_t)s_serialWriteHandle2);
*  SerialManager_InstallTxCallback((serial_write_handle_t)s_serialWriteHandle2,
*      Task2_SerialManagerTxCallback,
*      s_serialWriteHandle2);
*  SerialManager_WriteNonBlocking((serial_write_handle_t)s_serialWriteHandle2,
*      s_nonBlockingWelcome2,
*      sizeof(s_nonBlockingWelcome2) - 1U);
*
```

#### 85.5.4 serial\_manager\_status\_t SerialManager\_CloseWriteHandle ( serial\_write\_handle\_t writeHandle )

This function Closes a writing handle for the serial manager module.

Parameters

<i>writeHandle</i>	The serial manager module writing handle pointer.
--------------------	---



## Return values

<i>kStatus_SerialManager_Success</i>	The writing handle is closed.
--------------------------------------	-------------------------------

### 85.5.5 serial\_manager\_status\_t SerialManager\_OpenReadHandle ( serial\_handle\_t serialHandle, serial\_read\_handle\_t readHandle )

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code `kStatus_SerialManager_Busy` would be returned when the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>readHandle</i>	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SERIAL_MANAGER_READ_HANDLE_DEFINE(readHandle)</a> ; or <code>uint32_t readHandle[(((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]</code> ;

## Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_Success</i>	The reading handle is opened.
<i>kStatus_SerialManager_Busy</i>	Previous reading handle is not closed.

Example below shows how to use this API to read data.

```
*  static SERIAL_MANAGER_READ_HANDLE_DEFINE(s_serialReadHandle);
*  SerialManager_OpenReadHandle((serial_handle_t)serialHandle,
*    (serial_read_handle_t)s_serialReadHandle);
*  static uint8_t s_nonBlockingBuffer[64];
*  SerialManager_InstallRxCallback((serial_read_handle_t)s_serialReadHandle,
*    APP_SerialManagerRxCallback,
*    s_serialReadHandle);
*  SerialManager_ReadNonBlocking((serial_read_handle_t)s_serialReadHandle,
*    s_nonBlockingBuffer,
*    sizeof(s_nonBlockingBuffer));
*
```

### 85.5.6 serial\_manager\_status\_t SerialManager\_CloseReadHandle ( serial\_read\_handle\_t *readHandle* )

This function Closes a reading for the serial manager module.

## Parameters

<i>readHandle</i>	The serial manager module reading handle pointer.
-------------------	---

## Return values

<i>kStatus_SerialManager_Success</i>	The reading handle is closed.
--------------------------------------	-------------------------------

### 85.5.7 serial\_manager\_status\_t SerialManager\_WriteBlocking ( serial- \_write\_handle\_t writeHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

## Note

The function [SerialManager\\_WriteBlocking](#) and the function `SerialManager_WriteNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelWriting` cannot be used to abort the transmission of this function.

## Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

## Return values

<i>kStatus_SerialManager_Success</i>	Successfully sent all data.
<i>kStatus_SerialManager_Busy</i>	Previous transmission still not finished; data not all sent yet.

<i>kStatus_SerialManager_Error</i>	An error occurred.
------------------------------------	--------------------

### 85.5.8 serial\_manager\_status\_t SerialManager\_ReadBlocking ( serial\_read\_handle\_t readHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

#### Note

The function [SerialManager\\_ReadBlocking](#) and the function `SerialManager_ReadNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelReading` cannot be used to abort the transmission of this function.

#### Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.

#### Return values

<i>kStatus_SerialManager_Success</i>	Successfully received all data.
<i>kStatus_SerialManager_Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_Error</i>	An error occurred.

### 85.5.9 serial\_manager\_status\_t SerialManager\_EnterLowpower ( serial\_handle\_t serialHandle )

This function is used to prepare to enter low power consumption.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	---

## Return values

<i>kStatus_SerialManager_Success</i>	Successful operation.
--------------------------------------	-----------------------

### 85.5.10 **serial\_manager\_status\_t** SerialManager\_ExitLowpower ( **serial\_handle\_t** *serialHandle* )

This function is used to restore from low power consumption.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	---

## Return values

<i>kStatus_SerialManager_Success</i>	Successful operation.
--------------------------------------	-----------------------

## Chapter 86

### Serial\_port\_swo

#### Overview

#### Data Structures

- struct [serial\\_port\\_swo\\_config\\_t](#)  
*serial port swo config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_SWO\\_HANDLE\\_SIZE](#) (12U)  
*serial port swo handle size*

#### Enumerations

- enum [serial\\_port\\_swo\\_protocol\\_t](#) {  
    [kSerialManager\\_SwoProtocolManchester](#) = 1U,  
    [kSerialManager\\_SwoProtocolNrz](#) = 2U }  
*serial port swo protocol*

#### Data Structure Documentation

##### 86.2.1 struct serial\_port\_swo\_config\_t

#### Data Fields

- uint32\_t [clockRate](#)  
*clock rate*
- uint32\_t [baudRate](#)  
*baud rate*
- uint32\_t [port](#)  
*Port used to transfer data.*
- [serial\\_port\\_swo\\_protocol\\_t](#) [protocol](#)  
*SWO protocol.*

#### Enumeration Type Documentation

##### 86.3.1 enum serial\_port\_swo\_protocol\_t

#### Enumerator

***kSerialManager\_SwoProtocolManchester*** SWO Manchester protocol.  
***kSerialManager\_SwoProtocolNrz*** SWO UART/NRZ protocol.

## Chapter 87

### Serial\_port\_uart

#### Overview

#### Macros

- #define [SERIAL\\_PORT\\_UART\\_HANDLE\\_SIZE](#) (HAL\_UART\_HANDLE\_SIZE)  
*serial port uart handle size*
- #define [SERIAL\\_USE\\_CONFIGURE\\_STRUCTURE](#) (0U)  
*Enable or disable the configure structure pointer.*

#### Enumerations

- enum [serial\\_port\\_uart\\_parity\\_mode\\_t](#) {  
    [kSerialManager\\_UartParityDisabled](#) = 0x0U,  
    [kSerialManager\\_UartParityEven](#) = 0x1U,  
    [kSerialManager\\_UartParityOdd](#) = 0x2U }  
*serial port uart parity mode*
- enum [serial\\_port\\_uart\\_stop\\_bit\\_count\\_t](#) {  
    [kSerialManager\\_UartOneStopBit](#) = 0U,  
    [kSerialManager\\_UartTwoStopBit](#) = 1U }  
*serial port uart stop bit count*

#### Enumeration Type Documentation

##### 87.2.1 enum serial\_port\_uart\_parity\_mode\_t

Enumerator

***kSerialManager\_UartParityDisabled*** Parity disabled.  
***kSerialManager\_UartParityEven*** Parity even enabled.  
***kSerialManager\_UartParityOdd*** Parity odd enabled.

##### 87.2.2 enum serial\_port\_uart\_stop\_bit\_count\_t

Enumerator

***kSerialManager\_UartOneStopBit*** One stop bit.  
***kSerialManager\_UartTwoStopBit*** Two stop bits.

## Chapter 88

### Serial\_port\_usb

#### Overview

#### Data Structures

- struct [serial\\_port\\_usb\\_cdc\\_config\\_t](#)  
*serial port usb config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_USB\\_CDC\\_HANDLE\\_SIZE](#) (72U)  
*serial port usb handle size*
- #define [USB\\_DEVICE\\_INTERRUPT\\_PRIORITY](#) (3U)  
*USB interrupt priority.*

#### Enumerations

- enum [serial\\_port\\_usb\\_cdc\\_controller\\_index\\_t](#) {  
    [kSerialManager\\_UsbControllerKhci0](#) = 0U,  
    [kSerialManager\\_UsbControllerKhci1](#) = 1U,  
    [kSerialManager\\_UsbControllerEhci0](#) = 2U,  
    [kSerialManager\\_UsbControllerEhci1](#) = 3U,  
    [kSerialManager\\_UsbControllerLpcIp3511Fs0](#) = 4U,  
    [kSerialManager\\_UsbControllerLpcIp3511Fs1](#) = 5U,  
    [kSerialManager\\_UsbControllerLpcIp3511Hs0](#) = 6U,  
    [kSerialManager\\_UsbControllerLpcIp3511Hs1](#) = 7U,  
    [kSerialManager\\_UsbControllerOhci0](#) = 8U,  
    [kSerialManager\\_UsbControllerOhci1](#) = 9U,  
    [kSerialManager\\_UsbControllerIp3516Hs0](#) = 10U,  
    [kSerialManager\\_UsbControllerIp3516Hs1](#) = 11U }  
*USB controller ID.*

#### Data Structure Documentation

##### 88.2.1 struct serial\_port\_usb\_cdc\_config\_t

#### Data Fields

- [serial\\_port\\_usb\\_cdc\\_controller\\_index\\_t controllerIndex](#)  
*controller index*



## Enumeration Type Documentation

### 88.3.1 enum serial\_port\_usb\_cdc\_controller\_index\_t

Enumerator

***kSerialManager\_UsbControllerKhci0*** KHCI 0U.

***kSerialManager\_UsbControllerKhci1*** KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerEhci0*** EHCI 0U.

***kSerialManager\_UsbControllerEhci1*** EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerLpcIp3511Fs0*** LPC USB IP3511 FS controller 0.

***kSerialManager\_UsbControllerLpcIp3511Fs1*** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerLpcIp3511Hs0*** LPC USB IP3511 HS controller 0.

***kSerialManager\_UsbControllerLpcIp3511Hs1*** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerOhci0*** OHCI 0U.

***kSerialManager\_UsbControllerOhci1*** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerIp3516Hs0*** IP3516HS 0U.

***kSerialManager\_UsbControllerIp3516Hs1*** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

## Chapter 89

### Data Structure Documentation

#### 89.0.2 codec\_i2c\_config\_t Struct Reference

CODEC I2C configurations structure.

```
#include <fsl_codec_i2c.h>
```

##### Data Fields

- uint32\_t [codecI2CInstance](#)  
*i2c bus instance*
- uint32\_t [codecI2CSourceClock](#)  
*i2c bus source clock frequency*

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:  
[nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.