



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 0/13
------------------------------	--	---------------	-------------------------------------	-------------------

1. Title:

0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC

2. Purpose:

This document is intended to be a release note for the users who adopt SMIC 0.18um Logic & Mix-signal 1.8V/3.3V Design Rule check (DRC) runset of Calibre DRC for Design Rule Checking for their design reference.

3. Scope:

This document presents the latest information about Calibre DRC runset for SMIC 0.18um Logic & Mix-signal 1.8V/3.3V Design Rule.

DRC runset is validated with Calibre version 2016.3_19.12

4. Nomenclature:

DRC runset Design Rule Check runset

5. Reference:

This document and the Calibre runset are based on Design Rule:

TD-LO18-DR-2001 (Doc. Rev: 12; Tech Dev Rev: 1.19_REV1)

0.18um Logic & Mix-signal 1.8V/3.3V Design Rule

6. Responsibility:

Design Service/PDK Division/Physical Verification/DRC&Dummy Deck

7. DRC option setting

There are 2 DRC decks in attached package.

For main rules:

SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.drc

For antenna rules:

SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.ant

7.1 Option setting for DRC deck check

a. There are 4 kinds of metal level option in "Choice 1" for main rules and antenna rules. DRC deck checks the metal_option "6" for 6 level metal and top_metal "MT" by default.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 1/13
------------------------------	--	---------------	-------------------------------------	-------------------

There are 4 kinds of top metal option for main rules and antenna rules. DRC checks the top_metal “MT” for normal top metal option.

Main rules:

```
#=====
#                               Choice 1: For Metal Option                               #
#-----#
# Note 1: This rule file support 1P6M, 1P5M, 1P4M and 1P3M process Calibre DRC check.
# Note 2: Below switches are for users, please set them based on the chip design.
# Note 3: Default check 1P6M, M6 as top metal and follow normal top metal rule('MT').

set metal_counts 6

; #----- Total metal counts -----
; #Valid value is { 6, 5, 4, 3 }.
; #For 1P6M process, "metal_counts = 6".
; #For 1P5M process, "metal_counts = 5".
; #For 1P4M process, "metal_counts = 4".
; #For 1P3M process, "metal_counts = 3".

set top_metal MT

; #----- Top metal option -----
; #Valid value is { MT, MTT, MTT1, MTT2 }. Default check "MT"
; #For normal thick top metal process, please set to "MT".
; #For 2um thick top metal process, please set to "MTT".
; #For 3.3um thick top metal process, please set to "MTT1".
; #For 4um thick top metal process, please set to "MTT2".
```

Antenna rules:

```
#=====
#                               Choice 1: For Metal Option                               #
#-----#
# Note 1: This rule file support 1P6M, 1P5M, 1P4M and 1P3M process Calibre Antenna check.
# Note 2: Below switches are for users, please set them based on the chip design.
# Note 3: Default check 1P6M, M6 as top metal and follow normal top metal rule('MT').

set metal_counts 6

; #----- Total metal counts -----
; #Valid value is { 6, 5, 4, 3 }.
; #For 1P6M process, "metal_counts = 6".
; #For 1P5M process, "metal_counts = 5".
; #For 1P4M process, "metal_counts = 4".
; #For 1P3M process, "metal_counts = 3".

set top_metal MT

; #----- Top metal option -----
; #Valid value is { MT, MTT, MTT1, MTT2 }. Default check "MT"
; #For 0.9825 um thick top metal process, please set to "MT".
; #For 2.200 um thick top metal process, please set to "MTT".
; #For 3.410 um thick top metal process, please set to "MTT1".
; #For 4.110 um thick top metal process, please set to "MTT2".
```

b. Please follow DR to turn on or turn off the switch in “Choice 2 : for 0.153um shrink” , "Choice 3: for

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 2/13
------------------------------	--	---------------	-------------------------------------	-------------------

recommended rules", "Choice 4: for guideline rules", "Choice 5: For ESD1_A option Rules", "Choice 6: For ESD1_B option Rules", "Choice 7: for Latch up rules", and "Choice 8: For density check Rule" in main rules' DRC deck.

```
#=====#
#                                     Choice 2: For 0.153um Shrink                                     #
#-----#
# Note 4: This option is for 0.153 shrink NW_2c_R, Mn_5a_R (inter-metal) and MT_4a_R rules.
set NM_space_check 180
                                     ; #-----#
                                     ; #For 0.180um, please set to "180". Default set to "180".
                                     ; #For 0.153um shrink, please set to "153".

set 153_shrink_check NO
                                     ; #-----For 0.153um shrink, turn_off by default-----
                                     ; #Setting-enable only when "NW_space_check" switched to "153".

#-----#
#                                     Choice 3: For Recommended Rule                                     #
#-----#
# Note 5: Recommended to make some useful choices to speed DRC running time.

VERBATIM {
#DEFINE OPEN_RECOMMENDED_DEFAULT_OFF NO    /*; The valid value is: {YES,NO}
/*; #-Recommended rules a: turn-off ("NO") by default for below rules.
/*; #AA_13_R,DG_6_R,DG_7_R,GT_15_R,HRP_1_R,MIM_9_R,MIM_15a_R,MIM_18_R
/*; #MT_6a_R,MTT_7b_R,MTT1_7b_R,MTT2_7b_R,Mn_7a_R;
/*; #MT_1a_R,MTT_1a_R,MTT1_1a_R,MTT2_1a_R,Mn-1_1a_R('n-1'=1~5);
/*; #M1_4a_R, M1_4b_R, Mn_4a_R, Mn_4b_R (n=1~5);
/*; #Vn_7_R (n=1~5);
/*; #GPR (Poly-resistor rules), GRESAA (AA-resistor rules).
/*; #GEFU E-FUSE guidelines,GPI Polyimide guideline.
/*; #GMIMDMY MIM guidelines,GFUSE Metal fuse guidelines.
/*; #NR_10_R, DNW_12_R and GT_16_R.

#DEFINE OPEN_RECOMMENDED_DEFAULT_ON YES    /*; The valid value is: {YES,NO}
/*; #-Recommended rules b: turn-on ("YES") by default for below rules.
/*; #MIM_6_R,NR_9_R,DUP pad guidelines,LOGO design guidelines,Metal slot guidelines.
}

#-----#
#                                     Choice 4: For Guideline Rule                                     #
#-----#
# Note 6: Guideline rule switches to make some useful choices to speed DRC running time.

VERBATIM {
#DEFINE guideline_a_check NO    /*; The valid value is: {YES,NO};
/*; #Guideline rules a: turn-off ("NO") by default for below rules.
/*; #GESD ESD guidelines;
/*; #GEFU E-FUSE guidelines,GPI Polyimide guidelines;
/*; #GMIMDMY MIM guidelines,GFUSE Metal fuse guidelines.

#DEFINE guideline_b_check YES    /*; The valid value is: {YES,NO}
/*; #Guideline rules b: turn-on ("YES") by default for below rules.
/*; #DUP pad guidelines,LOGO design guidelines,Metal slot guidelines;
/*; #Latch up guidelines.
}
```

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 3/13
------------------------------	--	---------------	-------------------------------------	-------------------

```
#=====#
#                                     Choice 5: For ESD1_A option Rule                                     #
#-----#
VERBATIM {

#DEFINE ESD1_Approach_A YES                ///; The Valid value is: {YES,NO}
                                           ///; The option is to define ESD1 option for approach_A;
                                           ///; Default value is YES.
}

#=====#
#                                     Choice 6: For ESD1_B option Rule                                     #
#-----#
VERBATIM {

#DEFINE ESD1_Approach_B NO                ///; The Valid value is: {YES,NO}
                                           ///; The option is to define ESD1 option for approach B;
                                           ///; Default value is NO.
}

#=====#
#                                     Choice 7: For Latch-up connection Rule                                     #
#-----#
VERBATIM {

#DEFINE PADTEXT_TOP YES                    ///; valid value is: {YES,NO}
                                           ///; This switch is used to control the recognition of text depth, the switch is "YES"/
                                           ///; /by default to recognize the top level text for power pad and I/O pad. It is/
                                           ///; /defined "NO" to recognize text objects from all levels of layout hierarchy

/*
This group of switches is for the power pad & I/O pad recognition of latch up rules (LU) by label.
Users can update the power and ground names here below based on their design.
Any power pad & I/O pad names can be added refer following example: VARIABLE POWER_NAME "?VDD?" "?VCC?" "?1?" "?2?"...
The default power pad names are "?VDD?" "?VCC?" "?VSS?" "?GND?"; default I/O pad name is "?I/OPAD?"
If there are less than 3 power names or less than 3 ground names needed, some of them can be set as same value.
*/

VARIABLE POWER_NAME "?VDD?" "?VCC?" "?VPP?" "?VBAT?" "?OUT?"
VARIABLE GROUND_NAME "?VSS?" "?GND?"

#DEFINE DEFINE_PAD_BY_TEXT 1                ///;valid value is: {0, 1}
                                           ///; default is 1
                                           ///; when "?VDD?","?VCC?","?VSS?","?GND?","?VPP?","?VBAT?","?OUT?" as text name
                                           ///; if value is 0, it is regarded as I/O PAD; if value is 1, it is regarded POWER PAD.

#DEFINE CONNECT_ALL_RESISTOR 0            ///;valid value is: {0,1}
                                           ///;default 0
                                           ///;The switch (to connect AA resistor, poly resistor, well resistor between PAD and AA injector) can control the connectivity of resistor.
                                           ///;if value is 0,the connection is broken;
                                           ///;if value is 1,the connection is not broken;

#DEFINE LU_3_CHECK FAST                    ///; valid value is: {FAST, ACCURATE}
                                           ///; this switch is only for LU_3_3a_G,LU_3_3b_G,LU_3_3c_G rules
                                           ///; default value is "FAST" to fast check LU_3_? rules and reduce runtime,yet it may report false alarm in min space value.
                                           ///; please change the value "FAST" into "ACCURATE",if you want to accurately check LU_3_? rules, yet it have long runtime.
}

}
```

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 4/13
------------------------------	--	---------------	-------------------------------------	-------------------

```
#=====#
#                               Choice 8: For density check Rule                               #
#-----#
VERBATIM {
#define DENSITY_CHECK YES          ///< The Valid value is: {YES,NO}
                                   ///< The option is to define density check option, including rules GT_12,
                                   ///< M1_7, M1_7a_R, Mn_7, Mn_7a_R, MT_6, MT_6a_R, MTT_7, MTT_7b_R, MTT1_7,
                                   ///< MTT1_7b_R, MTT2_7, MTT2_7b_R, MIM_9_R, SL_8_G;
                                   ///< Default value is YES.
}
```

Recommended rules are turned on or turned off in default according to design rule document:

TD-LO18-DR-2001.

If check the related rules, please set the related switch to “YES”.

8. Known Issue:

No known issue.

9. Attachment:

SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.tar.gz

After decompression:

SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.drc

SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.ant

UserGuide

Release_Note



Semiconductor Manufacturing International Corporation

Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 5/13
------------------------------	--	---------------	-------------------------------------	-------------------

Document Level: (For Engineering & Quality Document/工程暨品质文件专用)				
☐ Level 1 - Manual ☒ Level 2 – Procedure/SPEC/Report ☐ Level 3 - Operation Instruction				
Security Level:				
☐ Security 1 - SMIC Confidential ☒ Security 2 - SMIC Restricted ☐ Security 3 - SMIC Internal				
Document Change History				
Doc. Rev.	Tech Dev. Rev.	Effective Date	Author	Change Description
0P	2.0	2013-11-29	Jane_Zeng	Initiate

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 6/13
------------------------------	--	---------------	-------------------------------------	-------------------

1P	2.1	2014-07-03	Dorian Zheng	1. Add Calibre tool version description in section 3; 2. Update deck file name and version number in section 7 and section 8; 3. Update section 7, add option settings for main rule, antenna rule and ESD rule respectively; 4. Section 5: remove reference TD-MM18-DR-2001 for no need, and correct the reference file name; Runset in attachment updates to follow new DR, change items are as below: a. For main rule's drc runset: 1.Update layer definition of Mn(n=1~6),CAP_MIM 2.Modify CT_1,CT_12,GT_8,GT_11b,MTT_2b,Mn_5, Mn_10,Mn_11 3.Modify FUSE_1_G,FUSE_3_G.FUSE_4_G,USE_7_G, FUSE_13_G,FUSE_19_G 4.UpdateV1_1,V2_1,V3_1,V4_1,V5_1,PR_1_R,PR_6_R,P R_7_R 5.Modify AA_14,NW_4,NW_5,NN_4,NN_5,NN_11 6.ModifyDNW_1,DNW_3,DNW_4,DNW_5,DNW_6 7.Modify NLL_3,NLL_7,PLL_3,PLL_7,NLH_3,PLL_7, PLH_3, PLH_7 8.ModifySN_3,SN_8,SN_9,SP_3,SN_8,SN_9,SN_16 9.Modify MVN_3,MVP_3,MVN_5,MVN_5a,MVP_5 10.Modify HRP_10,MIM_1,MIM_4,MIM_6,MIM_11, MIM_12,MIM_13,MIM_14,MIM_17,MIM_18 11.Add DUP/EFU/LOGO/SRCK/MT/MTT1/MTT2 /RESAA group rules
----	-----	------------	--------------	--



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 7/13
------------------------------	--	---------------	-------------------------------------	-------------------

				12.Add DG_7_R,BD_2a,BD_2b,BD_4,NR_9,PR_1a_R, CT_13 13.Add NW_2c_R,Mn_5a_R(n=1~5),MT_4a_R for 0.153 shrink,Mn_1a_R(n=1~5),MIM_15a_R 14.RemoveM1_12,M6_12,MTT_12,MIM_5,MIM_7,MIM_9,MIM_10,DNW_9 15.Merge data type 0 and type 1 for AA, GT, Mn(n=1~6) main rule checking 16.Update the electrical nodes' connectivity based on 9P Design Rule 17.Merge NW resistor under STI and AA for main rule check 18.Update definition of bottom metal for MIM group rule check 19.Update Mn_10/Mn_11: b. add ant and ESD rule's drc runset
--	--	--	--	---



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 8/13
------------------------------	--	---------------	-------------------------------------	-------------------

2P	1.17	2014-11-11	Dorian Zheng	1.Update the option setting descriptions in section 7. 2.Update deck file name and version number in section 7 and section 9. 3.Add section 8 to indicating the violations that can be waived in main drc check. 4.Modify Calibre tool version in section 3. a. For main rule's drc runset (SmicDR9P_cal018_log_sali_p1mtx_1833_V1.17_2P.drc) 1.Only check the datatype 0 by default for AA, GT, Metal DRC check. 2.Delete layer definition of VARMOSi and VANJUNi (duplicate definition). 3.Delete DNW_3 based on the special note requirement. Check Metal slot by default. 4.Modify the definition of PSD and NSD for DRC check. 5.Update PA_3 AA_1_2, AA_3, GT_1, GT_3, GT_4, Mn_1/Mn_2(n=1~6), MT_1, MT_2, MTT_1, MTT_2a, MTT1_1, MTT1_2a, MTT2_1, MTT2_2a. 6.Modify the title of the referred design rule to match the related effective design rule in ECN. 7.Update the switch configuration. b. For ESD rule's runset (SmicDR9P_cal018_log_sali_p1mtx_1833_V1.17_2P.esd) 1.Update the connectivity establishment for metal, via, PA l 2.Update ESD.Guidance.3a, ESD.Guidance.3b based on
				special notes. 3.Exclude AADUM and GTDUM for AA, GT definition. 4.Modify the title of the referred design rule to match the related effective design rule in ECN. c. For Antenna rule's runset (SmicDR9P_cal018_log_sali_p1mtx_1833_V1.17_2P.ant) 1.Modify definition of AA and GT for DRC check. 2.Update switches and convert svrf to tvf syntax format. 3.Modify the title of the referred design rule to match the related effective design rule in ECN.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 9/13
------------------------------	--	---------------	-------------------------------------	-------------------

3	1.18_0	2015-08-14	Dorian Zheng	1. Change document title, section 2: purpose, section 3: scope, section 5 & 7: reference based on design rule update. 2. Update the Org. name 3. Update attachment file name in section 7 and section 9 based on DRC version up. 4. Delete section 8 the known issue notice (issue has been fixed). 5. Add Known Issue to item 8 6. Item 9, change history in main DRC files: 1) Update stack metal rules (Mn_10/11),NN_5a based on DR update. 2) Add DNW_12, SLOT_8_G. 3) Update NR_1, NW_3 and metal density log file name. 4) Update file name for antenna and ESD DRC decks.
4	1.18_1	2015-10-23	Dorian Zheng	1. Update runset file name in section 7 and section 9. 2. What's updated in drc runset file. 2.1. Update NW_3 to reduce unattached warnings and false alarm based on special note. 2.2. Modify DNW_6,MIM_14,BD_1. 2.3. Update NN_10, NN_11, NW_3, MTT_8 / MTT1_8 / MTT2_8 based on special note
5	1.19_0	2018-04-17	Angela Yu	1. Item 1: update document title from “0.18um Logic & Mix-signal 1.8V/3.3V Design Rule check (DRC) runset of Calibre DRC” to “0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC”. 2. Item 3: update calibre tool version from “2013.4_15.12” to “2016.3_19.12”. 3. Item 5: update reference document information; delete “TD-M153-DR-2001 0.153um Logic and Mixed Signal 1P6M Salicide 1.8/3.3v Design Rule TD-MM16-DR-2001 0.16um Logic and Mixed Signal 1P6M Salicide 1.8/3.3v Design Rule” for DR reference information update. 4. Item 6: update responsibility org. to “Design Service/PDK Division/Physical Verification/DRC&Dummy Deck”. 5. Item 7: 1) update DRC decks name in attached package; 2) delete



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 10/13
------------------------------	--	---------------	-------------------------------------	--------------------

				“SmicDR10_cal018_log_sali_p1mtx_1833_V1.18_1.esd” since ESD deck is merged into *.drc; 3) update option setting for DRC deck check. 6. Item 9: attachment version up: 1) Update attachment title from “SmicDR10_cal018_log_sali_p1mtx_1833_V1.18_1.tar.gz” to “SMIC_CalDRC_018LGMS_1833_V1.19_0.tar.gz”; 2) For main DRC: (1) Update calibre tool version from 2013.4_15.12 to 2016.3_19.12; (2) Update resolution from 5 to 1; (3) New add DNW_12_R/DG_8/NR_10_R/GT_16_R/SAB_2a/SAB_10a/CT_14/M1_4a_R/M1_4b_R/V\${j}_6/TV_6/M\${j}_4a_R/M\${j}_4b_R/V\${j}_7_R/ESD_25a_G/DGR_3/LU_7_G/SRCK_4; (4) New add GSRAA/GSRGT/GSRCT/GSRSN/GSRSP/GSRM1/GESD1_A/GESD1_B/GAADUMCK/GGT DUMCK/GM\${j}DUMCK/GMTDUMCK/GMTT DUMCK/GMTT1DUMCK/GMTT2DUMCK; (5) Update NW_2c/NN_11/AA_1/AA_2/AA_3/AA_4/AA_5/AA_5/AA_6/AA_8/AA_11/GT_1/GT_3/GT_4/GT_5/GT_6/GT_7/GT_11a/GT_11b/GT_13/SN_3/SN_4/SN_5/SN_10_11/SN_15/SN_16/SN_7_17/SP_3/SP_4/SP_5/SP_10_11/SP_15/SP_16/SP_7_17/CT_1/CT_2/CT_4/CT_5/CT_6_7/CT_12/CT_13/M1_1/M1_2/M1_3/M1_4/M1_6/M\${j}_6/Mn_10/Mn_11/MT_5/MTT_6/MTT1_3_4/MTT2_3_4/Convention_2/FUSE_11_G/FUSE_12_G/LU_1_G/LU_2_G/LU_3_3a_G/LU_3_3b_G/LU_3_3c_G/LU_4_NTAP_G/LU_4_PTAP_G/NR_7/NR_9_R/V1_1/V\${j}_1/TV_1 for
--	--	--	--	--

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 11/13
------------------------------	--	---------------	-------------------------------------	--------------------

				DR update; (6) Delete Mn_10a_R/Mn_11a_R/skew_edge_check/DNW_12; (7) Update BD_1/CT_3 for DRC optimizing. For antenna DRC: (1) 1.Only version up.
6	V1.19_R EV1_0	2018-09-07	Huan_Yang	1. Item 5:Reference: Change Doc. Rev: 11; Tech Dev Rev: 1.19 to Doc. Rev: 12; Tech Dev Rev: 1.19_REV1. 2. Item7:DRC option settings: change SMIC_CalDRC_018LGMS_1833_V1.19_0.drc to SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.drc, change SMIC_CalDRC_018LGMS_1833_V1.19_0.ant to SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.ant. 3. Item 9:Attachment: change SMIC_CalDRC_018LGMS_1833_V1.19_0.tar.gz to SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.tar,g z,change SMIC_CalDRC_018LGMS_1833_V1.19_0.drc to SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.drc, change SMIC_CalDRC_018LGMS_1833_V1.19_0.ant to SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.ant. In SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.drc : 1.Update DGR_3,AA_1_2,AA_8,DG_1,GT_1,GT_3, GT_4,GT_5,GT_9,GT_13,SN_1,SN_2,SN_7_17,SP_1, SP_2,SP_7_17,GSRAA,GSRT,GSRSN,GSRSR,GS SRCT,GSRM1 due to DR update 2.New add SR33AA_3,SR33AA_5,SR33AA_6,SR33DG_1, SR33GT_6,SR33SN_16,SR33SN_17,SR33SP_16,SR 33SP_17,SR33CT_5,SR33CT_6,SR33CT_7,SR33M1_1 3.Update MT_3 due to DR history issue,update Vn_3,Mn_3,TV_3,MTT_3,MTT1_3,MTT2_3 comment In



Doc. No.: TD-LO18-DC-2004	Doc. Title: 0.18um Logic Mixed Signal 1.8V/3.3V Calibre DRC	Doc.Rev: 6	Tech Dev Rev: 1.19_REV 1_0	Page No.: 12/13
------------------------------	--	---------------	-------------------------------------	--------------------

				SMIC_CalDRC_018LGMS_1833_V1.19_REV1_0.ant: Only update the version No.
--	--	--	--	---