

Fig. 1 – 3×3 Array Latency Distribution
(1 000 matrix multiplies, flush each, LW-HPS2FPGA bridge)

