

Fig. 2 - Latency CDF (3×3 Array, 1 000 samples)
Clock Cycles (@50 MHz)

