



IP_SA_3x3 Benchmark Dashboard - DE10-Nano Cyclone V 5CSEBA6U23I7

3×3 = 9 PEs | 50 MHz | LW-HPS2FPGA bridge | 1 000 samples


Latency Distribution




Latency CDF




Time Breakdown




Latency per MAC



Poll Distribution



Throughput (MOPS)



Throughput Scaling Projection

