Lab-D Report

組別:第1組

組員:游承緯 312580044 符顥瀚 312510154

- SDRAM controller design
 - Interface

```
dram_controller user_sdram_controller
   .clk(clk),
   .rst(rst),
   .sdram_cle(sdram_cle),
   .sdram_cs(sdram_cs),
   .sdram_cas(sdram_cas),
   .sdram_ras(sdram_ras),
   .sdram we(sdram we),
   .sdram_dqm(sdram_dqm),
   .sdram ba(sdram ba),
   .sdram_a(sdram_a),
   .sdram_dqi(d2c_data),
   .sdram_dqo(c2d_data),
   .user addr(ctrl addr),
   .rw(wbs we i),
   .data_in(wbs_dat_i),
   .data_out(wbs_dat_o),
   .busy(ctrl_busy),
   .in_valid(ctrl_in_valid),
   .out_valid(ctrl_out_valid)
```

o Reset prefetch buffer

```
if (rst) begin
    prefetch_buffer[0] <= 32'hZZZZZZZZZ;
    prefetch_buffer[1] <= 32'hZZZZZZZZZ;
    prefetch_valid_buffer <= {PREFETCH_SIZE{1'b0}};
    prefetch_count <= 5'b0;
end</pre>
```

When read request

```
if (state_q == READ_RES) begin
    for (i = PREFETCH_SIZE-1; i > 0; i = i - 1)
        prefetch_buffer[i] = prefetch_buffer[i - 1];


    prefetch_buffer[0] = dqi_q;

    prefetch_valid_buffer = {prefetch_valid_buffer[PREFETCH_SIZE-2:0], 1'b1};

end else begin
    prefetch_buffer[0] = 32'hZZZZZZZZZ;
    prefetch_buffer[1] = 32'hZZZZZZZZZ;
    prefetch_valid_buffer = {PREFETCH_SIZE{1'b0}};
end
```

SDRAM bus protocol

block diagram



decode

```
// Commands Decode

wire Active_enable = ~Cs_n & ~Ras_n & Cas_n & We_n;

wire Aref_enable = ~Cs_n & ~Ras_n & ~Cas_n & We_n;

wire Burst_term = ~Cs_n & Ras_n & Cas_n & ~We_n;

wire Mode_reg_enable = ~Cs_n & ~Ras_n & ~Cas_n & ~We_n;

wire Prech_enable = ~Cs_n & ~Ras_n & ~Cas_n & ~We_n;

wire Read_enable = ~Cs_n & Ras_n & ~Cas_n & We_n;

wire Write_enable = ~Cs_n & Ras_n & ~Cas_n & We_n;
```

將SDRAM的四個訊號(CS、RAS、CAS、WE) decode 為7個狀態,各個狀態需要執行的描述則會在sdr.v裡面執行

• Introduce the prefetch scheme

做一個prefetch buffer當作cache, Controller不是busy的時候, 你就可以先發下一個位置的資料給Controller, 那這樣就可以加速它讀回來的時候的時間間隔更短, 如果它下一個位置要有資料你已經有在Buffer裡面的話, 就可以直接把這個資料回傳回去, 就不需要再等待9個T的時間才能讀到下一筆資料。

• Introduce the bank interleave for code and data 將code跟data放到不同的bank, 比較方便對prefetch的設計, 因為可以更好的利用hardware resources減少delay。

• Introduce how to modify the linker to load address/data in two different bank 我們的做法是把mprjram, 拆成兩個length 200的region(mm), 並把data跟 bss從原本的dff搬到mm裡。

```
MEMORY {
    vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
    dff : ORIGIN = 0x00000000, LENGTH = 0x000000400
    dff2 : ORIGIN = 0x000000400, LENGTH = 0x000000200
    flash : ORIGIN = 0x100000000, LENGTH = 0x01000000
    mprj : ORIGIN = 0x300000000, LENGTH = 0x001000000
    mprjram : ORIGIN = 0x380000000, LENGTH = 0x00000200
    mm : ORIGIN = 0x38000200, LENGTH = 0x00000200
    hk : ORIGIN = 0x26000000, LENGTH = 0x000100000
    csr : ORIGIN = 0xf00000000, LENGTH = 0x000100000
```

這邊就可以看到矩陣A跟矩陣B的ADDRESS都被放到38000200~38000400

• Observe SDRAM access conflicts with SDRAM refresh (reduce the refresh period)

我們的prefetch功能的第一步是先判斷是code address還是data address,若為code address,則連續讀取八筆資料。但是在新增 prefetch 之後會產生存取延遲。因為如果在進行 refresh 的同時有存取請求, controller 可能需要暫停或延遲某些存取,以確保 refresh 得以進行。



• Simulation Result

```
ubuntu@ubuntu2004:~/lab-sdram/testbench/counter_la$ source run_sim

Reading counter_la_mm.hex
counter_la_mm.hex loaded into memory

Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13

VCD info: dumpfile counter_la_mm.vcd opened for output.

LA Test 1 started

Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e

Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044

Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a


Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a

Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050


LA Test 2 passed
```

Waveform

bank2 (data)



o write



o read

