

[Print to PDF](#) ▶

Gate Resizer

Contents

- [Commands](#)
- [Useful Developer Commands](#)
- [Example scripts](#)
- [Regression tests](#)
- [Limitations](#)
- [FAQs](#)
- [License](#)

Gate Resizer commands are described below. The `resizer` commands stop when the design area is `-max_utilization util` percent of the core area. `util` is between 0 and 100. The `resizer` stops and reports an error if the max utilization is exceeded.

Commands

Note

- Parameters in square brackets `[-param param]` are optional.
- Parameters without square brackets `-param2 param2` are required.

Set Wire RC

The `set_wire_rc` command sets the resistance and capacitance used to estimate delay of routing wires. Separate values can be specified for clock and data nets with the `-signal` and `-clock` flags. Without either `-signal` or `-clock` the resistance and capacitance for clocks and data nets are set.

```
# Either run
set_wire_rc -clock ... -signal ... -layer ...
```

  [latest](#) ▼[Skip to main content](#)

```
# Or
set_wire_rc -resistance ... -capacitance ...
```

```
set_wire_rc
  [-clock]
  [-signal]
  [-data]
  [-corner corner]
  [-layers layers_list]
```

```
or
set_wire_rc
  [-h_resistance res]
  [-h_capacitance cap]
  [-v_resistance res]
  [-v_capacitance cap]
```

```
or
set_wire_rc
  [-clock]
  [-signal]
  [-data]
  [-corner corner]
  [-layer layer_name]
```

```
or
set_wire_rc
  [-resistance res]
  [-capacitance cap]
```

Options

Switch Name	Description
<code>-clock</code>	Enable setting of RC for clock nets.
<code>-signal</code>	Enable setting of RC for signal nets.
<code>-layers</code>	Use the LEF technology resistance and area/edge capacitance values for the layers. The values for each layers will be used for wires with the preferred layer direction, if 2 or more layers have the same preferred direction the average value is used for wires with that direction. This is used for a default width wire on the layer.
<code>-layer</code>	Use the LEF technology resistance and area/edge capacitance values for the layer. This is used for a default width wire on the layer.
<code>-resistance</code>	Resistance per unit length, units are from the first Liberty file read.
<code>-capacitance</code>	Capacitance per unit length, units are from the first Liberty file read.
<code>-h_resistance</code>	Resistance per unit length for horizontal wires, units are from the first Liberty file read.
<code>-h_capacitance</code>	Capacitance per unit length for horizontal wires, units are from the first Liberty file read.
<code>-v_resistance</code>	Resistance per unit length for vertical wires, units are from the first Liberty file read.
<code>-v_capacitance</code>	Capacitance per unit length for vertical wires, units are from the first Liberty file read.

Set Layer RC

The `set_layer_rc` command can be used to set the resistance and capacitance for a layer or via. This is useful if these values are missing from the LEF file, or to override the values in the LEF.

```
set_layer_rc  
  [-layer layer]
```

 [latest](#) ▼

[Skip to main content](#)

```
[-capacitance cap]
[-corner corner]
```

Options

Switch Name	Description
<code>-layer</code>	Set layer name to modify. Note that the layer must be a routing layer.
<code>-via</code>	Select via layer name. Note that via resistance is per cut/via, not area-based.
<code>-resistance</code>	Resistance per unit length, same convention as <code>set_wire_rc</code> .
<code>-capacitance</code>	Capacitance per unit length, same convention as <code>set_wire_rc</code> .
<code>-corner</code>	Process corner to use.

Estimate Parasitics

Estimate RC parasitics based on placed component pin locations. If there are no component locations, then no parasitics are added. The resistance and capacitance values are per distance unit of a routing wire. Use the `set_units` command to check units or `set_cmd_units` to change units. The goal is to represent "average" routing layer resistance and capacitance. If the `set_wire_rc` command is not called before resizing, then the `default_wireload` model specified in the first Liberty file read or with the `SDC set_wire_load` command is used to make parasitics.

After the `global_route` command has been called, the global routing topology and layers can be used to estimate parasitics with the `-global_routing` flag.

The optional argument `-spef_file` can be used to write the estimated parasitics using Standard Parasitic Exchange Format.

```
estimate_parasitics
  -placement|-global_routing
  [-spef_file spef_file]
```

Options

Switch Name	Description
<code>-placement</code> or <code>-global_routing</code>	Either of these flags must be set. Parasitics are estimated based after placement stage versus after global routing stage.
<code>-spref_file</code>	Optional. File name to write SPEF files. If more than one corner is available for the design, the files will be written as filename_corner.spf.

Set Don't Use

The `set_dont_use` command removes library cells from consideration by the `resizer` engine and the `CTS` engine. `lib_cells` is a list of cells returned by `get_lib_cells` or a list of cell names (`wildcards` allowed). For example, `DLY*` says do not use cells with names that begin with `DLY` in all libraries.

```
set_dont_use lib_cells
```

Unset Don't Use

The `unset_dont_use` command reverses the `set_dont_use` command.

```
unset_dont_use lib_cells
```

Reset Don't Use

The `reset_dont_use` restores the default dont use list.

```
reset_dont_use
```

Report Don't Use

  latest ▼

[Skip to main content](#)

```
report_dont_use
```

Set Don't Touch

The `set_dont_touch` command prevents the resizer commands from modifying instances or nets.

```
set_dont_touch instances_nets
```

Unset Don't Touch

The `unset_dont_touch` command reverse the `set_dont_touch` command.

```
unset_dont_touch instances_nets
```

Report Don't Touch

The `report_dont_touch` reports all the instances and nets that are marked as dont touch.

```
report_dont_touch
```

Buffer Ports

The `buffer_ports -inputs` command adds a buffer between the input and its loads. The `buffer_ports -outputs` adds a buffer between the port driver and the output port. Inserting buffers on input and output ports makes the block input capacitances and output drives independent of the block internals.

```
buffer_ports
  [-inputs]
  [-outputs]
  [-max_utilization util]
  [-buffer_cell buf_cell]
```

 [latest](#) ▼

[Skip to main content](#)

Options

Switch Name	Description
<code>-inputs</code> , <code>-outputs</code>	Insert a buffer between the input and load, output and load respectively. The default behavior is <code>-inputs</code> and <code>-outputs</code> set if neither is specified.
<code>-max_utilization</code>	Defines the percentage of core area used.

Instance Name Prefixes

`buffer_ports` uses the following prefixes for the buffer instances that it inserts:

Instance Prefix	Purpose
input	Buffering primary inputs
output	Buffering primary outputs

Remove Buffers

Use the `remove_buffers` command to remove buffers inserted by synthesis. This step is recommended before using `repair_design` so that there is more flexibility in buffering nets. If buffer instances are specified, only specified buffer instances will be removed regardless of dont-touch or fixed cell. Direct input port to output port feedthrough buffers will not be removed. If no buffer instances are specified, all buffers will be removed except those that are associated with dont-touch, fixed cell or direct input port to output port feedthrough buffering.

```
remove_buffers  
[ instances ]
```

Balance Row Usage

Command description pending.

  latest ▼

[Skip to main content](#)

Repair Design

The `repair_design` command inserts buffers on nets to repair max slew, max capacitance and max fanout violations, and on long wires to reduce RC delay in the wire. It also resizes gates to normalize slews. Use `estimate_parasitics -placement` before `repair_design` to estimate parasitics considered during repair. Placement-based parasitics cannot accurately predict routed parasitics, so a margin can be used to “over-repair” the design to compensate.

```
repair_design
  [-max_wire_length max_length]
  [-slew_margin slew_margin]
  [-cap_margin cap_margin]
  [-max_utilization util]
  [-pre_placement]
  [-buffer_gain float_value] (deprecated)
  [-match_cell_footprint]
  [-verbose]
```


Options

Switch Name	Description
<code>-max_wire_length</code>	Maximum length of wires (in microns), defaults to a value that minimizes the wire delay for the wire RC values specified by <code>set_wire_rc</code> .
<code>-slew_margin</code>	Add a slew margin. The default value is <code>0</code> , the allowed values are integers <code>[0, 100]</code> .
<code>-cap_margin</code>	Add a capacitance margin. The default value is <code>0</code> , the allowed values are integers <code>[0, 100]</code> .
<code>-max_utilization</code>	Defines the percentage of core area used.
<code>-pre_placement</code>	Enables performing an initial pre-placement sizing and buffering round.
<code>-buffer_gain</code>	Deprecated alias for <code>-pre_placement</code> . The passed value is ignored.
<code>-match_cell_footprint</code>	Obey the Liberty cell footprint when swapping gates.
<code>-verbose</code>	Enable verbose logging on progress of the repair.

Instance Name Prefixes

`repair_design` uses the following prefixes for the buffer instances that it inserts:

Instance	
Prefix	Purpose
fanout	Fixing max fanout
gain	Gain based buffering
load_slew	Fixing max transition violations
max_cap	Fixing max capacitance
max_length	Fixing max length
wire	Repairs load slew, length, and max capacitance violations in net wire segment

Repair Tie Fanout

The `repair_tie_fanout` command connects each tie high/low load to a copy of the tie high/low cell.

```
repair_tie_fanout
  [-separation dist]
  [-max_fanout fanout]
  [-verbose]
  lib_port
```

Options

Switch Name	Description
<code>-separation</code>	Tie high/low insts are separated from the load by this value (Liberty units, usually microns).
<code>-verbose</code>	Enable verbose logging of repair progress.
<code>lib_port</code>	Tie high/low port, which can be a library/cell/port name or object returned by <code>get_lib_pins</code> .



Repair Timing

The `repair_timing` command repairs setup and hold violations. It should be run after clock tree synthesis with propagated clocks. Setup repair is done before hold repair so that hold repair does not cause setup checks to fail.

The worst setup path is always repaired. Next, violating paths to endpoints are repaired to reduced the total negative slack.

```
repair_timing
  [-setup]
  [-hold]
  [-recover_power percent_of_paths_with_slack]
  [-setup_margin setup_margin]
  [-hold_margin hold_margin]
  [-slack_margin slack_margin]
  [-libraries libs]
  [-allow_setup_violations]
  [-sequence]
  [-skip_pin_swap]
  [-skip_gate_cloning]
  [-skip_buffering]
  [-skip_buffer_removal]
  [-skip_last_gasp]
  [-repair_tns tns_end_percent]
  [-max_passes passes]
  [-max_repairs_per_pass max_repairs_per_pass]
  [-max_utilization util]
  [-max_buffer_percent buffer_percent]
  [-match_cell_footprint]
  [-verbose]
```

Options

Switch Name	Description
<code>-setup</code>	Repair setup timing.
<code>-hold</code>	Repair hold timing.
<code>-recover_power</code>	Set the percentage of paths to recover power for. The default value is <code>0</code> , and the allowed values are floats <code>(0, 100]</code> .
<code>-setup_margin</code>	Add additional setup slack margin.
<code>-hold_margin</code>	Add additional hold slack margin.
<code>-allow_setup_violations</code>	While repairing hold violations, buffers are not inserted that will cause setup violations unless <code>-allow_setup_violations</code> is specified.
<code>-sequence</code>	Specify a particular order of setup timing optimizations. The default is "unbuffer,buffer,swap,size,clone,split". Ignores skip flags when used.
<code>-skip_pin_swap</code>	Flag to skip pin swap. The default is to perform pin swap transform during setup fixing.
<code>-skip_gate_cloning</code>	Flag to skip gate cloning. The default is to perform gate cloning transform during setup fixing.
<code>-skip_buffering</code>	Flag to skip rebuffering and load splitting. The default is to perform rebuffering and load splitting transforms during setup fixing.
<code>-skip_buffer_removal</code>	Flag to skip buffer removal. The default is to perform buffer removal transform during setup fixing.
<code>-skip_last_gasp</code>	Flag to skip final ("last gasp") optimizations. The default is to perform greedy sizing at the end of optimization.
<code>-repair_tns</code>	Percentage of violating endpoints to repair (0-100). When <code>tns_end_percent</code> is zero, only the w  latest  repaired. When <code>tns_end_percent</code> is 100 (default), all

[Skip to main content](#)

Switch Name	Description
<code>-max_repairs_per_pass</code>	Maximum repairs per pass, default is 1. On the worst paths, the maximum number of repairs is attempted. It gradually decreases until the final violations which only get 1 repair per pass.
<code>-max_utilization</code>	Defines the percentage of core area used.
<code>-max_buffer_percent</code>	Specify a maximum number of buffers to insert to repair hold violations as a percentage of the number of instances in the design. The default value is <code>20</code> , and the allowed values are integers <code>[0, 100]</code> .
<code>-match_cell_footprint</code>	Obey the Liberty cell footprint when swapping gates.
<code>-verbose</code>	Enable verbose logging of the repair progress.

Use `-recover_power` to specify the percent of paths with positive slack which will be considered for gate resizing to save power. It is recommended that this option be used with global routing based parasitics.

Instance Name Prefixes

`repair_timing` uses the following prefixes for the buffer and gate instances that it inserts:

Instance Prefix	Purpose
clone	Gate cloning
hold	Hold fixing
rebuffer	Buffering for setup fixing
split	Split off non-critical loads behind a buffer to reduce load

Repair Clock Nets

 [latest](#) ▼

The `clock_tree_synthesis` command inserts a clock tree in the design but may leave a

[Skip to main content](#)

The `repair_clock_nets` command inserts buffers in the wire from the clock input pin to the clock root buffer.

```
repair_clock_nets  
  [-max_wire_length max_wire_length]
```

Options

Switch Name	Description
<code>-max_wire_length</code>	Maximum length of wires (in microns), defaults to a value that minimizes the wire delay for the wire RC values specified by <code>set_wire_rc</code> .

Repair Clock Inverters

The `repair_clock_inverters` command replaces an inverter in the clock tree with multiple fanouts with one inverter per fanout. This prevents the inverter from splitting up the clock tree seen by CTS. It should be run before `clock_tree_synthesis`.

```
repair_clock_inverters
```

Report Design Area

The `report_design_area` command reports the area of the design's components and the utilization.

```
report_design_area
```

Report Floating Nets

The `report_floating_nets` command reports nets with connected loads but no connected drivers.

`[-verbose]`

Report Overdriven Nets

The `report_overdriven_nets` command reports nets with connected by multiple drivers.

```
report_overdriven_nets
  [-include_parallel_driven]
  [-verbose]
```

Options

Switch Name	Description
<code>-include_parallel_driven</code>	Include nets that are driven by multiple parallel drivers.
<code>-verbose</code>	Print the net names.

Eliminate Dead Logic

The `eliminate_dead_logic` command eliminates dead logic, i.e. it removes standard cell instances which can be removed without affecting the function of the design.

```
eliminate_dead_logic
```

Options

Switch Name	Description
<code>-verbose</code>	Print the net names.

Useful Developer Commands

If you are a developer, you might find these useful. More details can be found in the [source file](#) or the [.twig file](#).

[Skip to main content](#)

Command Name	Description
<code>repair_setup_pin</code>	Repair setup pin violation.
<code>check_parasitics</code>	Check if the <code>estimate_parasitics</code> command has been called.
<code>parse_time_margin_arg</code>	Get the raw value for timing margin (e.g. <code>slack_margin</code> , <code>setup_margin</code> , <code>hold_margin</code>).
<code>parse_percent_margin_arg</code>	Get the above margin in percentage format.
<code>parse_margin_arg</code>	Same as <code>parse_percent_margin_arg</code> .
<code>parse_max_util</code>	Check maximum utilization.
<code>parse_max_wire_length</code>	Get maximum wirelength.
<code>check_corner_wire_caps</code>	Check wire capacitance for corner.
<code>check_max_wire_length</code>	Check if wirelength is allowed by rsz for minimum delay.
<code>dblayer_wire_rc</code>	Get layer RC values.
<code>set_dblayer_wire_rc</code>	Set layer RC values.

Setting Optimization Configuration

The `set_opt_config` command configures optimization settings that apply to data cell selection, affecting all optimization commands like `repair_design` and `repair_timing`. However, this does not apply to clock cell selection in `clock_tree_synthesis` or `repair_clock_nets`.

```
set_opt_config
  [-limit_sizing_area float_value]
  [-limit_sizing_leakage float_value]
  [-keep_sizing_site boolean_value]
  [-keep_sizing_vt boolean_value]
  [-set_early_sizing_cap_ratio float_value]
  [-set_early_buffer_sizing_cap_ratio float_value]
  [-sizing_area_limit float_value] (deprecated)
  [-sizing_leakage_limit float_value] (deprecated)
```

 [latest](#) ▼

[Skip to main content](#)

Options

Switch Name	Description
<code>-limit_sizing_area</code>	Exclude cells from sizing if their area exceeds <float_value> times the current cell's area. For example, with 2.0, only cells with an area $\leq 2X$ the current cell's area are considered. The area is determined from LEF, not Liberty.
<code>-limit_sizing_leakage</code>	Exclude cells from sizing if their leakage power exceeds <float_value> times the current cell's leakage. For example, with 2.0, only cells with leakage $\leq 2X$ the current cell's leakage are considered. Leakage power is based on the current timing corner.
<code>-keep_sizing_site</code>	Ensure cells retain their original site type during sizing. This prevents short cells from being replaced by tall cells (or vice versa) in mixed-row designs.
<code>-keep_sizing_vt</code>	Preserve the cell's VT type during sizing, preventing swaps between HVT and LVT cells. This works only if VT layers are defined in the LEF obstruction section.
<code>-set_early_sizing_cap_ratio</code>	Maintain the specified ratio between input pin capacitance and output pin load when performing initial sizing of gates.
<code>-set_early_buffer_sizing_cap_ratio</code>	Maintain the specified ratio between input pin capacitance and output pin load when performing initial sizing of buffers.
<code>-sizing_area_limit</code>	Deprecated. Use <code>-limit_sizing_area</code> instead.
<code>-sizing_leakage_limit</code>	Deprecated. Use <code>-limit_sizing_leakage</code> instead.

Reporting Optimization Configuration

The `report_opt_config` command reports current optimization configuration

```
report_opt_config
```

Resetting Optimization Configuration

The `reset_opt_config` command resets optimization settings applied from `set_opt_config` command. If no options are specified, all optimization configurations are reset.

```
reset_opt_config
  [-limit_sizing_area]
  [-limit_sizing_leakage]
  [-keep_sizing_site]
  [-keep_sizing_vt]
  [-set_early_sizing_cap_ratio]
  [-set_early_buffer_sizing_cap_ratio]
  [-sizing_area_limit] (deprecated)
  [-sizing_leakage_limit] (deprecated)
```

Options

Switch Name	Description
<code>-limit_sizing_area</code>	Remove area restriction during sizing.
<code>-limit_sizing_leakage</code>	Remove leakage power restriction during sizing.
<code>-keep_sizing_site</code>	Remove site restriction during sizing.
<code>-keep_sizing_vt</code>	Remove VT type restriction during sizing.
<code>-set_early_sizing_cap_ratio</code>	Remove capacitance ratio setting for early sizing.
<code>-set_early_buffer_sizing_cap_ratio</code>	Remove capacitance ratio setting for early buffer sizing.
<code>-sizing_area_limit</code>	Deprecated. Use <code>-limit_sizing_area</code> instead.
<code>-sizing_leakage_limit</code>	Deprecated. Use <code>-limit_sizing_leakage</code> instead.

Finding Equivalent Cells

The `report_equiv_cells` command finds all functionally equivalent library cells for a given library cell with relative area and leakage power details.

```
report_equiv_cells
  [-match_cell_footprint]
  [-all]
  lib_cell
```

Options

Switch Name	Description
<code>-match_cell_footprint</code>	Limit equivalent cell list to include only cells that match library cell_footprint attribute.
<code>-all</code>	List all equivalent cells, ignoring sizing restrictions and cell_footprint. Cells excluded due to these restrictions are marked with an asterisk.

Example scripts

A typical `resizer` command file (after a design and Liberty libraries have been read) is shown below.

```
read_sdc gcd.sdc

set_wire_rc -layer metal2

set_dont_use {CLKBUF_* A0I211_X1 0AI211_X1}

buffer_ports
repair_design -max_wire_length 100
repair_tie_fanout LOGIC0_X1/Z
repair_tie_fanout LOGIC1_X1/Z
# clock tree synthesis...
repair_timing
```

Note that OpenSTA commands can be used to report timing metrics before or after resizing the design.

```
set_wire_rc -layer metal2
report_checks
report_tns
report_wns
report_checks

repair_design

report_checks
report_tns
report_wns
```

Regression tests

There are a set of regression tests in `./test`. For more information, refer to this [section](#).

Simply run the following script:

```
./test/regression
```

Limitations

FAQs

Check out [GitHub discussion](#) about this tool.

License

BSD 3-Clause License. See [LICENSE](#) file.

Document Extraction for Developers Transform docs into structured data with Sensible.
[Try for free →](#)

Ads by EthicalAds