Optimised Lattice-Based Key Encapsulation in Hardware

A Design Space Exploration for FrodoKEM

<u>James Howe</u>[†], Marco Martinoli[‡], Elisabeth Oswald[‡], and Francesco Regazzoni*

†PQShield, UK; ‡University of Bristol, UK; and *ALaRI Institute, Switzerland

17th IMA International Conference on Cryptography and Coding 16 December 2019

Presentation Outline



- Background
 - i Why post-quantum cryptography?
 - (ii) Current state-of-the-art in PQC hardware
 - iii) Some background on FrodoKEM
 - iv Keccak as a seed expander
- Optimising FrodoKEM's Throughput
 - i) What's different?
 - First-order masking
 - iii Optimising FrodoKEM in Hardware
- Results and Conclusions
 - i Comparisons of FrodoKEM Encaps
 - (ii) Comparisons of FrodoKEM Decaps
 - iii Graphical representation of results
- References

Motivation



- → What happens when quantum computers become a reality 10 years from now?
- Commonly used public-key cryptographic algorithms (based on integer factorization and discrete log problem) such as:

RSA, DSA, Diffie-Hellman Key Exchange, ECC, ECDSA


will be vulnerable to Shor's algorithm and will no longer be secure.

- > "Worse than Y2K: quantum computing and the end of privacy" Forbes, 2018.
- > "The quantum clock is ticking on encryption and your data is under threat" Wired, 2016.
- > "Unbreakable: The race to protect our secrets from quantum hacks" New Scientist, 2018.

Post-Quantum Cryptography



- → NIST have started a post-quantum standardisation "competition".
 - > Similar to previous AES and SHA-3 standardisations.
- → Submissions include lattice-based, code-based, hash-based, multivariate-quadratic-based, and others.
- → ETSI researching requirements for quantum-safe real-world deployments.
- → Companies such as Microsoft, IBM, Google, PQShield are taking this seriously.



Post-Quantum Cryptography



- → NIST have started a post-quantum standardisation "competition".
 - Similar to previous AES and SHA-3 standardisations.
- → Submissions include lattice-based, code-based, hash-based, multivariate-quadratic-based, and others.
- → ETSI researching requirements for quantum-safe real-world deployments.
- → Companies such as Microsoft, IBM, Google, PQShield are taking this seriously.
- → It is essential to evaluate and scrutinise these candidates.
 - Benchmarking on embedded devices and side-channel analysis.

HOW STANDARDS PROLIFERATE: (SEE: A/C CHARGERS, CHARACTER ENCODINGS, INSTANT MESSAGING, ETC.) 500N: 14?! RIDICULOUS! WE NEED TO DEVELOP ONE UNIVERSAL STANDARD SITUATION: SITUATION: THAT COVERS EVERYONE'S THERE ARE THERE ARE USE CASES. 14 COMPETING 15 COMPETING STANDARDS. STANDARDS.

PQC in Hardware to date



- → Code-based designs have large KeyGen / decryption, but fast encryption.
- → Isogeny-based also have large overall designs, but seem to be a lot slower.
- → Lattice-based designs nicely balance area/performance across all operations.

Table 1: PQC on FPGA, results taken from pqczoo.com.

	Cryptographic Implementation	Device	LUT	FF	Slice	DSP	BRAM	MHz	Thr-Put
I	SPHINCS-256 (Total) [ACZ18]	Kin-7	19,067	3,132	7,306	3	36	525	654
Code	Niederreiter KeyGen [WSN18] Niederreiter Encrypt [WSN18] Niederreiter Decrypt [WSN18]	Str-V Str-V Str-V	- - -	- 6,977 48,050	39,122 4,276 20,815	- - -	827 0 88	230 448 290	75 50,000 12,500
Isogeny	SIKE 3-cores (Total) [KAK18] SIKE 6-cores (Total) [KAK18]	Vir-7 Vir-7	27,713 50,084	38,489 69,054	11,277 19,892	288 576	61 55	205 202	27 32
lsc	SIKE 3-cores (Total) [RM19]	Vir-7	49,099	62,124	18,711	294	23	226	32
	NewHope KEX Server [KLC+17] NewHope KEX Client [KLC+17]	Art-7 Art-7	20,826 18,756	9,975 9,412	7,153 6,680	8 8	14 14	131 133	13,699 12,723
attice	NewHope KEX Server [OG17] NewHope KEX Client [OG17]	Art-7 Art-7	5,142 4,498	4,452 4,635	1,708 1,483	2 2	4 4	125 117	731 653
	Round5 (All) (SoC) [PQShield]	Art-7	7,168	3,337	2,344	0	-	100	_
	FrodoKEM-640 Encaps [HOKG18] FrodoKEM-640 Decaps [HOKG18]	Art-7 Art-7	6,745 7,220	3,528 3,549	1,855 1,992	1 1	11 16	167 162	51 49

PQC in Hardware to date



- → Code-based designs have large KeyGen / decryption, but fast encryption.
- → Isogeny-based also have large overall designs, but seem to be a lot slower.
- → Lattice-based designs nicely balance area/performance across all operations.

Table 2: PQC on FPGA, results taken from pqczoo.com.

	Cryptographic Implementation	Device	LUT	FF	Slice	DSP	BRAM	MHz	Thr-Put
I	SPHINCS-256 (Total) [ACZ18]	Kin-7	19,067	3,132	7,306	3	36	525	654
Code	Niederreiter KeyGen [WSN18] Niederreiter Encrypt [WSN18] Niederreiter Decrypt [WSN18]	Str-V Str-V Str-V	- - -	- 6,977 48,050	39,122 4,276 20,815	- - -	827 0 88	230 448 290	75 50,000 12,500
Isogeny	SIKE 3-cores (Total) [KAK18] SIKE 6-cores (Total) [KAK18]	Vir-7 Vir-7	27,713 50,084	38,489 69,054	11,277 19,892	288 576	61 55	205 202	27 32
<u> </u>	SIKE 3-cores (Total) [RM19]	Vir-7	49,099	62,124	18,711	294	23	226	32
	NewHope KEX Server [KLC+17] NewHope KEX Client [KLC+17]	Art-7 Art-7	20,826 18,756	9,975 9,412	7,153 6,680	8 8	14 14	131 133	13,699 12,723
attice	NewHope KEX Server [OG17] NewHope KEX Client [OG17]	Art-7 Art-7	5,142 4,498	4,452 4,635	1,708 1,483	2 2	4 4	125 117	731 653
_	Round5 (All) (SoC) [PQShield]	Art-7	7,168	3,337	2,344	0	_	100	_
	FrodoKEM-640 Encaps [HOKG18] FrodoKEM-640 Decaps [HOKG18]	Art-7 Art-7	6,745 7,220	3,528 3,549	1,855 1,992	1 1	11 16	167 162	51 49

PQC in Hardware to date



- \rightarrow Throughput per FPGA slice can tell us how performant designs are for the hardware resources they consume (1 Slice \approx 4 LUTs + 8 FFs).
- \rightarrow However, this metric excludes BRAM/DSP usage \rightarrow not ASIC-friendly.
- → Not all use Artix-7 FPGAs, and require a v. expensive Virtex-7 (\$50 vs \$9k).

Table 3: PQC on FPGA, results taken from pqczoo.com.

	Cryptographic Implementation	Device	LUT	FF	Slice	DSP	BRAM	MHz	Thr-Put	Thr-Put / Slice
I	SPHINCS-256 (Total) [ACZ18]	Kin-7	19,067	3,132	7,306	3	36	525	654	0.088
Code	Niederreiter KeyGen [WSN18] Niederreiter Encrypt [WSN18] Niederreiter Decrypt [WSN18]	Str-V Str-V Str-V	- - -	- 6,977 48,050	39,122 4,276 20,815	_ _ _	827 0 88	230 448 290	75 50,000 12,500	0.002 11.693 0.601
lsogeny	SIKE 3-cores (Total) [KAK18] SIKE 6-cores (Total) [KAK18]	Vir-7 Vir-7	27,713 50,084 49.099	38,489 69,054	11,277 19,892 18,711	288 576	61 55 23	205 202	27 32 32	0.002 0.002
Lattice	SIKE 3-cores (Total) [RM19] NewHope KEX Server [KLC ⁺ 17] NewHope KEX Client [KLC ⁺ 17]	Vir-7 Art-7 Art-7	20,826 18,756	9,975 9,412	7,153 6,680	294 8 8	14 14	131 133	13,699 12,723	0.002 1.915 1.905
	NewHope KEX Server [OG17] NewHope KEX Client [OG17]	Art-7 Art-7	5,142 4,498	4,452 4,635	1,708 1,483	2 2	4 4	125 117	731 653	0.428 0.440
	Round5 (All) (SoC) [PQShield]	Art-7	7,168	3,337	2,344	0	_	100	_	-
	FrodoKEM-640 Encaps [HOKG18] FrodoKEM-640 Decaps [HOKG18]	Art-7 Art-7	6,745 7,220	3,528 3,549	1,855 1,992	1 1	11 16	167 162	51 49	0.028 0.025



Why focus on lattice-based / FrodoKEM?

- → Lattices are extremely versatile and theoretically sound.
- → FrodoKEM is probably the most secure (lattice) candidate.
- → Less implementations than ideal lattice schemes; has larger keys and no NTT.
- → FrodoKEM is ideal for long-term security *and* constrained (hardware) platforms.



FrodoKEM



A FrodoKEM primer:

- → FrodoKEM is a lattice-based key encapsulation mechanism (KEM).
- → It bases its hardness on the conservative standard-LWE problem.
- → Standard-LWE operations essentially: $\mathbf{B} = \mathbf{A} \times \mathbf{S} + \mathbf{E} \mod q$.
- → Performs well desite using unstructured lattices.

FrodoKEM is comprised of a number of key modules:

- \rightarrow Matrix-matrix multiplication, of sizes n = 640, 976, and 1344.
- → Uniform and Gaussian error generation.
- → Random oracles via SHAKE (i.e., SHA-3) for CCA security.

A FrodoKEM primer:

- → FrodoKEM is a lattice-based key encapsulation mechanism (KEM).
- → It bases its hardness on the conservative standard-LWE problem.
- → Standard-LWE operations essentially: $\mathbf{B} = \mathbf{A} \times \mathbf{S} + \mathbf{E} \mod q$.
- → Performs well desite using unstructured lattices.

FrodoKEM is comprised of a number of key modules:

- \rightarrow Matrix-matrix multiplication, of sizes n = 640, 976, and 1344.
- Uniform and Gaussian error generation.
- → Random oracles via SHAKE (i.e., SHA-3) for CCA security.

Which of these operations are the bottleneck(s)?

Keccak as a seed expander



- → For FrodoKEM [HOKG18], NewHope [OG17], and BLISS [PDG14] hardware designs, the Keccak mid-range core¹ is utilised, consuming ~750 slices.
- → However, Keccak is a bottleneck in many of the PQC implementations.
- → Keccak's high-speed core, increases area consumption by 3-8x [BDP+12].
- ightarrow This might make it more expensive than the PQC scheme itself ightarrow impractical.
- → Recently, software implementations of PQC candidates have used alternatives:
 - > FrodoKEM-640 is faster by 5x using xoshiro128** [BFM+18]².
 - > Round5 is faster by 1.4x using LWC candidate SNEIK(HA) [Saa19].

¹https://keccak.team/hardware.html

²This PRNG might not qualify for cryptographically secure randomness.

Keccak as a seed expander



- → For FrodoKEM [HOKG18], NewHope [OG17], and BLISS [PDG14] hardware designs, the Keccak mid-range core¹ is utilised, consuming ~750 slices.
- → However, Keccak is a bottleneck in many of the PQC implementations.
- → Keccak's high-speed core, increases area consumption by 3-8x [BDP+12].
- ightarrow This might make it more expensive than the PQC scheme itself ightarrow impractical.
- → Recently, software implementations of PQC candidates have used alternatives:
 - > FrodoKEM-640 is faster by 5x using xoshiro128** [BFM+18]².
 - > Round5 is faster by 1.4x using LWC candidate SNEIK(HA) [Saa19].

With parallelisation, this should also benefit hardware designs...

¹https://keccak.team/hardware.html

²This PRNG might not qualify for cryptographically secure randomness.

What's different?



- → The proposed hardware designs follows FrodoKEM's specifications, expect changing the use of SHAKE for PRNG / seed expanding.
- → Instead, we propose using the more compact (unrolled) Trivium [DCP08].
- → Trivium still qualifies for cryptographically secure randomness.
- → Being more compact; we are able to stack more of them together to enable parallel multiplication of the (time consuming) matrix operations.

What's different?



- → The proposed hardware designs follows FrodoKEM's specifications, expect changing the use of SHAKE for PRNG / seed expanding.
- → Instead, we propose using the more compact (unrolled) Trivium [DCP08].
- → Trivium still qualifies for cryptographically secure randomness.
- → Being more compact; we are able to stack more of them together to enable parallel multiplication of the (time consuming) matrix operations.
- → Additionally we estimate a first-order masking technique for decapsulation.

Efficient first-order masking

POSHIELD

- → The efficiency of Trivium also allows us to efficiently mask decapsulation.
- \rightarrow A random matrix (**R**) is used to mask the operation **M** = **C B**'**S** as:

$$\boldsymbol{M}_1 = \boldsymbol{C} - \boldsymbol{B}'(\boldsymbol{S} + \boldsymbol{R}),$$

$$\label{eq:mass_mass_mass_mass} \boldsymbol{M}_2 = \boldsymbol{C} - \boldsymbol{B}'(\boldsymbol{S} - \boldsymbol{R}).$$

- \rightarrow Then, **M** is recovered by calculating $(\mathbf{M}_1 + \mathbf{M}_2)/2$.
- → We parallelise these operations, as before, so that runtime is not affected.
- → We also ensure no two operations of the same row/column are used in parallel, in case power traces can be combined to cancel out the masking.

Parallelising matrix multiplication



→ We want to optimise are FrodoKEM's LWE calculations of the form:

$$C \leftarrow S'A + E'$$
.

- \rightarrow **S**' \times **A** is the real bottleneck, with at most \sim 7.5m 16-bit multiplications.
- → Thus, we parallelise the matrix multiplication:

Figure 1: Parallelising matrix multiplication, for $S' \times A$, used within LWE computations for an example of k = 4 parallel multiplications.

Hardware design overview



- \rightarrow All designs require k/2 Triviums, outputing 32-bits of randomness per clock.
- → Each 32-bit value is split into 16-bits and given to the DSP for MAC operations.
- \rightarrow Thus, we make a k-times improvement in the throughput / multiplication.




Figure 2: A high-level overview of the proposed hardware designs for FrodoKEM.

Hardware design overview



- \rightarrow All designs require k/2 Triviums, outputing 32-bits of randomness per clock.
- → Each 32-bit value is split into 16-bits and given to the DSP for MAC operations.
- \rightarrow Thus, we make a k-times improvement in the throughput / multiplication.
- → But how does this affect the area consumption of the hardware designs?




Figure 2: A high-level overview of the proposed hardware designs for FrodoKEM.

Table of results (encapsulation)

PSHIELD

- → We provide results for Encaps for two parameter sets.
- \rightarrow We reduce area consumption by \sim 40% for the smallest Encaps design.
- → We also increase the throughput by >16x and are still smaller than the state-of-the-art [HOKG18] without using BRAM.

Table 4: Artix-7 FPGA resource consumption of the proposed FrodoKEM Encaps hardware designs, using Trivium and k parallel multipliers. Results with BRAM usage have an asterisk (*).

FrodoKEM Protocol	LUT	FF	Slices	DSP	BRAM	MHz	Thr-Put
Encaps-640 1x	4,246	2,131	1,180	1	0	190	58
Encaps-640 4x	4,620	2,552	1,338	4	0	183	221
Encaps-640 8x	5,155	3,356	1,485	8	0	177	427
Encaps-640 16x	5,796	4,694	1,692	16	0	171	825
Encaps-640 1x [HOKG18]	6,745	3,528	1,855	1	11	167	51
Encaps-976 1x	4,650	2,118	1,272	1	0	187	25
Encaps-976 4x	4,996	2,611	1,455	4	0	180	94
Encaps-976 8x	5,562	3,349	1,608	8	0	175	183
Encaps-976 16x	6,188	4,678	1,782	16	0	168	350
Encaps-976 1x [HOKG18]	7,209	3,537	1,985	1	16	167	22

Table of results (decapsulation)



- → We provide results for Decaps for two parameter sets.
- \rightarrow We reduce area consumption by \sim 40% for the smallest Decaps design.
- → We also increase the throughput by >14x and are still smaller than [HOKG18].

Table 5: Artix-7 FPGA resource consumption of the proposed FrodoKEM Decaps hardware designs, using Trivium and *k* parallel multipliers. Results with BRAM usage have an asterisk (*).

FrodoKEM Protocol	LUT	FF	Slices	DSP	BRAM	MHz	Thr-Put
*Decaps-640 1x Decaps-640 1x	4,466 10.518	2,152 2,299	1,254 2,933	1 1	12.5 0	162 190	49 57
*Decaps-640 16x	6,881	5,081	1,947	16	12.5	149	710
Decaps-640 16x *Decaps-640 1x [HOKG18]	7,220	5,335 3.549	4,020 1.992	16 1	0 16	160 162	763 49
*Decaps-976 1x	4,888	2,153	1,390	1	19	162	21
Decaps-976 1x	14,217	2,295	3,956	1	0	188	25
*Decaps-976 16x Decaps-976 16x	7,213 18,960	5,087 5,285	2,042 5,274	16 16	19 0	148 157	306 325
*Decaps-976 1x [HOKG18]	7,773	3,559	2,158	1	24	162	21

Graphical representation of results






Figure 3: FPGA slice consumption of FrodoKEM protocols on a Xilinx Artix-7. Decaps values overlap to show results with (*) and without BRAM.

Graphical representation of performance






Figure 4: Comparison of the **throughput per slice** performance on Xilinx Artix-7 FPGA.

Conclusions



- → We propose an alternative hardware design for FrodoKEM, using an unrolled Trivium as PRNG.
- \rightarrow We universally save \sim 40% in hardware resources on the FPGA for the same throughput performance.
- → Moreover, by using the same FPGA area we are able to increase the throughput, universally, by ~16x.
- → It would be interesting to see how other PQC schemes would benefit from this change, too.



Conclusions



- → We propose an alternative hardware design for FrodoKEM, using an unrolled Trivium as PRNG.
- \rightarrow We universally save \sim 40% in hardware resources on the FPGA for the same throughput performance.
- → Moreover, by using the same FPGA area we are able to increase the throughput, universally, by ~16x.
- → It would be interesting to see how other PQC schemes would benefit from this change, too.
- → Thanks for listening! Any question?



References I





Dorian Amiet, Andreas Curiger, and Paul Zbinden.

FPGA-based Accelerator for Post-Quantum Signature Scheme SPHINCS-256.

IACR Transactions on Cryptographic Hardware and Embedded Systems, pages 18–39, 2018.



Guido Bertoni, Joan Daemen, Michael Peeters, Gilles Van Assche, and Ronny Van Keer. Keccak implementation overview.

URL; http://keccak.neokeon.org/Keccak-implementation-3.2.pdf, 2012.



Joppe W. Bos, Simon Friedberger, Marco Martinoli, Elisabeth Oswald, and Martin Stam.

Fly. you fool! faster frodo for the arm cortex-m4.

Cryptology ePrint Archive, Report 2018/1116, 2018. https://eprint.iacr.org/2018/1116.



Christophe De Canniere and Bart Preneel.

Trivium.

In New Stream Cipher Designs, pages 244-266. Springer, 2008.



James Howe, Tobias Oder, Markus Krausz, and Tim Güneysu.



Standard lattice-based key encapsulation on embedded devices.

IACR Transactions on Cryptographic Hardware and Embedded Systems, pages 372-393, 2018.



Brian Koziel, Reza Azarderakhsh, and Mehran Mozaffari Kermani.

A high-performance and scalable hardware architecture for isogeny-based cryptography. *IEEE Transactions on Computers*, 67(11):1594–1609, 2018.



Po-Chun Kuo, Wen-Ding Li, Yu-Wei Chen, Yuan-Che Hsu, Bo-Yuan Peng, Chen-Mou Cheng, and Bo-Yin Yang.

High performance post-quantum key exchange on FPGAs.

Cryptology ePrint Archive, Report 2017/690, 2017.

https://eprint.iacr.org/2017/690.

References II





Tobias Oder and Tim Güneysu.

Implementing the NewHope-simple key exchange on low-cost FPGAs.

Progress in Cryptology-LATINCRYPT, 2017, 2017.



Thomas Pöppelmann, Léo Ducas, and Tim Güneysu.

Enhanced lattice-based signatures on reconfigurable hardware.

In International Workshop on Cryptographic Hardware and Embedded Systems, pages 353-370. Springer, 2014.



Debapriya Basu Roy and Debdeep Mukhopadhyay.

Post Quantum ECC on FPGA Platform.

Cryptology ePrint Archive, Report 2019/568, 2019. https://eprint.iacr.org/2019/568.

Markku-Juhani O Saarinen

Exploring nist lwc/pqc synergy with r5sneik: How sneik 1.1 algorithms were designed to support round5. Cryptology ePrint Archive. Report 2019/685, 2019.

https://eprint.iacr.org/2019/685.



Wen Wang, Jakub Szefer, and Ruben Niederhagen.

FPGA-based Niederreiter cryptosystem using binary Goppa codes.

In International Conference on Post-Quantum Cryptography, pages 77–98. Springer, 2018.