



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
01	ALPHA RELEASE	03/26/14	VRNK
02	BETA RELEASE	03/26/14	VRNK
03	PRODUCTION RELEASE	07/22/14	VRNK





DRILL CHART:BLE-FINAL				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	8.0	+3.0/-3.0	PLATED	427
•	10.0	+3.0/-10.0	PLATED	11
•	28.0	+3.0/-3.0	PLATED	5
•	40.0	+3.0/-3.0	PLATED	122
•	43.0	+3.0/-3.0	PLATED	6
⊗	125.0	+3.0/-3.0	NON-PLATED	4
=	74.799x27.598	+3.0/-3.0	PLATED	2


# NOTES:(UNLESS OTHERWISE SPECIFIED)

- RoHS COMPLIANT CERTIFICATION OR MATERIAL DECLARATION REQUIRED
- MATERIAL:
  - IS410 OR EQUIVALENT. MATERIAL MUST CONFORM TO UL94V-0.
  - USE HTE COPPER, AS SPECIFIED IN THE CROSS SECTION DIAGRAM
  - OVERALL METAL TO METAL THICKNESS AS SPECIFIED IN THE CROSS SECTION
- DRILLING:
  - DIAMETERS IN DRILL TABLE ARE FINISHED HOLE SIZES +/- .003 tol. UNLESS OTHERWISE SPECIFIED IN DRILL TABLE.
  - TEARDROP ALLOWED ON ENTRY OF VIA ON EVERY TRACE LAYER.
- PLATING:
  - COPPER PLATING IN THRU-HOLES .001 min.
- MARKING:
  - SILKSCREEN IN WHITE NON-CONDUCTIVE EPOXY INK ON PRIMARY SIDE OF THE BOARD OR BOTH SIDES IF APPLICABLE.
  - FABRICATOR TO PLACE DATE CODE AND LOGO ON SECONDARY SIDE IN ETCH (PREFERRED) OR SILKSCREEN.
- FINAL FABRICATION:
  - SOLDRMASK PRIMARY AND SECONDARY SIDE OF BOARD USING LIQUID PHOTOIMAGABLE MASK MATERIAL OVER BARE COPPER. PER IPC-SM-840. MASK ARTWORKS PROVIDED ARE 1:1. SOLDERMASK COLOR \*\*RED\*\*
- FINISH:
  - SHALL BE ELECTROLYTIC NICKEL/GOLD. ELECTROLESS NIKEL / IMMERSION GOLD. (ENIG)
  - NICKEL THICKNESS: 100-200 MICROINCHES.
  - GOLD THICKNESS: 3-10 MICROINCHES.
- BOARDS SHALL BE PURCHASED FROM UL RECOGNIZED VENDORS ONLY AND SHALL BE MARKED IN COPPER ON SECONDARY SIDE OF BOARD WITH VENDORS UL IDENT. FLAMABILITY RATING (94-V0), DATE CODE (WWYY), AND RoHS COMPLIANT SYMBOL.
- MANUFACTURE BOARD TO BE IN ACCORDANCE WITH PERFORMANCE STANDARD IPC-6011/6012 CLASS 2 BOARD TO BE INSPECTED PER IPC-600-A CLASS 2.
- MAXIMUM WRAP OR TWIST SHALL NOT EXCEED .007 in/in.
- TESTING:
  - FABRICATOR TO ADD TEST STRUCTURES OR CUPONS AS NEEDED.
  - T-LINE IMPEDENCE TO BE TESTED OR GUARANTEE WITHIN 10% IF SPECIFIED IN THE CROSS SECTION. TOLERANCE TO BE +/-10% UNLESS OTHERWISE SPECIFIED.




NOTE: 9 MIL 16 MIL SPACING TRACES ON LAYER 1 DIFFERENTIAL IMPEDANCE CONTROLLED TO 90 OHMS +/- 10% TESTED


UNLESS OTHERWISE SPECIFIED		SIGNATURES		DATE	<div><div>CYPRESS SEMICONDUCTOR</div></div> <div>198 CHAMPION COURT SAN JOSE, CA 95134 (408) 943-2600</div>		
DIMENSIONS ARE IN INCHES		DRAWN	PRAO	07/22/14			
TOLERANCES ON: ANGLES +/- 2°		CHECKED	VRNK	07/22/14			
2 PL DECIMALS +/- .010		ENGRG	VRNK	07/22/14			
3 PL DECIMALS +/- .005		ISSUED					
THIRD ANGLE PROJECTIONS					FABRICATION DRAWING CY8CKIT-042-BLE PIONEER BASEBOARD		
							
CYPRESS PROPRIETARY							
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS CYPRESS SEMICONDUCTOR PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY CYPRESS.							
		SIZE	FSCM NO	DWG NO	REV		
		C		610-60186-0103			
		SCALE: 1/1			SHEET: 1 OF 1		




600-60194-01 REV03 PRIMARY SIDE



600-60194-01 REV03 GND LAYER



600-60194-01 REV03 POWER LAYER



600-60194-01 REV03 SECONDARY SIDE



