Report

B05901030 電機三 陳欽安

1. 證明電路中沒有Latch的截圖

Inferred memory devices in process in routine LCD_CTRL line 335 in file '/home/raid7_2/userb05/b05030/ICD2019/HW4/lcd_ctrl.v'.										
Register Name	Туре	Width	Bus	MB	AR	AS	SR	ss	S	т
 y_reg	Flip-flop	5	Y	N	Y	N	N	N	N	Ī
y_reg	Flip-flop	1	N	N	N	Y	N	N	N	
GRID_reg	Flip-flop	40	Y	N	Y	N	N	N	N	- 1
IROM_A_reg	Flip-flop	6	Υ	N	Y	N	N	N	N	- 1
IRB_D_reg	Flip-flop	8	Y	N	Y	N	N	N	N	
IRB_A_reg	Flip-flop	6	Y	N	Y	N	N	N	N	
busy_reg	Flip-flop	1 1	N	N	N	Y	N	N	N	ı i
done_reg	Flip-flop	1 1	N	N	İΥ	N	N	N	N	· [
_cmd_reg	Flip-flop	3	Υ	N	İΥ	N	N	N	N	i i
_cmd_valid_reg	Flip-flop	1	N	N	įΥ	N	N	į N	į N	i i
state_ctrl_reg	Flip-flop	2	Υ	N	įΥ	į N	N	į N	įΝ	i i
counter_reg	Flip-flop	6	Y	į N	į N	įΥ	N	į N	į N	· i
counter_reg	Flip-flop	1 1	N	N	İΥ	į N	N	į N	įΝ	i i
x_reg	Flip-flop	5	Υ	į N	įΥ	į N	N	į N	įΝ	i i
x_reg	Flip-flop	1	N	N	N	įΥ	N	į N	į N	i i
DATA_TABLE_reg	Flip-flop	512	Y	N	ļΥ	N	į N	N	N	j

Ⅱ. Report 截圖

① report_timing

***********	*								
Report : timing									
-path full									
-delay max									
-max_paths 1									
Design : LCD CTRL									
Version: N-2017.09-SP2									
Date : Tue May 7 11:05:42 2019									
Date : lue may									
***********	•								
Operating Conditional alaw Library, alaw									
Operating Conditions: slow Library: slow									
Wire Load Model Mode: top									
Startpoint: counter_reg_4_									
(rising edge-triggered flip-flop clocked by clk)									
Endpoint: IROM_EN_reg									
(falling edge-triggered flip-flop clocked by clk)									
Path Group: clk									
Path Type: max									
Des/Clust/Port Wire Load Model	Library								
LCD_CTRL tsmc13_wl10	slow								
Point	Incr	Path							
clock clk (rise edge)	0.00	0.00							
clock network delay (ideal)	0.50	0.50							
counter_reg_4_/CK (DFFRX2)	0.00	0.50 r							
counter_reg_4_/QN (DFFRX2)	0.61	1.11 r							
U11260/Y (NAND3X1)	0.38	1.49 f							
U11297/Y (NOR2X4)	0.55	2.05 r							
U10160/Y (NAND2XL)	0.17	2.21 f							
U7700/Y (BUFX2)	0.33	2.54 f							
U11771/Y (OAI21XL)	0.49	3.03 r							
IROM_EN_reg/D (DFFNSRX1)	0.00	3.03 r							
data arrival time		3.03							
clock clk (fall edge)	5.00	5.00							
clock network delay (ideal)	0.50	5.50							
clock uncertainty	-0.10	5.40							
IROM_EN_reg/CKN (DFFNSRX1)	0.00	5.40 f							
library setup time	0.01	5.40							
data required time	0.01	5.41							
data required time		5.41							
data required time		5.41							
data required time		-3.03							
data affival time		-3.03							
slack (MET)		2.38							
STACK (MET)		2.38							

(2) report area

```
[b05030@cad17 HW4]$ more area.report
  ************
Report : area
Design : LCD_CTRL
Version: N-2017.09-SP2
Date : Tue May 7 11:05:42 2019
Library(s) Used:
      typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.
db)
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
                                                               38
13336
                                                               13124
12530
Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                                                 2263
                                                                    84
                                                  104466.482604
13273.667846
19209.475166
0.000000
Combinational area:
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
Net Interconnect area:
                                                 1919362.783447
                                                 123675.957771
2043038.741218
Total cell area:
Total area:
```

3 report power

```
*************
Report : power
         -analysis_effort low
Design : LCD_CTRL
Version: N-2017.09-SP2
Date : Tue May 7 11:05:44 2019
Library(s) Used:
     typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Operating Conditions: slow Library: slow Wire Load Model Mode: top
Design
                Wire Load Model
                                                Library
LCD_CTRL
                           tsmc13_wl10
                                                slow
Global Operating Voltage = 1.08
Power-specific unit information :
Voltage Units = 1V
Capacitance Units = 1.000000pf
     Time Units = 1ns
    Dynamic Power Units = 1mW
Leakage Power Units = 1pW
                                      (derived from V,C,T units)
  Cell Internal Power = 1.5605 mW
Net Switching Power = 436.7635 uW
                                              (78\%)
                                              (22%)
Total Dynamic Power
                           = 1.9973 mW (100%)
Cell Leakage Power
                          = 10.8840 uW
                    Internal
                                        Switching
                                                               Leakage
                                                                                      Total
Power Group
                                                                                                       ) At
                    Power
                                        Power
                                                                Power
                                                                                      Power
trs
io_pad
                      0.0000
                                           0.0000
                                                                 0.0000
                                                                                      0.0000
                                                                                                    0.00%)
                                                                0.0000
0.0000
0.0000
                      0.0000
                                            0.0000
                                                                                      0.0000
                                                                                                    0.00%)
memory
black_box
                      0.0000
                                           0.0000
                                                                                      0.0000
                                                                                                    0.00%)
clock_network
register
                                                                                                   0.00%)
77.27%)
                                                                                      0.0000
                      0.0000
                                           0.0000
                      1.5308
                                                            5.2061e+06
                                       1.5743e-02
                                                                                      1.5518
sequential
                       0.0000
                                           0.0000
                                                                0.0000
                                                                                      0.0000
                                                                                                    0.00%)
combinational 2.9676e-02
                                                            5.6779e+06
                                                                                                   22.73%)
                                            0.4210
                                                                                      0.4564
Total
                      1.5605 mW
                                           0.4368 mW
                                                            1.0884e+07 pW
                                                                                      2.0081 mW
```

III. Gate level 模擬通過截圖

- tb1 (左)
- tb2 (右)