


RISC-V Processor Design

Daniel Chen Berkeley EECS 251 LA

5-Stage Pipeline: *IF/ ID/ EX/ MEM/ WB*



Control Unit


- Input:
 - Opcode
 - funct3 (1-bit)
 - CSRRW: 001
 - CSRRWI: 101
- Output:
 - Asel, Bsel
 - PC or data from register
 - if_rs1, if_rs2
 - Forwarding unit

```
`OPC_ARI_RTYPE:
begin
    if_rs1  = 1'd1;
    if_rs2  = 1'd1;
    btype   = 1'd0;
    jtype   = 1'd0;
    stype   = 1'd0;
    csrtype = 1'd0;
    RegWEn  = 1'd1; //write to reg
    Asel    = 1'd0; //not deal with hazard
    Bsel    = 1'd0; //not deal with hazard
    memRW   = 1'd0; //not write
    memtoreg = 2'd1; //choose alu_out
    //don't care
    dataW_sel = 2'd0;
end
```

Forwarding Unit

- Generate A_sel/ B_sel
- For B-type:

Using ALU to calculate PC_{nxt}



Branch Predictor (ID-stage)


# of cycles	<i>w/o BrPred</i>	<i>2-bit</i>	<i>1-bit</i>	<i>Always Taken</i>
<i>cachetest</i>	90410	90409	90410	88368
<i>final</i>	6415	6408	6415	6264
<i>fib</i>	5558	5558	5558	5412
<i>sum</i>	76102	76037	76102	73961
<i>replace</i>	76176	76109	76176	74038

Tested on test_bmark_short

Cache (*Write Back + Allocate on miss*)

Direct-Mapped


- Data: 4 x **SRAM1RW 256x128 (32 entries used)**
- Dirty/Valid/Tag:
 - Implemented with regs



Cache (*Write Back + Allocate on miss*)


2-Way Associative

- Data: 8x **SRAM1RW 256x128 (32 entries used)**
- Replacement:
 - Least Recently Used policy
- LRU/Dirty/Valid/Tag:
 - Implemented with regs





Read Only Cache

- For I\$
- INIT state:
 - SRAM didn't initialize



Cache with *Write Buffer*



Functionality (*test_asm/ test_bmark*)

[illegible]


Runtime Analysis

(2-way associative + always taken)

Test Cases	# of cycles	Clock period (ns)	Runtime (s)
cachetest	3016974	1.3	$3.922 * 10^{-3}$
final	6264	1.3	$8.143 * 10^{-6}$
fib	5412	1.3	$7.036 * 10^{-6}$
sum	19091565	1.3	$2.482 * 10^{-2}$
replace	19559246	1.3	$2.542 * 10^{-2}$

Floorplan

- Floorplan dimension:
 - Width x Height = 700 x 800
 - Area = 560,000 μm^2
- Area utilization (density):
 - Riscv_top: 197711 μm^2
 - $197711 / 560000 = 35\%$



Power (Innovus Estimated)

- Static power estimation (activity factor = 0.2)



Total Power

Total Internal Power:	4.78074122	26.0319%
Total Switching Power:	11.55955628	62.9437%
Total Leakage Power:	2.02461838	11.0244%
Total Power:	18.36491586	

Group	Internal Power	Switching Power	Leakage Power	Total Power	Percentage (%)
Sequential	2.594	0.1136	0.5464	3.254	17.72
Macro	0	0.1515	0	0.1515	0.8247
I/O	0	0	5.536e-07	5.536e-07	3.014e-06
Combinational	1.94	10.69	1.448	14.08	76.68
Clock (Combinational)	0.09363	0.3244	0.0001642	0.4182	2.277
Clock (Sequential)	0.1527	0.2757	0.02959	0.458	2.494
Total	4.781	11.56	2.025	18.36	100


Clock Tree Routing

- Insertion Delay quite high
 - Try different orientations/ locations



Histogram

- Not really ideal



Critical Path

- Light Blue line
- Start Point: dcache/ from_mem_reg
- End Point: alu_out_MEM_reg



Critical Path (post-syn)

- Clock Period = 1.3 ns
- Slack = 72 ps
- Startpoint:
 - dcache/cpu_offset_reg
- Endpoint:
 - pc_add4_reg

Path 1: MET (72 ps) Setup Check with Pin cpu/pc_add4_reg[30]/CLK->D

View: PVT_0P63V_100C.setup_view

Group: clk

Startpoint: (R) mem/genblk1.dcache/cpu_offset_reg[1]/CLK

Clock: (R) clk

Endpoint: (R) cpu/pc_add4_reg[30]/D

Clock: (R) clk

	Capture	Launch
Clock Edge:+	1300	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	1300	0
Setup:-	7	
Uncertainty:-	100	
Required Time:=	1193	
Launch Clock:-	0	
Data Path:-	1121	
Slack:=	72	

Critical Path (post-cts)

- Clock Period = 1.3 ns
- Slack = 6.612 ps
- Startpoint
 - dcache/ from_mem_reg
- Endpoint
 - alu_out_MEM_reg

```
Path 1: MET (6.162 ps) Setup Check with Pin cpu/alu_out_MEM_reg[0]/CLK->D
View: PVT_0P63V_100C.setup_view
Group: reg2reg
Startpoint: (R) mem/genblk1.dcache/from_mem_reg/CLK
Clock: (R) clk
Endpoint: (R) cpu/alu_out_MEM_reg[0]/D
Clock: (R) clk

Clock Edge:+ 1300.000      Launch 0.000
Src Latency:+ -250.966      -250.966
Net Latency:+ 228.900 (P)  272.800 (P)
Arrival:= 1277.934      21.834

Setup:- 6.339
Uncertainty:- 100.000
Cprr Adjust:+ 7.700
Required Time:= 1179.295
Launch Clock:= 21.834
Data Path:+ 1151.299
Slack:= 6.162
Timing Path:
```

Both post_syn/ post_par are from READ_MEM state in dcache to regs in RISCV core.
-> wait for mem_resp_valid & mem_req_ready to generate the STALL signal.

Power Analysis (Switching Power)

Addi.hex	Setup view	Hold view
Static Power (alpha = 0.2)	11.56	17.25
Dynamic Power	1.39	2.29
Activity Factor	2.4%	2.7%

Final.hex	Setup view	Hold view
Static Power (alpha = 0.2)	11.56	17.25
Dynamic Power	1.18	1.94
Activity Factor	2%	2.2%

Summary

- Optimization for frequency
 - ***5-stage pipeline***
- Optimization for cycles
 - ***Branch Predictor (2-bit/ 1-bit/ always taken)***
 - ***Write Back Policy***
 - ***Write Buffer in D\$ (Using two FSMs)***
- Optimization for area
 - ***Read-only I\$***