1. Hello

1.1.

This is a test of the timeliney preview.



	Semester 1													Semester 2														
	W1	W2	W3	W4	W5	W6	W 7	W8	W9	W10	W11	E1	E2	C1	C2	C3	Wo	W1	W2	W3	W4	W5	W6	W 7	W8	W9	W10	W11
D - Deliverables																	l	l I	1	1	l I	1			 	l I		
D1 - Statement of Intent	+		1							+	 		, · 		·		 	· 	+ 	1 — — — — I	 		+ 			+		
D2 - Interim Report	-		1		<u> </u>	T	1	++	+	<u> </u>								 	I I			i			i	i	<u>i</u>	
D3 - Poster			1			T		1	:		 :				T			·	T	!			T			_T		
D4 - Final Report			1	-		+		11		+	+				+			+ ·	+				+			+		
R1 - Research - STRATHcube			-	=	i	i	1	<u> </u>			i i	i i	l I					 	i i	i i	i i	l I	i i	i i	İ	I	İ	
R1.1 - Mission Requirements	_T		1			T	7			Ι	T				T			i	T				T			_T		
R1.2 - Data Handling	+		1			+				+			·		+			+ ·	+				+			+		
R1.3 - Link Budget	<u>-</u>		1	-		†		-ii		<u> </u>	<u>-</u> 	<u></u>	' 		i i		' 	<u>-</u>	<u>.</u>	' !	<u></u>	 	 	, i	: i	i		
R1.4 - TOTEM SDR	_T		1			T				T	T				T		ı !	·	T	ı — — — —	 	r	T		i	_T		
R2 - Research - DVB-S2			-	_	1	1	1		1		1	1	l I				l I	l I	1	l I	l I	1	1	1	ļ	ı	İ	
R2.1 - ACM			1			Ť						·	 i		 		' i	 	i i	/ 		i	i	,		 		
R2.2 - Standard			1			T				T	T				T i			·	T	i – – – –		F	T			 		
R2.3 - Existing Implementations	+		1		·	+	1			+	+ !	-	·		+	 	 	+ ·	+ !	1 — — — — I	 	H	+			+		
R3 - Research - Packet Handling			=	=	1	Ī	1				i i	i	I I				 	 	[I I	I I	i I	1	1	i	ı	i	
R3.1 - XTCE Standard			1			·							 		i				T	 		 I	T		j	 		
R3.2 - Libraries	+		1			+	1			+	+ !		·				 	·	+ !	1		F	+			+		
S - Systems Engineering			-	=	i i	I I	1				I I	1	I I		1		 	I I	I I	I I	I I	I I	 	 	I	I	ı	
S1 - Requirements	i		1	-		T									i				T				T			 		
I1 - Implementation - Transmitter									•	1	1		 				 	 	I L	1	 	 	1					
I1.1 - Resource Usage Analysis						+			-	<u> </u>	 		 !					· !	 !	,			 			+		
I1.2 - Transceiver Integration			1		1	T	1	1	-	Ī — — —	ī								i	1		ī	ī		i			
I1.3 - Resource Optimisation			1			T	7		-		T		 		T		 	 !	T !	1 !			T					
I1.4 - Libiio Driver	+			-	1	T			-				 !					· !	 	. – – – – I			 			+ 		
I1.5 - GNU Radio Integration	i		i			1	1	1 1	-	<u> </u>	Ţ								ī						i	i		
I2 - Implementation - Packet Handling			1					=			1		I					1	1	1	1			1				
I2.1 - System Interfacing	+		1			T		1 1				,	, 		 !		, 	 -	 	, 						+		
I2.2 - XTCE	·		1	-	1	T	1	1	-	Ī	 				I		 		 	1		i	 	 	i	<u>-</u> I		
I2.3 - Scheduling			1			T	7								I I		 		T	1	 		T	1	[T		
I2.4 - PL Interfaces			i i									 	, 		 				 ! !	, 	,		i					
V1 - Verification - Required			 			1													l I	I I	l L	I I	1	1				
V1.1 - Timing Closure						1		-,,										·					 		[T		
V1.2 - Individual component testing	+		1			T		- 					, -		 		, 	· -	 	, I	,				I	+		
V1.3 - System Testing	i		1			Ī				1	1	1					 	 	 						i	i i	i	
V1.4 - Performance Requirements			1			1													T	1			1					
V2 - Verification - Optional			1	i _i_		 -		i i					!		1		 	I L	I I		 	I L	1					
V2.1 - Hardware in the Loop	i					Ī		I I		1	1								I I	 						i		
V2.2 - Memory Corruption			!			T		-,, ! !			T								T							_T		
							pro	oof of con	ncept																			

