

c)1101 sequence detector without overlap

d) 1101 sequence detector with overlap

The characteristic equation of D flip-flop

a) 
$$Q = 1$$
 b)  $Q = 0$  c)  $Q = D$  d)  $Q = D$ 

00 Flip-flop outputs are always

a) Complimentary
b) The same
c)Independent of each other d) same as previous input

The output of a sequential circuit depends on

a) Present inputs only
c)Both present and past inputs
d) Present outputs only
10. Diagram which is used to show logic elements and their interconnections is said to be

c)logic diagram a) circuit diagram b) system diagram d) gate diagram

11. What function do the following Verilog module implement?

module example (x,s,y,f); input x,s,y; output f;

wire t1,t2,t3; not(t1,s);

and(t3,s,y); and(t2,t1,x);

or(f,t2,t3);

endmodule

a) f=x.s+y.s'b) f=x.s+y.s c) f=x.s'+y.s d)None of these

12. Which of these sets of logic gates are known as universal gates?

a)XOR, NAND, OR b)OR, NOT, XOR


c)NOR, NAND, XNOR

d)NOR, NAND

13. A finite state machine in which

2. the output is a function of only the current state 1. the output is a function of the current state and inputs

a) Mealy machine and Moore machine Which of the following machines is respectively correct for these styles? b) Moore machine and Mealy machine



15. Choose the correct option: d) None of the mentioned

Statement 1: Mealy machine reacts faster to inputs. Statement 2: Moore machine has more circuit delays. a) Statement 1 is true and Statement 2 is false b. b) Statement 1 is true but

- c) Statement 1 is false and Statement 2 is true
- d) None of the mentioned is true
- 16. In the toggle mode, a JK flip-flop has

a)J = 0, K = 1 b)J = 1, K = 1c)J = 0, K = 0 d)J = 1, K = 0

17. Consider the following Verilog module module ALU (data1, data2, cond, result);

input[7:0]data1,data2;

input[2:0] cond;

output reg [7:0] result;

always @(data1 or data2 or conc

if(cond==3'b000) result=datal;

elseif(cond==3'b001) result=data2;

elseif(cond=3'b010) result=data1+data2;

elseif(cond=3'b011) result= data1-data2;

elseif(cond==3'b110) result= data1|data2; elseif(cond==3'b101) result= data1&data2

elseif(cond=3'b111) result=0;

end

endmodule

What will happen when the module is synthesized?

- a. A combinational circuit will be generated
- b. A sequential circuit with storage element will be generated
- c. If the synthesizer supports adder and subtractor block, a combinational circuit will be
- d. None of these



circuit into a set of logic equations?

a) Simulation

c)Synthesis

19. For the Verilog code segment below, circle

1 always@ (posedge clk)

2 begin

3z = y; y = x;

4 y1= x1; z1 = y1;

5 22 <= 12; 12 <= x2;

6 y3<= x3; z3 <= y3; a) Line 3 implements a shift register

b) Line 4 implements a shift register

register. c) Line 5 implements a parallel flip-flop

d) Line 6 implements a shift

20. If a variable is not assigned in all possible executions of an always statement then:

a) A don't care is inferred

c) The variable is set to 0

b) A latch is inferred

d) The synthesis process will fail

PART II: True/False Questions (1 pt. each)

if the statement is false On the space provided write True if the statement is true and write False

- A D flip-flop can be implemented with a JK flip-flop and one NOT gate Verilog is case sensitive

- A T flip-flop can be implemented with only 6 NAND gates
- $1 \oplus 1 \oplus 0 = 1$
- I forgot to write down my name and student ID number
- Moore machine has fewer states than a mealy machine.
- An "if" statement must always be inside of an "always" block.
- An inverter output is the complement of its input.
- 9. Use of Blocking Assignments is preferable to Non-Blocking Assignments because race 10. A NOR gate output is LOW if any of its inputs is LOW.
- conditions are less likely to occur