

SCPC Homework - Exercise 2

Switched-Capacitor Power Converters

ET4382 - Digital IC Design

Daniel Tyukov - 5714699

Raghavendra Joshi - 6438180

TU Delft

Part (a)

Blocking Voltages of Power Switches

Part (a): Circuit A - Series-Parallel 4:1

Topology: 3 flying caps (C1, C2, C3), output cap C4, 10 switches

Conversion ratio: $M = 1/4$

Phase 1 (series): S1, S2, S3, S4 ON

Caps in series from Vin to Vout: $V_{in} \rightarrow C1 \rightarrow C2 \rightarrow C3 \rightarrow V_{out}$

Each cap voltage: $V_c = V_{in}/4$

Node voltages (ϕ_1): $[1, 3/4, 3/4, 1/2, 1/2, 1/4] \times V_{in}$

Phase 2 (parallel): S5-S10 ON

Each cap connected between Vout and GND

Node voltages (ϕ_2): $[1/4, 0, 1/4, 0, 1/4, 0] \times V_{in}$

Blocking voltage = $|V_{terminal1} - V_{terminal2}|$ when switch is OFF

Max blocking voltage: $3/4 \times V_{in}$ (S1, S5, S8)

Part (a): Circuit A - Switch Blocking Voltages

Switch	Phase	Blocking Voltage	Switch	Phase	Blocking Voltage
S1	phi1	$\frac{3}{4} \times V_{in}$	S6	phi2	$\frac{1}{2} \times V_{in}$
S2	phi1	$\frac{1}{4} \times V_{in}$	S7	phi2	$\frac{1}{4} \times V_{in}$
S3	phi1	$\frac{1}{4} \times V_{in}$	S8	phi2	$\frac{3}{4} \times V_{in}$
S4	phi1	$\frac{1}{4} \times V_{in}$	S9	phi2	$\frac{1}{2} \times V_{in}$
S5	phi2	$\frac{3}{4} \times V_{in}$	S10	phi2	$\frac{1}{4} \times V_{in}$

Part (a): Circuit B - Ladder/Dickson 4:1

Topology: 3 flying caps (C1, C2, C3), output cap C4, 8 switches

Conversion ratio: $M = 1/4$

Cap voltages: $V_{C1} = V_{C2} = V_{in}/2$, $V_{C3} = V_{in}/4$

Phase 1: S1, S2, S3 ON

Node voltages (ϕ_1): $[1, 1/2, 1/2, 1/4, 0, 1/4] \times V_{in}$

Phase 2: S4-S8 ON

Node voltages (ϕ_2): $[1, 0, 1, 0, 1/2, 1/4] \times V_{in}$

More uniform blocking voltage distribution than Circuit A

Most switches: $1/2 \times V_{in}$ blocking voltage

Part (a): Circuit B - Switch Blocking Voltages

Switch	Phase	Blocking Voltage	Switch	Phase	Blocking Voltage
S1	phi1	$1/2 \times V_{in}$	S5	phi2	$1/4 \times V_{in}$
S2	phi1	$1/2 \times V_{in}$	S6	phi2	$3/4 \times V_{in}$
S3	phi1	$1/2 \times V_{in}$	S7	phi2	$1/2 \times V_{in}$
S4	phi2	$1/4 \times V_{in}$	S8	phi2	$1/4 \times V_{in}$

Part (b)

PMOS/NMOS Switch Implementation

Part (b): Switch Type Selection

Constraint: gate drive voltage in range $[V_{in}, 0]$

Selection rule:

Switches closer to V_{in} (high rail) $\rightarrow$ PMOS

Gate driven to 0V to turn ON ($V_{sg} = V_{node} > |V_{tp}|$)

Switches closer to GND (low rail) $\rightarrow$ NMOS

Gate driven to V_{in} to turn ON ($V_{gs} = V_{in} - V_{node} > V_{tn}$)

Circuit A (10 switches):

PMOS: S1, S5, S6, S7 (top rail switches, connected near V_{in})

NMOS: S8, S9, S10 (bottom rail switches, connected to GND)

S2, S3, S4: intermediate nodes, either type possible

Circuit B (8 switches):

PMOS: S1, S2, S3, S5, S7, S8 (near high rail)

NMOS: S4, S6 (near low rail)

Part (c)

R_{on} , C1, C2, C3 Design for $R_{out} = 20 \text{ Ohm}$

Part (c): Design Approach

Target: $R_{out} = 20 \text{ Ohm}$ at corner frequency $f_c = 10 \text{ MHz}$

Output impedance model:

$$R_{out} = \sqrt{R_{SSL}^2 + R_{FSL}^2}$$

At corner frequency: $R_{SSL} = R_{FSL}$

$$R_{out} = \sqrt{2} \times R_{FSL} \Rightarrow R_{FSL} = 20/\sqrt{2} = 14.14 \text{ Ohm}$$

FSL (Fast Switching Limit):

$$R_{FSL} = \sum(a_i^2) \times 2 \times R_{on} \text{ (switch charge multipliers)}$$

SSL (Slow Switching Limit):

$$R_{SSL} = m / (f_s \times C_T) \text{ (capacitor charge multipliers)}$$

Capacitance density (for area):

$$C_{1V8} = 6 \text{ nF/mm}^2 \text{ (} V_c < 1.8V \text{)}$$

$$C_{5V} = 2.5 \text{ nF/mm}^2 \text{ (} V_c < 5V \text{)}$$

Part (c): Circuit A Sizing

Charge multiplier analysis:

FSL factor $p = 5/4 \Rightarrow R_{FSL} = (5/4) \times R_{on}$

SSL factor $m = 9/16$

Ron calculation:

$14.14 = (5/4) \times R_{on} \Rightarrow R_{on} = 14.14 \times 4/5 = 11.31 \text{ Ohm}$

Capacitor sizing:

$R_{SSL} = m / (f_s \times C_T) \Rightarrow C_T = (9/16) / (10^7 \times 14.14) = 3.977 \text{ nF}$

Equal distribution: $C_1 = C_2 = C_3 = C_T/3 = 1.33 \text{ nF}$

Voltage across each cap: $V_c = V_{in}/4 = 1V < 1.8V$

Use C_1V8 density $\Rightarrow \text{Area} = C_T / 6 = 3.977/6 = 0.663 \text{ mm}^2$

Note: all caps are floating (C_INV type)

Part (c): Circuit B Sizing

Charge multiplier analysis:

FSL factor $p = 17/8 \Rightarrow R_{FSL} = (17/8) \times R_{on}$

SSL factor $m = 1$

Ron calculation:

$14.14 = (17/8) \times R_{on} \Rightarrow R_{on} = 14.14 \times 8/17 = 6.655 \text{ Ohm}$

Capacitor sizing:

$R_{SSL} = m / (f_s \times C_T) \Rightarrow C_T = 1 / (10^7 \times 14.14) = 7.07 \text{ nF}$

Optimal distribution: $C_3 = 2 \times C_1 = 2 \times C_2$

$C_1 = C_2 = 1.77 \text{ nF}, C_3 = 3.54 \text{ nF}$

All caps floating (C_{INV}), voltage < 1.8V for given V_{in}

Use C_{1V8} density $\Rightarrow \text{Area} = C_T / 6 = 7.07/6 = 1.18 \text{ mm}^2$

Part (c): Circuit A vs Circuit B Comparison

Parameter	Circuit A	Circuit B
Topology	Series-Parallel	Ladder/Dickson
Ron	11.31 Ohm	6.655 Ohm
CT (total)	3.977 nF	7.07 nF
C1	1.33 nF	1.77 nF
C2	1.33 nF	1.77 nF
C3	1.33 nF	3.54 nF
Cap distribution	Equal	C3 = 2 x C1
Total area	0.663 mm^2	1.18 mm^2
Max blocking V	3/4 Vin	3/4 Vin

Part (d)

Maximum Theoretical Efficiency

Part (d): Efficiency Calculation

Given: $V_{in} = 4V$, $V_{out} = 0.8V$

Both circuits: $M = 1/4$ (ideal conversion ratio)

Maximum theoretical efficiency:

$$\eta_{max} = V_{out} / (M \times V_{in})$$

$$\eta_{max} = 0.8 / (1/4 \times 4)$$

$$\eta_{max} = 0.8 / 1.0$$

$$\eta_{max} = 0.8 = 80\%$$

Both Circuit A and Circuit B have the same ideal ratio $M = 1/4$

=> Same maximum theoretical efficiency: 80%

Note: actual efficiency will be lower due to:

- Switch conduction losses ($R_{on} \times I^2$)
- Bottom-plate parasitic losses
- Gate drive losses
- Other parasitic effects

Part (e)

Circuit A Simulation: SSL vs FSL

Part (e): Simulation Setup

Circuit A only (series-parallel, $M = 1/4$)

Component values from part (c):

$C1 = C2 = C3 = 1.33 \text{ nF}$, $C_{out} = 80 \text{ nF}$, $R_{on} = 11.31 \text{ Ohm}$

Two simulations at different switching frequencies:

Sim 1 - SSL regime ($f_s = f_c/20 = 500 \text{ kHz}$):

Slow switching limit: $f_s \ll f_c \Rightarrow R_{out}$ dominated by R_{SSL}

I_{out} reduced by 20x (0.5 mA) to keep $V_{out} \sim M \times V_{in}$

Sim 2 - FSL regime ($f_s = 20f_c = 200 \text{ MHz}$):

Fast switching limit: $f_s \gg f_c \Rightarrow R_{out}$ dominated by R_{FSL}

$I_{out} = 10 \text{ mA}$ (nominal load)

Part (e): SSL Results ($f_s = 500 \text{ kHz}$)

$R_{out} \sim 282 \text{ Ohm}$ (dominated by $R_{SSL} \sim 1/f_s$)

$V_{out} \sim 860 \text{ mV}$ with large sawtooth ripple ($\sim 15 \text{ mV p-p}$)

Waveform characteristics:

Caps fully settle each phase (slow switching)

Charge transfers are impulsive: all charge dumps into C_{out} at once


Causes visible voltage steps in output waveform

I_{out} reduced by 20x to keep $V_{out} \sim M \times V_{in}$

because $V_{out} = M \times V_{in} - R_{out} \times I_{out}$

With 20x higher R_{out} , need 20x lower I_{out} to maintain V_{out}

Part (e): SSL Simulation ($f_s = 500$ kHz)



SSL regime: $V_{out} \sim 860$ mV, large sawtooth ripple, $R_{out} \sim 282$ Ohm

Part (e): FSL Results ($f_s = 200 \text{ MHz}$)

$R_{out} \sim 14.8 \text{ Ohm}$ (dominated by $R_{FSL} = p \times R_{on}$, independent of f_s)

$V_{out} \sim 852 \text{ mV}$ with virtually no ripple ($< 1 \text{ mV}$)

Waveform characteristics:

Caps barely change voltage each phase (fast switching)


Current is quasi-constant $\Rightarrow$ C_{out} sees smooth, continuous charging

Smooth exponential settling, no visible switching artifacts

At FSL, increasing f_s further does NOT reduce R_{out}

Only reducing R_{on} can improve performance

Part (e): FSL Simulation (fs = 200 MHz)



FSL regime: $V_{out} \sim 852$ mV, virtually no ripple, $R_{out} \sim 14.8$ Ohm

Part (e): SSL vs FSL Key Takeaways

SSL ($f_s \ll f_c$): capacitance-limited losses

$R_{out} \sim R_{SSL} = m / (f_s \times C_T)$

Increase C or f_s to reduce R_{out}

Large sawtooth ripple from impulsive charge transfer

FSL ($f_s \gg f_c$): resistance-limited losses

$R_{out} \sim R_{FSL} = p \times R_{on}$ (independent of f_s)

Only reducing R_{on} helps

Negligible ripple from continuous charge transfer

Comparison:

SSL: $R_{out} \sim 282 \text{ Ohm}$, ripple $\sim 15 \text{ mV p-p}$

FSL: $R_{out} \sim 14.8 \text{ Ohm}$, ripple $< 1 \text{ mV}$

Fundamentally different charge transfer mechanisms:

SSL = impulsive (all charge at once) vs FSL = continuous (smooth current)

Part (f)

Bottom-Plate Parasitic Losses

Part (f): Bottom-Plate Loss Analysis

Given: $V_{in} = 4V$, caps sized as in part (c)

Parasitic capacitance:

Positive (top) plate: 0.1% of C

Negative (bottom) plate: 3% of C

Loss mechanism:

Parasitic caps charge/discharge as node voltages change between phases

$$P_{bp} = f_s \times \sum (C_{par_i} \times \Delta V_i^2)$$

Per-node parasitic (top + bottom plate at each node):

$$C_{par} = C \times (0.1\% + 3\%) = C \times 3.1\%$$

Key driver: node voltage swings between ϕ_1 and ϕ_2

Larger voltage swings at nodes => more bottom-plate loss

Circuit A has larger voltage swings at internal nodes

Part (f): Circuit A - Bottom-Plate Losses

Node voltage swings (normalized by Vin):

$$C1+: |1 - 1/4| = 3/4 \quad C1-: |3/4 - 0| = 3/4$$

$$C2+: |3/4 - 1/4| = 1/2 \quad C2-: |1/2 - 0| = 1/2$$

$$C3+: |1/2 - 1/4| = 1/4 \quad C3-: |1/4 - 0| = 1/4$$

Sum of squared swings:

$$\begin{aligned} & (3/4)^2 + (3/4)^2 + (1/2)^2 + (1/2)^2 + (1/4)^2 + (1/4)^2 \\ & = 9/16 + 9/16 + 4/16 + 4/16 + 1/16 + 1/16 = 28/16 \end{aligned}$$

$$\text{Cpar per node} = 1.33 \text{ nF} \times 3.1\% = 41.23 \text{ pF}$$

$$P_{bp} = 10 \text{ MHz} \times 6 \text{ nodes} \times V_{in}^2 \times C_{par} \times 28/16$$

$$P_{bp} = 69.3 \text{ mW} \Rightarrow \text{more lossy}$$

Part (f): Circuit B - Bottom-Plate Losses

Different parasitic caps (unequal C1,C2 vs C3):

$$C_{par_C1,C2} = 1.77 \text{ nF} \times 3.1\% = 54.87 \text{ pF}$$

$$C_{par_C3} = 3.54 \text{ nF} \times 3.1\% = 109.7 \text{ pF}$$

C1,C2 node voltage swing sum:

$$\text{sum}(\delta V^2) \text{ for C1,C2 plates} = 7/16$$

C3 node voltage swing sum:

$$\text{sum}(\delta V^2) \text{ for C3 plates} = 1$$

(C3+ swings full V_{in} , C3- stays at V_{out})

$$P_{bp} = f_s \times V_{in}^2 \times [7/16 \times C_{par_C1C2} + 1 \times C_{par_C3}]$$

$$P_{bp} = 22.5 \text{ mW} \Rightarrow \text{less lossy}$$

Circuit B has ~3x lower bottom-plate losses than Circuit A

Part (f): Bottom-Plate Loss Comparison

Parameter	Circuit A	Circuit B
C1 = C2	1.33 nF	1.77 nF
C3	1.33 nF	3.54 nF
Cpar (3.1%)	41.23 pF (all)	54.87 / 109.7 pF
Max node swing	3/4 x Vin	1 x Vin (C3+)
Sum(dV^2)	28/16	7/16 + 1
P_bp	69.3 mW	22.5 mW
	More lossy	Less lossy

Summary

Part (a): Blocking Voltages

Circuit A: max $\frac{3}{4} \times V_{in}$ (non-uniform distribution, 10 switches)

Circuit B: mostly $\frac{1}{2} \times V_{in}$ (more uniform, 8 switches)

Part (b): Switch Implementation

PMOS for switches near V_{in} , NMOS for switches near GND

Part (c): Component Sizing ($R_{out} = 20 \text{ Ohm}$, $f_c = 10 \text{ MHz}$)

Circuit A: $R_{on} = 11.31 \text{ Ohm}$, $C_T = 3.977 \text{ nF}$, Area = 0.663 mm^2

Circuit B: $R_{on} = 6.655 \text{ Ohm}$, $C_T = 7.07 \text{ nF}$, Area = 1.18 mm^2

Part (d): Max Theoretical Efficiency

$\eta_{max} = 80\%$ for both ($M = \frac{1}{4}$, $V_{in} = 4V$, $V_{out} = 0.8V$)

Part (f): Bottom-Plate Losses

Circuit A: 69.3 mW (more lossy due to larger voltage swings)

Circuit B: 22.5 mW (less lossy, $\sim 3x$ improvement)