

Project Requirements (from the brief)

Requirement	Target	Notes
V _{in}	3.3 V	Battery / source
V _{out}	1.2 V	SoC supply
Output ripple (pk-pk)	< 100 mV	Supply quality
Switch-node ringing peak	< 1.5 V above rail	Pkg parasitics 2nH + 50mOhm per pin
Peak load current	10 mA	Active mode
Sleep load current	10 uA	3 orders of magnitude lower
Peak efficiency	>= 90 %	Optimise over output power
Line interference rej.	~ 40 dB @ 2 kHz	Nearby aggressor source
Process	TSMC 180 nm BCD	pch_5 / nch_5 devices

System-Level Design Choices

Switching frequency $f_{sw} = 4 \text{ MHz}$

High enough to use small (inductor $\sim 10 \text{ uH}$, cap $\sim 50 \text{ nF}$)

Low enough that gate-drive / switching losses stay bounded

Filter: $L = 9.55 \text{ uH}$, $C = 50 \text{ nF}$

From ripple-current + ripple-voltage constraints (slide 3)

Power stage: synchronous buck, pch_5 HS + nch_5 LS

Open-loop PWM from vpulse V1 for ass-6 characterisation

Closed loop added using Type-III compensator (ass-7 work - reused here)

Gate driver: 2-stage tapered CMOS inverter chain

Non-overlap NAND + dead-time $t_{del} = 10 \text{ ns}$ prevents shoot-through

Parasitics: each chip-to-PCB connection modelled as $2 \text{ nH} + 50 \text{ mOhm}$


Impacts switch-node ringing and efficiency (see efficiency slide)

Sleep mode: future-scope PFM / burst, see dedicated slide

Measured Results (Open-loop, 10 mA Load)

Quantity	Measured	Spec / Target	Margin
V_out avg	1.009 V	1.2 V (ideal)	-191 mV (open-loop droop)
V_out ripple pk-pk	11.24 mV	< 100 mV	9x margin - PASS
I_L avg	8.406 mA	~10 mA	scaled with V_out droop
I_L ripple pk-pk	18.84 mA	-	ratio 2.24x -> DCM boundary
V_PWM max	3.741 V	< V_in + 1.5 V	+441 mV - PASS
V_PWM min	-545 mV	-	LS body-diode conduction
I_bat (from V_in)	3.903 mA	-	open-loop
P_in	12.88 mW	-	= 3.3 V x 3.903 mA
P_out	8.48 mW	-	= V_out x I_L_avg
Efficiency (meas.)	65.8 %	>= 90 %	FAIL (open-loop, FETs oversized)

Open-Loop Transient - 10 mA Load ($R_L = 120 \text{ Ohm}$)



V_{out} (red) settles at 1.009 V - 191 mV below 1.2 V target due to 8% duty loss from dead-time and conduction drops. V_{PWM} (green) switches cleanly 0->3.3 V with peak 3.74 V. I_L (magenta) 8.4 mA average, 18.8 mA pk-pk - near DCM boundary.

Switch-Node Ringing under Package Parasitics

Brief: each chip-to-PCB wire = 2 nH + 50 mOhm

Measured V_PWM extremes (with open-loop PWM):

V_PWM_max = 3.741 V -> +441 mV above V_bat (3.3 V)

V_PWM_min = -545 mV -> LS body-diode forward conduction during dead-time

Ringing peak well under the 1.5 V over-rail limit -> PASS

Origin of the positive spike:

When LS turns off, the parasitic L stores energy proportional to $I_L * L$

Energy dumps into SW-node parasitic C -> L-C ring at $\sim 1/(2\pi\sqrt{L_{\text{par}}*C_{\text{par}}})$

Amplitude scales with di/dt -> our 500 um drivers are fast (large di/dt)

Mitigations considered (not all implemented):


Slow the gate driver (trade with switching losses)

Snubber (R-C) at switch node (added BOM)

Bond-wire parallelisation -> reduce L_par

Worst case over load, V_in, temp: still < 1 V over-rail in simulation

Open-Loop Transient - 10 μ A Sleep Load ($R_L = 120$ kOhm)



At 10 μ A load the converter enters deep DCM. Open-loop duty is unchanged ($D=0.3636$) so V_{out} rises toward V_{in} - visible as ~ 1.6 V here. This is exactly the pathology that motivates a PFM / burst-mode controller for the sleep state (discussed on sleep-mode slide).

Why Open-Loop Fails at 10 uA: DCM Over-voltage

$K = 2 \cdot L \cdot f_{sw} / R_L$ determines CCM vs DCM:

At 10 mA: $K = 2 \cdot 10 \mu\text{H} \cdot 4\text{M} / 120 = 6.67\text{e-}4$ (DCM boundary - barely)

At 10 uA: $K = 2 \cdot 10 \mu\text{H} \cdot 4\text{M} / 120\text{k} = 6.67\text{e-}7$ (deep DCM)

Fixed-duty buck in DCM cannot regulate V_{out} :

Inductor fully discharges, output cap charges toward V_{in} on average

Open-loop V_{out} climbs well above 1.2 V (sim: ~1.6 V)

Implications for the SoC at 10 uA:

Supply would exceed its 1.2 V rating - unacceptable

Linear regulation alone wastes current (cannot make 3.3 V into 1.2 V at 10 uA efficiently)

Solution approach (see Sleep-Mode slide):

Burst / PFM: deliver short pulses, sleep between them, average $V_{out} = 1.2$ V

Gate driver OFF during sleep window -> near-zero quiescent dissipation

Conclusion from this measurement:

Closed-loop + light-load handling is NOT optional for the brief's 10 uA spec

-> Next slides: feedback architecture + Type-III loop we have already closed (ass-7)

Efficiency Analysis - Measured vs Theoretical

Measured @ 10 mA load (open-loop):

$$P_{in} = V_{in} * |I_{bat}| = 3.3 \text{ V} * 3.903 \text{ mA} = 12.88 \text{ mW}$$

$$P_{out} = V_{out} * I_L = 1.009 * 8.406 \text{ mA} = 8.48 \text{ mW}$$

$$\eta_{meas} = 65.8 \%$$

Theoretical conduction-only (Appendix-2 hand-calc):

$$R_{on,PMOS} = 72 \text{ m}\Omega, R_{on,NMOS} = 203 \text{ m}\Omega \text{ (from } R_{on} \text{ extraction)}$$

$$P_{cond} = I^2 * R_{eff} = (8.57 \text{ mA})^2 * 0.155 = 1.14 \text{ uW (avg) + ripple term}$$

$$\rightarrow \eta_{cond_only} \sim 99.3 \%$$

Where does the ~33 % efficiency gap go?

1) Gate-drive charge: $P_{gate} = Q_g * V_{dd} * f_{sw}$

Power FETs $W=400 \text{ um}$, driver FETs also $\sim 400 \text{ um} \rightarrow$ large $C_g * V * f$

**** FETs sized for much larger currents - dominant loss at 10 mA ****

2) Switching loss: $0.5 * V * I * t_{sw} * f_{sw}$ in overlap intervals

3) Body-diode conduction during 10 ns dead-time ($V_{PWM} = -545 \text{ mV}$)

4) Parasitic L-C ringing dissipation

Optimisation path (not all executed):

Shrink driver + power FETs for 10 mA load $\rightarrow$ projected $\eta \geq 90 \%$

Scale gate width with load (segmented power stage) for peak η vs load

See 'What We Did Not Do' doc for the path to meeting the 90 % spec

Gate Driver Design Considerations

Topology: 2-stage tapered CMOS inverter chain per HS / LS path

Stage A (M2/M3 - from schematic): drives stage B

Stage B (M4/M5): drives the power FET gate

Taper ratio chosen to balance propagation delay vs per-stage Q_g

Non-overlap generator: NAND (I0/I1) + inverter (I2) with $t_{del} = 10\text{ ns}$

Prevents shoot-through (HS+LS both ON)

t_{del} chosen $>$ worst-case driver t_r/t_f spread

Observed consequence of dead-time:

During t_{del} , LS body diode carries inductor current $\rightarrow V_{PWM} = -0.55\text{ V}$

Duty-cycle loss: $2 \times 10\text{ ns} / 250\text{ ns} = 8\%$

Equivalent effective duty: $D_{eff} = 0.36 \times (1 - 0.08) = 0.33 \rightarrow V_{out_ideal} = 1.1\text{ V}$

Plus conduction drops: measured $V_{out} = 1.01\text{ V}$ (consistent with above)

Trade-off dials (explored via simM multipliers):


Larger driver $\rightarrow$ faster edge, lower switching loss, MORE gate-drive power, MORE ringing

Smaller driver $\rightarrow$ slower edge, more switching loss, LESS gate-drive power, LESS ringing

Iteratively sized for the 10 mA operating point - see FET-sizing slide for values

Not yet re-optimised for the 10 μA sleep point

Closed-Loop Architecture - Feedback Loop



Feedback divider:

$R7 = 8 \text{ k}\Omega$ / $R8 = 10 \text{ k}\Omega$

$$k_{\text{div}} = R8 / (R7 + R8) = 0.556$$

Error amp: ideal op-amp

Compares V_{fb} to $V_{\text{ref}} = 1.0 \text{ V}$

Output = V_{comp} (compensator node)

PWM generator:

E0 VCVS with $\text{egain} = 1e4$ acts as ideal comparator between V_{comp} and sawtooth V2 (tvpairs:2 source)

Controller:

Type-III C(s) - fully designed and verified in Assignment 7

(pole/zero frequencies on next slides)

Final-project adaptation:

$V_{\text{ref}} = 1.0 \text{ V}$, divider 8k/10k chosen


to give $V_{\text{out}} = V_{\text{ref}} / k_{\text{div}} = 1.8 \text{ V}$

Needs re-scaling for 1.2 V target

(e.g. $R_{\text{top}}=4\text{k}$, $R_{\text{bot}}=10\text{k}$ -> 1.4 V;


or lower V_{ref} to 0.666 V for 1.2 V)

Type-III Compensator C(s) - Standalone Bode (from ass-7)




Type-III shape verified: integrator below $f_{ZEA}=5$ kHz, mid-band ~ 17 dB, +20 dB/dec boost between $f_{FZ}=30$ kHz and $f_{FP}=3.3$ MHz peaking ~ 50 dB, HF pole $f_{HF}=2$ MHz for switching-ripple rejection. Phase: 90 $\rightarrow$ 250 $\rightarrow$ 90 deg.

Closed-Loop Gain L(s) - Measured (stb, from ass-7)




M1 @ 200 Hz: $|L| = +40.36 \text{ dB} \rightarrow$ loop rejects 200 Hz line by 100x | M2 @ 316 kHz: $|L| = 0 \text{ dB} \rightarrow f_c$ crossover | M3 @ 316 kHz: phase = +51.2 deg $\rightarrow$ PM. For the final-project 2 kHz target, the same loop gives $\sim 20 \text{ dB}$ at 2 kHz (integrator roll-off 20 dB/decade), so compensator re-tune needed (see gaps doc).

Measured Corner Frequencies (ADE Outputs, from ass-7)



fZEA = 4.997 kHz, fFZ = 30.03 kHz, fFP = 3.300 MHz, fHF = 1.994 MHz. All four corners within 0.3 % of target - compensator component values are correct.

Closed-Loop Steady-State V_{out} (from ass-7)



Closed-loop buckvoltage mode @ 2 MHz. V_{PWM} clean 0-5 V switching, V_{comp} active (ideal-amp artifact), V_{out} settles 1.80 V $\pm$ 20 mV - stable, no sub-harmonic oscillation. Confirms PM of ~ 51 deg is healthy.

Interference Rejection - Brief Target 40 dB @ 2 kHz

Closed-loop line-to-output transfer:

$$V_{\text{out}} / dV_{\text{bat}} = D / (1 + L(j\omega))$$

Using the ass-7 Type-III loop:

$$|L(200 \text{ Hz})| = 40.36 \text{ dB} \quad (\text{measured, slide L})$$

$$|L(2 \text{ kHz})| \sim 20 \text{ dB} \quad (-20 \text{ dB/dec integrator roll-off from 200 Hz})$$

Predicted PSRR at the two frequencies (D = 0.36):

$$\text{PSRR}(200 \text{ Hz}) = 20 \cdot \log_{10}(0.36 / (1 + 100)) = -49 \text{ dB} \quad (\text{ass-7 result})$$

$$\text{PSRR}(2 \text{ kHz}) = 20 \cdot \log_{10}(0.36 / (1 + 10)) \sim -30 \text{ dB} \quad (\text{ass-7 loop reused})$$


To reach -40 dB @ 2 kHz we need $|L(2 \text{ kHz})| \geq 40 \text{ dB}$. Options:

- a) Push f_{ZEA} from 5 kHz up to ~50 kHz
 - > PM drops; may need $f_{\text{FZ}}/f_{\text{FP}}$ re-placement to compensate
- b) Raise A_{mid} (currently 7; need ~25)
 - > larger R_2 , same C_2
- c) Hybrid: $f_{\text{ZEA}} = 20 \text{ kHz}$ with $A_{\text{mid}} = 15$
 - > $|L(2 \text{ kHz})| = A_{\text{mid}} \cdot f_{\text{ZEA}} / 2 \text{ kHz} = 15 \cdot 10 = 150x = 43 \text{ dB} \quad \text{PASS}$

Status: re-tune path is understood but NOT yet executed; see gaps doc

Ass-7 PSRR screenshot (next slide) shows the mechanism works - number needs scaling

Line-Disturbance Response - Evidence (from ass-7)



Transient with 0.5 V sinusoid on V_{bat} (1 Vpp @ 200 Hz). V_{out} envelope stays 1.72-1.82 V - consistent with switching ripple + small ~3 mV component at 200 Hz (-49 dB PSRR). Same mechanism scales to 2 kHz with the compensator re-tune above.

Sleep-Mode Strategy - 10 uA Case

Problem (demonstrated on light-load slide):

Fixed-duty PWM in DCM at 10 uA lets V_{out} rise to ~ 1.6 V

Continuous switching at $f_{sw} = 4$ MHz also wastes gate-drive power

Proposed architecture - Pulse-Frequency Modulation (PFM) / burst mode:

- 1) Sleep-detect: comparator flags when I_{load} drops (or when V_{out} overshoots)
- 2) Gate of driver $\rightarrow$ high-Z, power stage idles; output cap holds V_{out}
- 3) When V_{out} droops below V_{ref} - hysteresis, deliver a SHORT burst of PWM
- 4) Return to idle; repeat

Expected duty of burst cycles:

$$P_{out_sleep} = 1.2 \text{ V} * 10 \text{ uA} = 12 \text{ uW}$$

$$\text{Burst period } T_b \sim C * dV / I_{load} = 50\text{n} * 10\text{m} / 10\text{u} = 50 \text{ ms}$$

$\rightarrow$ very long idle intervals $\rightarrow$ negligible gate-drive cost

Control-loop integration:

Type-III bypassed during sleep (loop disabled to save quiescent amp current)

Hysteretic comparator only; wake-up triggers full loop restart

Efficiency projection in sleep:

If quiescent current reduced to ~ 2 uA $\rightarrow \eta_{sleep} \sim 70$ % at 10 uA

Current fixed-PWM design would fail this target by orders of magnitude

Status: architecture defined, NOT implemented in silicon sim (see gaps doc)

Summary - Final-Project Brief Compliance

Topic	Status	Evidence / Notes
System-level design (f _{sw} , L, C)	DONE	f _{sw} =4 MHz, L=9.55 uH, C=50 nF; ripple 11 mV << 100 mV spec
Power FET sizing	DONE	W/L = 400u/500n (P), 400u/600n (N); R _{on} 72m/203m
Gate driver	DONE (baseline)	2-stage tapered + 10 ns non-overlap; over-sized for 10 mA - see gaps
Efficiency analysis	PARTIAL	measured 65.8% @ 10 mA; path to 90% in gaps doc
Parasitic impact	DONE	V _{ring} peak = 441 mV << 1.5 V limit with 2nH+50mOhm model
Control loop	DONE via ass-7 reuse	Type-III: L(200 Hz) =40 dB, f _c =316 kHz, PM=51.2 deg
Interference rejection (40dB@2kHz)	PARTIAL	ass-7 loop gives 20 dB @ 2 kHz; re-tune path documented
Sleep mode (10 uA)	ARCHITECTURE	PFM/burst concept defined; not implemented in sim
Peak efficiency >= 90 %	NOT MET	open-loop 66%; blocked by FET over-sizing - analysis on eta slide