● A Daniel Tyukov DT

^ **v** 



Correct
Mark 1.00 out of 1.00
P Flag question

Having performed some benchmarking of the application for three different types of branch predictor, you find the following branch prediction accuracies:

Always-Taken 40% Always-Not-Taken 60% 2-Bit 95%

Calculate the exact extra CPI (i.e. do not round the result) due to the mispredicted branches with the Always-Taken predictor. Assume that branch outcomes are determined in the EX stage, that there are no data hazards, and that no delay slots are used.

(Hint: wrong prediction results in 3 stall cycles)

Answer: 0.54

The correct answer is: 0.54

Question 4 Correct Mark 1.00 out of 1.00 ₹ Flag question

| I-Mem | Add   | Mux  | ALU  | Regs | D-Mem | Sign-Extend | Shift-Left-2 |
|-------|-------|------|------|------|-------|-------------|--------------|
| 200ps | 250ps | 20ps | 90ps | 90ps | 70ps  | 15ps        | 10ps         |

If only the processor's Instruction Fetch unit has been implemented to be able to fetch consecutive instructions, what would the cycle time of this unit be? Give your answer in ps.


Answer: 250

Question 5 Correct Mark 1.00 out of 1.00 ₹ Flag question

The basic single-cycle MIPS implementation from the textbook shown in the Figure below can only implement some instructions. New instructions can be added to an existing ISA. Consider the new instruction: LWI Rt, Rd(Rs)

Interpretation: Reg[Rt] = Mem[Reg[Rd]+Reg[Rs]]

Which existing blocks (if any) can be used for this instruction?



Select one or more:

a. No existing block can be used for the new instruction.

b. Register Write Port. 

c. Data Memory. 

d. Branch.

e. Register Read Ports. 

g. Instruction Memory. 

Your answer is correct.

The correct answers are: Instruction Memory., Register Read Ports., ALU., Data Memory, Register Write Port.

Finish review

◀ Part 2f: 2024-04-05 Finite State Machine (Design Crosswalk Control Unit II - 7pt)

Jump to...

Jump to...

Part 2a: 2024-03-08 Finite State Machine (Debugging FSM ATM Machine) ▶

You are logged in as Daniel Tyukov (Log out) 5EIB0 Data retention summary