
L	200	107	,	3																
	Ej.						1 1												e	
	کا احر	205								+				. 5	ęπ	é (i	دمع	5		
	b9.	4			7 U1									45						
C	sm(61eC	Jor	-	2e	ne	(10	3		V	13	7								
	Ve	cm4	J	d	r	،ور	ا رج	tan	· •	ر ا	ρ	<u> </u>	ارجد	e	¿و	ec.	አገሀሐ	P(i &	<	5 1 4
e,	դ - -	-		- O.W	, E	- - 1 T	И	ì	<											
	5	ડેપકો	ا ر	CV	J :	Pe	si	+10	e ;											
	Pc	-> (+					5	1 J .	اح ا		_راود ۱۱	וסל	r (N –	1 0)ou	नीठ	0);	
			∕ ₩	کہ_رہ ا) :	ص ص				عیا	ع آح									
					o ;															
) -		7	F		\												
	nd rch							_ / <i>'</i>	- . C	D.C	np E	را <u>ل</u> :	N	ì S						
E	ع دے ز ر	(Zn	C 2	n –	^ <u>—</u>	\ \ \ /	L	ساہ	2~	Q	, len	ل م		7 \				(1	١ _	le_
				<i>y</i> 3		`o'	;				'\&''	20		~C J) le	6	رام		· E
Cr	٦,	9/C	hvto	ed	Лe	Д	. (-	54 /	,											

```
architecture Test of CompEntN to vhd is
   component CompEntN
     generic(N : positive:=4);
      port(a i : in std logic vector(N-1 downto 0);
          b i : in std logic vector(N-1 downto 0);
          may o : out std logic;
          men o : out std logic;
          igu o : out std logic);
   end component CompEntN;
   signal a_t : std_logic_vector(3 downto 0) :=(others=>'0');
   signal b_t : std_logic_vector(3 downto 0) :=(others=>'0');
   signal may t : std_logic;
   signal men_t : std_logic;
   signal igu t : std_logic;
   type tablal is array (0 to 9) of std_logic_vector( 3 downto 0);
   type tabla2 is array (0 to 9) of std logic;
   begin
dut: CompEntN generic map (N
                            => 4)
             port map(a i => a t,
                        b i => b t,
                        may_o => may_t,
                        men o => men t,
                        igu o => igu t);
Prueba: process
  begin
     report "Verificando el comparador de enteros de 4 bits"
     severity note;
     for i in tablal range loop
        a t <= ESTIMULO A(i);
        b t <= ESTIMULO B(i);
        wait for 1 ns;
        assert may t = MAYOR(i)
           report "Falla mayor para a="& integer'image(to integer(signed(a_t)))
                 s " y b=" s integer'image(to integer(signed(b_t)))
           severity failure;
        assert men t = MENOR(i)
           report "Falla menor para a="& integer'image(to integer(signed(a_t)))
                 & " y b=" & integer'image(to_integer(signed(b_t)))
           severity failure;
        assert igu t = IGUAL(i)
           report "Falla igual para a="& integer'image(to integer(signed(a t)))
                 & " y b=" & integer'image(to_integer(signed(b_t)))
           severity failure;
     end loop;
     report "¡Verificación exitosa!"
     severity note;
```



12 operación	Xor Sc	, hace	elemento	2 e Temento
No se puede le		polque	Una 52	(i)2 no
Neces, tamos				
Signal boux:				
besin	1) <= 5)_i(N-1)	,	
Parx (N-	2 downto		dounto o)	
	= 600)			
end armetur	e Compol	-6milento-		

```
Test boneh
                (g i : in std logic vector(N-1 downto 0);
         port
                 b o : out std logic vector(N-1 downto 0));
      end component Gray2BinN;
      signal g_t : std_logic_vector (3 downto 0) := (others => '0');
      signal b t : std logic vector (3 downto 0);
      type tabla is array(0 to 2**4-1) of std logic vector(3 downto 0);
      constant TABLA_GRAY: tabla := ("0000", "0001", "0011", "0010",
                                      "0110", "0111", "0101", "0100",
    Use une table
                                      "1100", "1101", "1111", "1110",
                                      "1010", "1011", "1001", "1000");
   begin
   dut: Gray2BinN generic map(N => 4)
                  port map(g i => g t,
                              b o \Rightarrow b t);
   Prueba:
      process begin
         report "Probando el conversor de Gray a binario de 4 bits"
         severity note;
         for i in tabla range loop
                                       ( Costeo
            g t <= TABLA GRAY(i);</pre>
            wait for 1 ns;
            assert b t = std logic vector(to unsigned(i, 4))
               report "Falla para "& integer'image(to integer(unsigned(g t)))
               severity failure;
         end loop;
         report "!Prueba exitosa!"
         severity note;
         wait;
```