

^{1.} H = HIGH voltage level


L = LOW voltage level

X = don't care

arch. Table of Deco3a8 is Signa ouxy; Stallagic_vector (700mnto0); besin with a - i select 20xy <= "00000001" when "000", "00000001 when others; Y_O < SUXY When and i = " else "0000 0000" end exchitecture table el "000000000" Se prede reemplezas (others => '0') con esto no es neceserio escribir tades los bits, es más seneral.

Te	35 60	ench	, 6	MO)ec	202) ~ {	3			
Cn	tity	Dec	5 3 a	8	5							
	J en											
3 rd	nite-	fule	\[\int_{\int} \]	5	0+	L)ورو	- Ju	8_t	b i	5	
		empe										
		617] 617]							(2	ىلىق ل	unto	٥).
			و						الواري=	(100	tmex	00)
		2n)		·				'	2 1.	_ (=\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
		200 200									9, 1	/
	Sic	2n01									t00)]
bes did		_ 1	Œ				1					
2.01	D	کری ک	حد ک	(>-)	(h.	100 H					•	
Par	≥િ:							-				
		ودده										
		-	Seve		۸ ماد ۱۹۸۱			ہ و		ecc	, 3-	۸۵
					V Ne		.	5	4رار ﴿	569 é	\$ (T	9
			(chai	+ (1	Verif	1020	น์ฮาร์ เ	e×	ecti,	ا/ ا		
	0	nd	mai mai	+ .	Tueb	· · /						
Cnel	91cV											


ene_+ <= 100"; wait for 1ns; 255er+ 7-t= 10000 0000" report hotiva salida con ena = 0" severity failure; Repito para otros casos Oty forma end_t<= 10; for i En 0 to 7 100p 2-t <- stylogic vactor (to unsigned (L3)); weit for Ins; assert to integer (unsigne) (XE)) = Z++ L report "No action to splice" & integer (inage (i) Severity failuse; end loop; A veces puele ser mojor întercolor Con 0/80000 ce 500 y luago todos 105 demos con Ciclos for.




```
Test bonch
 IPUTALX read:
 Use Leee. Std_1851c_1164. 211;
 Use lee numeric std. all,
 Lntity Muxy_Lb is
 end entitx Mux4_66;
dichitecture Test of Mux4_tb is
      21 PXUM fromesomes
         Port (C-i: in 5+2 logic rector (3)+0);
                                 (0 761)
              Y_0: out 5+2-logic);
     end component Mux4;
    Scort (+: 5td) 10gic vestor (32to): = "0000";
    Signa) Selt: 3d logic vector (1040): = 1001;
    Signal X_t: Std_logic;
besin
dut: MUX4 Port map (i_i => E-t,
                    sol_[ -> sel_t ,
                    V_6 => Y_t);
Problem:
      Process begin
roport a verificando el mux.
           Soverity note,
```

```
2-t <= "1010";
          Sat_t = 10";
          Wait for Ins,
          05seft y_t='0'
                (eps(+ "falls para Sel=2 e [=1010"
                Severity failure;
          i_t <= "\\\"
          For Lin Oto 3 loop
            Selt <= Stologie-vetor (to_unsgnd(1,2));
            Wait For 1 no,
            05se(+ x_t=i_+(i)
             report lifella sel="linteger image (i) &
                     2 " e (=111"
              Severity failure,
          end loop;
      report Verificação exitos"
     Severity note:
 end process Prueb
and architecture Test.
```

Probondo las Gy posibilidades, ahore ut no estijo sino que cambie con un for for jun 0 to 15 100P C-t <= Stallogic vector (to unsigned () (4)); For Linoto 3 loop Selt <= Stologie-vetor (to_unsand((,2)); Wait For I no) 0 Sec (+ X_t = i_t(i); report "falla sel=" linteger image (i) 2 & "e c=1111" Severity failure; end loop; end loop;



12 prudba seris : for i in 0 to 15 100p (t <= 30 logic vetor (to us gne) (t, u)); Wait for Ins; if Lt (3) = 11 then dsse(+ Y_+ = "1" report :- Souther impelist... 055ert 5-t 111 Jepsit... elsif i_t(2) = '1' then else end if; end loop



0-0 <= n_i when n_i<5 else n_i+6; No se prede (estisar, se nocesite Combier el tipo de detos Para esto Usamos el packase numeric std de IEEE. Use cee numeric std all; a_o_=n_i when unsigned(n_i)<5. else 5+2-logic vector (unsigned (n_E) +6) Se costes unsigned (n_i) +6 2 un vetor

```
arch
   Comp ( ) : ( ) 5+0 . ( 30+0) := "0000"
    Signel n_t
   Signal
 CYPE (3612 is 24124 (0 629) OF SHILL (3/60);
Constant TABLA_AIKEN: table := ("ODOO",
                               000111
                              bezin
dut: Nx+2A;K Port mep (nz =>n+,
                     Q => Q + )

Q ATRIBUTO
   For Lin table 100P
      n _t <= Stolagic vetor (to unsend((,4));
      Wait For Insy
      OSSelt a_t = TABLA_AIKEN(i);
                                     (a)oc estimulo
        report "falla Das =" &
               Sinteger Image (to integer (dusigne) (n +)1)
         Severity failure;
el estimolo no es un stimp entances se castes
```

Atributos (Attribute) para arreglos (array) 'high of elemento maxer 100 el elemento menor right q'esté mée e 10 de replant 7 esté mas 2 la 12quielle 'left range el lango (o to a) (9 dounts 0) reverse range length contided elementos 'ascending Si estim ordenalos da True