

```

17           explosion1 : OUT std_logic;
18           explosion2 : OUT std_logic;
19           explosion5 : OUT std_logic;
20           explosion6 : OUT std_logic);
21     END COMPONENT;
22   SIGNAL buff_out1, buff_out2 : std_logic;
23 BEGIN
24   -- Buffer input player 1
25   BUFF1 : buffer_bomb PORT MAP(clk, reset, bombp1, buff_out1);
26   -- Buffer input player 1
27   BUFF2 : buffer_bomb PORT MAP(clk, reset, bombp2, buff_out2);
28   -- Bomb handling entity
29   MAIN : bomb_handling PORT MAP(clk, reset, buff_out1, buff_out2, explosion1, explosion
30   explosion <= explosion1 OR explosion2 OR explosion5 OR explosion6; -- 4 input OR gate
31 END behaviour;

```

```

1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.ALL;
3 ENTITY ff2 IS
4   PORT (
5     read : IN std_logic;
6     FF2_reset : IN std_logic;
7     clk : IN std_logic;
8     FF2_read : OUT std_logic
9   );
10 END ff2;

```

```

1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.ALL;
3 USE IEEE.numeric_std.ALL;
4 ARCHITECTURE behaviour OF ff2 IS
5   SIGNAL FF2, new_FF2 : unsigned(2 DOWNTO 0);
6 BEGIN
7   lbl1 : PROCESS (clk)
8   BEGIN
9     -- If the reset becomes 1 the FF2 counter needs to be reset. If it is not, th
10    IF (clk'EVENT AND clk = '1') THEN
11      IF FF2_reset = '1' THEN
12        FF2 <= (OTHERS => '0');
13      ELSE
14        FF2 <= new_FF2;
15      END IF;
16    END IF;
17  END PROCESS;
18  lbl2 : PROCESS (read, FF2)
19    -- Every time read becomes 1, a tile has been checked and thus need to be cou
20  BEGIN
21    IF (read = '1') THEN
22      new_FF2 <= FF2 + 1;
23    ELSE
24      new_FF2 <= FF2;
25    END IF;
26    -- The last part checks for the right amount of times that different tiles ne

```

```

27      IF (FF2 = "100") THEN
28          FF2_read <= '1';
29      ELSE
30          FF2_read <= '0';
31      END IF;
32  END PROCESS;
33 END behaviour;

```

```

1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  ENTITY hitscan IS
4      PORT (
5          X_b : IN std_logic_vector(3 DOWNTO 0);
6          Y_b : IN std_logic_vector(3 DOWNTO 0);
7          res : IN std_logic;
8          clk : IN std_logic;
9          explode : IN std_logic;
10         FF2_read : IN std_logic;
11         X_p1 : IN std_logic_vector(3 DOWNTO 0);
12         Y_p1 : IN std_logic_vector(3 DOWNTO 0);
13         X_p2 : IN std_logic_vector(3 DOWNTO 0);
14         Y_p2 : IN std_logic_vector(3 DOWNTO 0);
15         victoryv : OUT std_logic_vector(1 DOWNTO 0);
16         read : OUT std_logic;
17         FF2_reset : OUT std_logic;
18         lethaltile_x : OUT std_logic_vector(3 DOWNTO 0);
19         lethaltile_y : OUT std_logic_vector(3 DOWNTO 0)
20     );
21 END hitscan;

```

```

1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4  ARCHITECTURE behaviour OF hitscan IS
5      TYPE hit_state IS (rest, undecided, horizontal, plusform, vertical, vert_wait, vert_o
6      SIGNAL state, new_state : hit_state;
7      SIGNAL FF1 : std_logic;
8      SIGNAL coor_signed, coor_signed_x, coor_signed_y : signed(4 DOWNTO 0);
9      SIGNAL coor_signed_p1 : signed(4 DOWNTO 0);
10     SIGNAL coor_signed_p2 : signed(4 DOWNTO 0);
11 BEGIN
12     lбл1 : PROCESS (clk)
13     BEGIN
14         IF (clk'EVENT AND clk = '1') THEN
15             IF res = '1' THEN
16                 state <= rest;
17             ELSE
18                 state <= new_state;
19             END IF;
20         END IF;
21     END PROCESS;
22     lбл2 : PROCESS (Y_b, X_b, X_p1, Y_p1, X_p2, Y_p2, explode, state)
23     BEGIN

```

```

24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
CASE state IS
    -- Everything needs to be reset in the rest state and checked if a bo
WHEN rest =>
    FF1 <= '0';
    FF2_reset <= '1';
    read <= '0';
    victoryv <= "00";
    lethaltile_x <= "0000";
    lethaltile_y <= "0000";
    coor_signed_x <= "0" & signed(X_b);
    coor_signed_y <= "0" & signed(Y_b);
    coor_signed_p1 <= "0" & signed(Y_p1);
    coor_signed_p2 <= "0" & signed(Y_P2);
    IF (explode = '1' AND X_b(0) = '1') THEN
        new_state <= horizontal;
    ELSIF (explode = '1') THEN
        new_state <= undecided;
    ELSE
        new_state <= rest;
    END IF;
    -- If a bomb is not right above and below a wall, the system
WHEN undecided =>
    IF Y_b(0) = '1' THEN
        new_state <= vertical;
    ELSE
        new_state <= plusform;
    END IF;
    -- It has been decided that a plus form needs to be generated
WHEN plusform =>
    FF1 <= '1';
    new_state <= vertical;
    -- All the requirements to make a vertical line are being ini
WHEN vertical =>
    FF2_reset <= '1';
    lethaltile_x <= std_logic_vector(coor_signed_x(3 DOWNTO 0));
    coor_signed <= coor_signed_y + "00010";
    new_state <= vert_wait;
WHEN vert_wait =>
    FF2_reset <= '0';
    read <= '0';
    new_state <= vert_out;
    -- If a player is hit, the victory state will be taken. If a
WHEN vert_out =>
    coor_signed <= coor_signed + "00001";
    IF coor_signed(4) = '0' THEN
        lethaltile_y <= std_logic_vector(coor_signed(3 DOWNTO
        read <= '1';
    END IF;
    read <= '1';
    IF (lethaltile_x = X_p1 AND coor_signed_p1 = coor_signed) THE
        new_state <= victory_2;
    ELSIF (lethaltile_x = X_p2 AND coor_signed_p2 = coor_signed)
        new_state <= victory_1;
    ELSIF coor_signed < 0 THEN
        new_state <= vert_wait;
    ELSIF (coor_signed > 9 AND FF1 = '1') THEN
        new_state <= horizontal;

```

```

81          ELSIF (FF2_read = '1' AND FF1 = '1') THEN
82              new_state <= horizontal;
83          ELSIF FF2_read = '1' THEN
84              new_state <= rest;
85          ELSE
86              new_state <= vert_wait;
87          END IF;
88          -- If a player is hit, the victory state will be taken. If it
89          WHEN horizontal =>
90              read <= '0';
91              FF2_reset <= '1';
92              lethaltile_y <= std_logic_vector(coor_signed_y(3 DOWNTO 0));
93              new_state <= hori_wait;
94              coor_signed <= coor_signed_x - "00010";
95          WHEN hori_wait =>
96              FF2_reset <= '0';
97              read <= '0';
98              new_state <= hori_out;
99          WHEN hori_out =>
100              coor_signed <= coor_signed + "00001";
101              IF coor_signed(4) = '0' THEN
102                  lethaltile_x <= std_logic_vector(coor_signed(3 DOWNTO
103                  read <= '1';
104              END IF;
105              IF (lethaltile_y = Y_p1 AND coor_signed_p1 = coor_signed) THE
106                  new_state <= victory_2;
107              ELSIF (lethaltile_y = Y_p2 AND coor_signed_p2 = coor_signed)
108                  new_state <= victory_1;
109              ELSIF coor_signed < 0 THEN
110                  new_state <= hori_wait;
111              ELSIF FF2_read = '1' THEN
112                  new_state <= rest;
113              ELSE
114                  new_state <= hori_wait;
115              END IF;
116              -- The victory states will generate a victory signal with the
117              WHEN victory_1 =>
118                  victoryv <= "10";
119                  new_state <= victory_1;
120              WHEN victory_2 =>
121                  victoryv <= "11";
122                  new_state <= victory_2;
123          END CASE;
124      END PROCESS;
125  END behaviour;

```

```

1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  ENTITY hitscan_top IS
4      PORT (
5          X_b : IN std_logic_vector(3 DOWNTO 0);
6          Y_b : IN std_logic_vector(3 DOWNTO 0);
7          res : IN std_logic;
8          clk : IN std_logic;
9          explode : IN std_logic;

```

```

10      X_p1 : IN std_logic_vector(3 DOWNTO 0);
11      Y_p1 : IN std_logic_vector(3 DOWNTO 0);
12      X_p2 : IN std_logic_vector(3 DOWNTO 0);
13      Y_p2 : IN std_logic_vector(3 DOWNTO 0);
14      victoryv : OUT std_logic_vector(1 DOWNTO 0);
15      lethaltile_x : OUT std_logic_vector(3 DOWNTO 0);
16      lethaltile_y : OUT std_logic_vector(3 DOWNTO 0)
17  );
18 END hitscan_top;

```

```

1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.ALL;
3 -- This connects EVERYTHING
4 ARCHITECTURE structural OF hitscan_top IS
5     COMPONENT ff2
6         PORT (
7             read : IN std_logic;
8             FF2_reset : IN std_logic;
9             clk : IN std_logic;
10            FF2_read : OUT std_logic
11        );
12    END COMPONENT;
13    COMPONENT hitscan
14        PORT (
15            X_b : IN std_logic_vector(3 DOWNTO 0);
16            Y_b : IN std_logic_vector(3 DOWNTO 0);
17            res : IN std_logic;
18            clk : IN std_logic;
19            explode : IN std_logic;
20            FF2_read : IN std_logic;
21            X_p1 : IN std_logic_vector(3 DOWNTO 0);
22            Y_p1 : IN std_logic_vector(3 DOWNTO 0);
23            X_p2 : IN std_logic_vector(3 DOWNTO 0);
24            Y_p2 : IN std_logic_vector(3 DOWNTO 0);
25            victoryv : OUT std_logic_vector(1 DOWNTO 0);
26            read : OUT std_logic;
27            FF2_reset : OUT std_logic;
28            lethaltile_x : OUT std_logic_vector(3 DOWNTO 0);
29            lethaltile_y : OUT std_logic_vector(3 DOWNTO 0)
30        );
31    END COMPONENT;
32    SIGNAL read, FF2_read, FF2_reset : std_logic;
33 BEGIN
34     pm_ff2 : FF2
35     PORT MAP(read, FF2_reset, clk, FF2_read);
36     pm_hs : hitscan
37     PORT MAP(X_b, Y_b, res, clk, explode, FF2_read, X_p1, Y_p1, X_p2, Y_p2, victoryv, read
38 END structural;

```

6.2 Figures

Please put in main text
in section Design




Figure 3: The overview of the “Bomb timer” part.

how connected?

Lethal state generator




Figure 4: The overview of the “Lethal state generator” part.




Figure 5: The FSM of the Handling Main entity.




Figure 6: The “Lethal state” FSM

Figure 7: Simulation with a hit(seen by the fact that the FSM stays in victory1 state) part 11




Figure 8: Simulation with a hit (seen by the fact that the FSM stays in victory1 state) part 2




Figure 9: Simulation without a hit(seen by the fact that the FSM goes back to rest state) part 1




Figure 10: Testbench without a hit part 2




Figure 11: Caption

By what

7.2

- Intro, specification and design are mixed
- Reasonably clear text and figures
- Mainly problem