


Intro to logic Design

(2)

What are digital circuits?

They are circuits that operate on signals that are True or False.



- True signal is indicated by High voltage. (5V)
- False signal is indicated by Low voltage. (0 or 4V)


What is the difference between Analog and Digital Circuits?

Analog

- Signal can have any value v .
- Sensitive to noise & parameter variance.

Required for:

- power systems, audio applications




Digital



- Signals are valued True or False
- In sensitive to noise & parameter variance.

Required for:

- digital electronics, digital computing




Switch



$x = 1$, the switch is closed then $V_{out} = V_{in}$


$x = 0$, the switch is open then $V_{out} = 0V$

Alternative Version




- Logical "ON" (True) is 1
- Logical "OFF" (False) is 0

Series Switch




Truth table		
x_1	x_2	y
0	0	0
0	1	0
1	0	0
1	1	1

And Gate



$$y = x_1 \cdot x_2 = x_1, x_2$$

Parallel Switches



Truth Table		
x_1	x_2	y
0	0	0
0	1	1
1	0	1
1	1	1

OR Gate





$$y = x_1 + x_2$$

↑
or


NOT Gate/Inverter



x	\bar{x}
0	1
1	0



x_1	x_2	L
0	0	0
0	1	1
1	0	1
1	1	1



What is a decimal number system?

- number system has 10 symbols: 0, 1, 2 ...
- represents larger numbers

What is a binary number system?

- two symbols : 0 and 1
- represents numbers: ones, twos, fours, eights...

$$\text{Ex: } 10101 \rightarrow 1 \cdot 2^4 + 0 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0 \\ = 16 + 0 + 4 + 1 = 21$$

$$\text{Ex: } 53 \rightarrow \begin{array}{r} 53 \\ -22 \\ \hline 31 \\ -22 \\ \hline 9 \\ -5 \\ \hline 4 \\ -2 \\ \hline 0 \end{array} = 110101$$

Proof Tables

When making a table ensure to follow binary pattern.

1	1	1
0	1	1
0	0	1
1	1	0
0	0	0
1	1	0
0	1	0
1	0	...

same consecutive
• Each column the # of elements
doubles.

Boolean Algebra: Single Value Theorem

AND	OR	NOT
$x \cdot 0 = 0$	$x + 0 = x$	$\bar{x} = x$
$x \cdot 1 = x$	$x + 1 = 1$	
$x \cdot x = x$	$x + x = x$	
$x \cdot \bar{x} = 0$	$x + \bar{x} = 1$	

if $x=1$, $\bar{x}=0$
if $x=0$, $\bar{x}=1$

Multivariable Theorems

Commutative Law

$$\bullet x \cdot y = y \cdot x \quad \text{and} \quad \bullet x + y = y + x$$

Associative Law

$$\bullet x \cdot (y \cdot z) = (x \cdot y) \cdot z \quad \text{and} \quad x + (y + z) = (x + y) + z$$

Absorption Law

$$\begin{aligned} x + x \cdot y &= x \rightarrow \text{proof} \rightarrow x + x \cdot y = x \cdot 1 + x \cdot x \\ x \cdot (x + y) &= x \\ &= x(1+y) \\ &= x(1) \\ &= x \end{aligned}$$

Distributive Law

$$x(y+z) = xy + xz \quad \text{and} \quad x+yz = (x+y)(x+z)$$

Combining Law

$$\begin{aligned} \bullet xy + x\bar{y} &= x \rightarrow \text{proof} \rightarrow x(x + \bar{y}) \\ &= x(1) \\ &= x \\ \bullet (x+y)(x+\bar{y}) &= x \rightarrow \text{proof} \rightarrow = xx + yx + x\bar{y} + \bar{y}y \\ &= x + xy + x\bar{y} + \bar{y}y \\ &= x + 1 \cdot y + \bar{y}y \\ &= x(1) \\ &= x \end{aligned}$$

Other Law or "Like Absorption Law"

$$x + \bar{x}y = x + y \quad x(\bar{x} + y) = xy$$

DeMorgan's Law

$$\begin{aligned} \overline{x \cdot y} &= \bar{x} + \bar{y} \quad \overline{x+y} = \bar{x} \cdot \bar{y} \\ \text{Multivariable: } \overline{ABC} &= \bar{A} \cdot \bar{B} + \bar{C} \quad \text{or} \quad \overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C} \end{aligned}$$

Consensus Law

$$xy + yz + \bar{x}z = xy + \bar{x}z$$

Avoid these Common Law Mistakes pt. 1


$$\bar{A} + \bar{B} \neq \overline{A+B} \quad \bar{A} \cdot \bar{B} \neq \overline{A \cdot B}$$

Logic Gates

Exclusive OR - XOR - \oplus

- one or the other, not both.
- ONLY works with odd number of inputs


AB	$A \oplus B$
00	0
01	1
10	1
11	0



$$A \oplus B = \bar{A}B + A\bar{B} = (A+B) \cdot (\bar{A}+\bar{B})$$

NAND - NOT AND


AB	$\bar{A}B$
00	1
01	1
10	1
11	0



XNOR - (XOR + NOT)


AB	$A \oplus B$
00	1
01	0
10	0
11	1

$$A \oplus B = \bar{A}\bar{B} + AB$$



NOR - NOT OR

AB	$\bar{A} + \bar{B}$
00	1
01	0
10	0
11	0



Multi inputs


XOR counts the number of true inputs and outputs true when an odd number of input are true.

XNOR outputs true when an even number of inputs are true.

Sum of Product & Product of Sum


- | | |
|--------------------------------|---------------------------------|
| • look for rows that = 1 | • look for rows that = 0 |
| • find prod to make row true | • find sum to make row true |
| • OR in between, in final form | • AND in between, in final form |

How to turn SOP to only NANDs?



$$x + \bar{y} + \bar{z} = \overline{x \cdot y \cdot z}$$


3 NAND, 1 OR



added bubbles


4 NAND

How to turn POS to only NORs?



$$\bar{x} \cdot \bar{y} \cdot \bar{z} = \overline{x+y+z}$$

3 ORs, 1 AND



added bubbles

4 NORs

Karnaugh Map

What is it? Implementation method for a digital circuit.


Two variable case

truth table

$x \cdot x_2$	
00	m_0
01	m_1
10	m_2
11	m_3

K-map

$x_2 \cdot x$	0	1
0	m_0	m_2
1	m_1	m_3



$$\bar{x}_1 + x_2 = f$$

Large variable case


groups of two are made

AB	00	10	01	11
CD	00			
	01			
	11			
	10			

look at it as
00 → into symbols :

$$\bar{y}\bar{z} \quad y\bar{z} \quad yz \quad y\bar{z}$$

K-map with Indeterminate Cases



3 essential cases:

- $x=0, y=0$
- $x=0, y=1$
- $x=1, y=0$

don't care about
 $x=1, y=1$.

Circuit 2

x	y	L
00	0	0
01	1	1
10	1	1
11	x	x

x	y	0	1
0	0	0	1
0	1	1	1
1	0	1	1
1	x	x	x

$$f = x\bar{y} + \bar{x}y = x + y$$

Binary Coded Decimal (BCD)

What is it? Common way to represent decimal numbers in decimals.

decimal	BCD	BCD to 7-seg. Display
0	0000	w
1	0001	x
2	0010	y
3	0011	z
4	0100	
5	0101	
6	0110	
7	0111	
8	1000	
9	1001	
10	1010	
		a b c d e f g

↓ splits into two BCDs → 0001 0000

Binary Subtraction

General Method:

$$\begin{array}{r} 1110 \\ - 0101 \\ \hline 1010 \end{array}$$

Alternate Method: 1. 2s complement of lower num / 2nd num.

Ex:

$$\begin{array}{r} 1000 - 1111 \\ = 0000 \\ \hline 1000 \\ \hline 1001 \end{array}$$

2. Then add new num to 1st num.

2s complement: 0101 1111
 1) 1s complement: 1010 0000
 2) add 1 1010 0001


1s complement: 0101 1111
 1) "inverse num" 1010 0000

Registers

Data is stored in them at low level. Values are represented in binary.

- Fixed size of 8 bits = 1 byte.
- Size is usually 2^n .

1 byte




2 bytes




What is an Overflow? when math with registers produces incorrect results due to overflow. Like $2 \times 1111\ 1111 =$ will yield a num > 8 bits.


What is a better way to represent a register?



Signed




Unsigned




Multiplexers

Circuit that combines multiple inputs into a single output.



Ex:


• Works using synchronized switching.



Example 2-1 Mux




- When $s=0$ then $f=x_0$ $\rightarrow f = \bar{s}x_0 + sx_1$
- When $s=1$ then $f=x_1$




Demultiplexers

Circuit that "decodes" single input into multiple outputs




Clark signal: square wave signal that's periodic, alternates between 1 and 0.



Encoder: digital circuit that takes a set of bits and represents them compactly/compresses them.

- "lossless" or "lossy"



Ex:

r ₀	r ₁	r ₂	r ₃	e ₀	e ₁
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$e_0 = r_2 + r_3$$

$$e_1 = r_1 + r_3$$

Decoder: digital circuits that recovers encoded bits into original bits.

- loss less

e_0	e_1	r_0	r_1	r_2	r_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$r_0 = \bar{e}_0 \cdot \bar{e}_1$$

$$r_1 = \bar{e}_0 \cdot e_1$$

$$r_2 = e_0 \cdot \bar{e}_1$$

$$r_3 = e_0 \cdot e_1$$

Wheel Encoder or Rotary Encoder: uses a set of "sensors" to identify an angle.



Ex 2: 360 locations \rightarrow 9 encoded bits.

Priority Encoder:

Only communicates the most important output that is true.

Ex: 1. no alerts

Increasing priority

2. trash needs to be taken out

3. House is on fire

Note: in digital circuits there are often signals with same form of redundancy called "other encoders".

Logic Gates with Feedback:

AND gate



start $y=0$; start $y=1$

X	V
0	0
1	0

X	V
0	1
1	1

OR gate




$y=0$

$y=1$

X	Y
0	0
1	1

X	Y
0	1
1	1

Basic Latch



if $Q_0=0$	S	R	Q^+
	0	0	0
	0	1	0
	1	0	1
	1	1	0


if $Q_0=1$	S	R	Q^+
	0	0	0
	0	1	0
	1	0	1
	1	1	0

Summary


- $S=0, R=0$: $Q = Q^+$ ($0 \rightarrow 0, 1 \rightarrow 1$) - hold case
- $S=0, R=1$: Set Q to zero - "Reset"
- $S=1, R=0$: Set Q to one - "Set"
- $S=1, R=1$: Set Q to zero - "Reset"

E_N	R	S	Q^+	\bar{Q}^+	
0	x	x	Q	\bar{Q}	hold
1	0	0	Q	\bar{Q}	hold
1	0	1	1	0	set
1	1	0	0	1	reset


SR Latch - common form




Gated SR Latch




Gated SR Latch (with NAND gates)



N Bit Adder



Gated D Latch



D Flip Flops

What is it? simplest flip flop.

- 1 data input - D
- 1 output - Q
- 1 clock input - CLK

Why is it? Stores value of D once a clock switches

$$Q_{N+1} = D_N$$

$$Q_{\text{next}} = D$$

JK Flip Flops

- 2 inputs, J (Set) & K (Reset)
- 1 clock input - CLK
- 1 output - Q

Why is it? Designed to solve "invalid state" aka $S=R=1$ of SR Latch. Main feature is that it can be configured to 4 states:


- hold
- set
- reset
- toggle

$$Q_{\text{next}} = (J \& !Q) \text{ OR } (!K \& Q)$$


$$Q_{N+1} = (J_N \text{ AND } \bar{Q}_N) \text{ OR } (\bar{K}_N \text{ AND } Q_N)$$

When values are stored in Flip Flop?

(Negative side) 1) Falling Edge, when clk signal is falling to 0.



(Positive side) 2) Rising Edge, when clk signal is rising to 1.




Misc Info

Preset & Clear pins set value of Q and Q NOT at init phase. They are "active low" so when set to high they are off.


Counters

Use logic gates and flip flops to count binary

D Flip Flops





Symbol:



T | Q_{N+1}
 0 | Q_k hold
 1 | \bar{Q}_k toggle

JK Flip Flops Symbol




J	K	Q_{N+1}	
0	0	Q_k	"hold"
0	1	0	"reset" / JK "K-hill" because $Q \downarrow$
1	0	1	"set" / J - "jump" because $Q \uparrow$
1	1	Q_k	"toggle"

Reminder on Flip Flops: Value of Q always depends on the previous value of Q .

- depend on initial conditions

How to know if its Falling or Rising Edge?



Rising ↑ edge



Falling Edge

D Flip Flops Truth Table

clk	D	Q	\bar{Q}
Edge 0	0	0	1
Edge 1	1	1	0

How to analyze Flip Flop Circuits?


- 1) Use initial Q , \bar{Q} and plot.
- 2) Update signals and evaluate gates.
- 3) Use J/K and whatever (D or T) to find next value Q .
- 4) Plot Q , \bar{Q} for next clock period.
- 5) Repeat from # step 1 to find new Q .

State Machines


Digital circuit that use flip flops, inputs, outputs and state (stored memory). Next state is controlled by current state and inputs using "transitional logic". Outputs are determined by "output logic".

Example


- goal to regulate temp near 70° F.
- turn on heater when temp is at below 68° F.
- turn off heater when temp is over 72° F.



State Machine with D flip flops



Schematic



Types of State Machine

Moore machine - output is completely determined by the current state.

Mealy machine - output is determined by both current state and inputs.

How to Design State Machines?

Using D flip flops...

1. draw state transition diagram
2. define all states (binary)
3. fill out state table for next states and outputs
4. Use boolean algebra / K-map to define $(Q_{k+1} | \text{next})$ logic
5. Use boolean algebra / K-map to define output logic
6. Draw circuit.
7. Simulate in Logisim / ModelSim
8. Build it!

Using JK flip flops ...

4.5 Convert " Q_{n+1} " logic to JK logic meaning
one expression for J and another for K.
Note: just one extra step compared to D flip flops.


Ex 1:	Current		Next		Output Z
	AB	w=0	A, B, ..., w=1		
	00	00	10		1
	01	10	10		0
	10	01	11		0
	11	11	11		1

$$Z = \overline{B} \oplus A$$

$$B_{k+1} = A_k$$

$$A_{k+1} = w + B_k$$

Transition diagram:




Registers

- collection of flip flops used to store bits.

- sizes are powers of 2.

words: byte is 8 bits.




8 flip-flops

Shift Registers

- circuit designed to shift bits in a specific order.

Ex:

$$10\ 10 \rightarrow ?\ 10\ 1$$




throwout
 $w/x = \infty$

- shifting right $\rightarrow \div 2$.
- shifting left $\rightarrow \times 2$.

Serial vs Parallel Load Registers


4 bit serial load register

4 bit parallel load register



Ques


How can we do both at the same time?



- if select bit is 1, store all parallel inputs.
- if select bit is 0, load serial and shift bits.

Mealy Machine ...

It's state diagram:



its state table:

Current	Next		Output	
	w=0	w=1	w=0	w=1
S ₀	S ₂	S ₁	0	0
S ₁	S ₂	S ₁	1	1
S ₂	S ₂	S ₁	0	0

Example - Mealy Machine:

Frequency Divider Circuit \Leftrightarrow divide-by-x circuit

Circuit that is used to reduce the frequency of clock signal.

Ex: clk

Q₀ Original


Q₁ divide-by-2

Q₂ divide-by-4

State Machine Using JK


On Q_{k+1} | JK

0 0	0 x
0 1	f x
1 0	x 1
1 1	x 0



Current	Next			Output
	w=0	w=1	w=2	
A B	AB JAKA	JAKA JBKB	JBKB	
S0=00	00 0 x	0 x 01	0 x f x	0
S1=01	01 0 x	0 x 110	1 x x 1	1
S2=10	10 x f	0 x 10	x 0 0 x	0
11	x x x x	x x 1 x x	2 x x x	x

$$J_A = w \cdot B_K \quad K_A = \bar{w} \quad J_B = w \cdot \bar{A}_K \quad K_B = 1 \text{ or } K_B = B_K$$



Sequence Detectors

state machine circuit that monitors a bit stream to search for and identify a sequence.


- Output is 0 until sequence is detected, when detected output is f for t clock cycle.

Ex: sequence detector for 11

In: 001 0011 0111 0... (w)

Out: 000 0001 0011 0... (z)

Ex: Sequence Detector for 001



AB	w=0	w=1	z
	AB	AB	
00	01	00	0
01	10	00	0
10	10	11	0
11	01	100	1

Alternative Approach

Store all bits in flip flops, and wait until sequence is stored.

Ex: 101 → 3 flip flops; 1111 1111 ... → 15 flip flops

4 bit circular shift

$s=0$ - hold

$s=1$ - shift



K | A B C D

0 | 1 0 1 1

1 | 1 1 0 1

2 | 1 1 1 0

3 | 0 1 1 1



Current

A B C D

Next

A B C D

$s=0$	$s=1$
A B C D	A B C D
0 0 0 0	0 0 0 0
0 0 0 1	1 0 0 0
⋮	⋮
⋮	⋮