

## PROJECT.

- We can choose whether to select from Raspberry or DE1 SoC
- The application is controlled by a user interface
- One of the sensors has to be used
- Real time behaviour.

### 5.1

• Pressing two keys simultaneously NOT SUPPORTED

- 12 (Full / half) tones A, Ais, B, C, Cis, D, Dis, E, F, Fis, G, Gis  
A+, Ais+, B+, C+, Cis+, D+, Dis+, E+, F+, Fis+ ...

• The tone A has frequency 440 Hz

A+ has frequency 880 Hz


There is a constant  $A \xrightarrow{\text{constant } C} Ais$

$$\text{tone}_{i+1} = C \times \text{tone}_i \quad \text{and} \quad \text{tone}_{i+12} = 2 \times \text{tone}_i$$

$$C^{12} = 2$$


$$C = 2^{\frac{1}{12}} \approx 1.05946$$

$\leftarrow 8 \rightarrow$



C D E F G A B C D E F G A B

- Every time key "A" the octave is incremented with one, until highest octave
- Every time key "Z" all tones are decreased one octave, until the lowest is reached
- If pressing A when the highest octave is reached, no effect
- 6 octaves in this organ, we can shift six times



- K block and Kbdata are used with the Keyboard.
- The Keyboard generates a code according with the pressed Key

e.g.

0010  
TAB

When holding down: the code is repeatedly generated

When released: two consecutive bytes are realised

F0<sub>16</sub> and the one of the Key 0D16  
first and then →

Read Key

- Read one byte output is a constantly present of the corresponding Key code  
Sample Generation

Not equal to 00<sub>16</sub> is going to generate a sine wave

↳ no sound if 00<sub>16</sub>

### 5.1.3 Read Key


There are 101 Keys 8 bits make  $2^8 = 256$  different combinations.

When an extended key is pressed EO is sent first then F0 and then the pressed key

Let's be remarkable.

Interested from the

### 5.1.3 ReadKey




- 1 When a key is pressed a byte is generated <Keycode>, <Keycode>
- 2 Maintaining press on a key <Keycode>, <Keycode>
- 3 When released.

F016, < Keycode of the released key>

#### 5.1.3.1 ShowKey

CK



dy0[6..0]

Used for debugging


dig0

4 least significant bits  
In Hexadecimal notation ✓

dig1  
4 most significant bits

get its input from KBCLOCK and KBDATA.

it has an asynchronous reset.  
When KEY0 is pressed the reset is applied.  
When nothing is pressed KBCLOCK is continuously high.  
Pressing a key, 11 bits are sent.



Let's be remarkable.

1. PARITY BIT IS IGNORED.
  2. KBDATA IS STABLE ON THE FALLING EDGE OF KBCLK
- byte-read is '1' when the 11 bits transmitted bits are received.
- Every time the Keyboard send a byte (e.g. when holding or releasing the key). byte-read is first time '0' and again '1' after it has received the 11 bits

#### 5.1.3.2 ConstantKey

The clock of the board (SDH16)

BYTE - READ. indicates SCANDONE is valid


KEY PRESSED

The corresponding scan code is a constant value available at the output of CONSTANTKEY.

The input SCANDONE is used when in the previous clock cycle (SDH16) the input BYTE-READ was "0" and the current input is "1".  
The outputs DIG3 and DIG2 show the constant values in hex of the 4 most significant values and the 4 least significant (used for debugging)

### 5.1.1. Sample Generation

has 4 subsystems



#### 1. SINEGEN

discrete sine wave (16 bits signed number)

It has an LTV to produce the wave

When next value is 1 the next entry in the LUT is read.

#### 2. KEY2SAMPLELEN

when a key is pressed a sine is generated

The f (frequency) depends on the Key pressed

The output PULSE\_LENGTH is a constant value that is the number of clock cycles before the next entry from the LUT in SINEGEN.

is read.

#### 3. MUL\_POWER\_OF\_2

When Key 'A' or 'Z' is pressed an octave Change is initiated.

- ↳ double frequency
- ↳ halved frequency

output PULSE\_LENGTH Multiplied constant value for a given tone

#### 4. PULSELENGTH2NEXT VALUE

↳ This generates the pulse for SINEGEN.

##### 5.2.

##### VHDL subset:

guidelines must be used!

##### 5.2.1 synchronous system

process (reset, clk).

< here local declarations >

begin.

< no VHDL code here >

if reset = '0' then

< reset the variables / signals assigned to in this process >

else if falling edge (clk) then


< here the behaviour (sequential order) .

end if;

< no VHDL code here .

end process;

#### 5.2.2 combinational logic



↳ the output depends at all times of the input  
↳ have no feedback.

• When writing a process statement.

- has a sensitivity list. (list of signals)
- All signals read in the process has to be in the sensitivity list
- A variable must be assigned a value before is read
- In the process statement don't use 'falling- or'

### 5.2.2.1 Combinatorial loop

is off his

Warning: Timing Analysis is a manying one or more combinatorial

loops as latches

- 5.2.3** Difference between variables and signals

## Journal

## VHDL DESCRIPTIONS


- Relevant parts of the Schematics of the system
  - with explanation
  - VHDL test benches

• with explanation

- ## Schematics

### 5.4.1 Showkey

100



- When KBDATA is low and high ?
  - [KB] generates its own clock (20 KHz)
  - reset is asynchronous and is always high
  - [KB] reset is applied

KEYBOARD TO DE1-50

• You press it KB clock goes "0" or "1".

• Unpressed

• KB clock

KEYBOARD TO DEI - SDC

Reset makes light off  
When we press is '0'  
PATEYOUS LAB

Let's be remarkable.

What does the generic do?  
↳ where I define variable.

Showkey

- show the key pressed
- send information (constant: on subsystem)

byte read

scancode




IF reset = '0'


Kb\_clock < '0'

IF ELSE falling edge (click) THEN


Falling edge




scancode (i)




first case



second case




just once



13 bits


count = 0

Rising edge



## 5.1.3.2 Constant Key

LSB:  
MSB:




count →

if 1  
if 2  
if 3

shoving

constant



-20 KHz

50 MHz

PROCESS  
IF this happens  
byte read

both of them  
Previous TRUE Current  
THEN

NEW\_SCANCODE\_DETECTED

byte-read goes stays longer because

clock

PRESENT STATE

NEXT STATE

\*: NEW\_SCANCODE\_DETECTED  
y: SCancode

LSB (1) = Kodata

count = 11;

LSB ← ScanCode (3 down to 0)

MSB ← - - - (7) (4)

Asynchronous inputs


has a directly effect regardless of the clock

combinational

- No memory
- Does not rely in current state (when stable)
- Sequentially
- Memory
- Previous state and input

We copy in the

falling edge of the clock



byte.read\_sync1  $\Leftarrow$  '0';  
 byte.read\_sync2  $\Leftarrow$  byte.read\_sync1

0

else rising\_edge(CLK) then

if prev = '0' and byte.read = '1' then

hsd := '1';

else

hsd := '0';

end if;

prev := byte.read.

## WE BRING HIGH-TECH TO LIFE

Looking for talent in software, mechatronics, electronics, hardware & automotive

Go to [www.sioxx.eu](http://www.sioxx.eu)



# ENTER.

We believe in the potential of people  
 to push technology further.

Process (clk, reset) :

begin

IF

(reset = '0')


falling-edge (clk)

byte.read\_sync1  $\Leftarrow$  '0';  
 byte.read\_sync2  $\Leftarrow$  byte.read\_sync1  
 scancode\_sync  $\Leftarrow$  "00000000"

IF

byte.read\_sync2 = '1'

scancode\_sync  $\Leftarrow$  scancode



INPUT DECODER Process (current\_s, byte.read\_sync2, scancode\_sync)

case current\_s

when SO

if (byte.read\_sync2 = 1) then

next\_s  $\Leftarrow$  S1

NSD = 1

NSD = 0

for

102

do

0

1

0

1

1

0

1

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0


1

0</





Onderwerp:  
Datlim:



Onderwerp  
Datum


Architecture bHV of readece is  
 component Shomkey [ ] in bhvread [ ] out  
 port ( reset [ ] clock [ ] datain [ ] dig1 [ ] dig2 [ ] dig3 [ ] scancode [ ] )  
 );

end component;


~~component~~ constantkey [ ]  
 port ( keyread [ ] dig1 [ ] dig2 [ ] dig3 [ ] out [ ] )  
 in clk [ ]  
 in Scancode [ ]  
 out key [ ]  
 end component;

begin  
 1. Shomkey portmap ( keyclock, keydata, .., Scancode )

CK



end ~~shomkey~~ bHV



CK: constantkey portmap ( keyread  $\Rightarrow$  keyread,  
clk  $\Rightarrow$  clk,

Scancode  $\Rightarrow$  Scancode

dig2  $\Rightarrow$  dig2,

dig3  $\Rightarrow$  dig3,

key  $\Rightarrow$  key );

Scancode  $\Rightarrow$  Scancode

dig1  $\Rightarrow$  dig1,

dig0  $\Rightarrow$  dig0,

key  $\Rightarrow$  key,

clock  $\Rightarrow$  clock,

datain  $\Rightarrow$  datain,

reset  $\Rightarrow$  reset,

byte-read  $\Rightarrow$  byte-read,

dig0  $\Rightarrow$  dig0,

dig1  $\Rightarrow$  dig1,

dig2  $\Rightarrow$  dig2,

dig3  $\Rightarrow$  dig3,

key  $\Rightarrow$  key );

**5.4.5. Key2pulselength**

IF CONSTANT key\_TAB: std\_logic\_vector : X "0P"

Then: pulse length: 3203

IF CONSTANT KEY\_Q: std\_logic\_vector : X "15"

Then pulse length: 7412

When others:

Pulse length: 0

RRURURURU

Data frequency Note


50 MHz

440 Hz

1sec

100

RRURURURU



32 Hz.

144660

$$A = 440$$

$$B = 493,88$$

$$C = 523,25$$

$$D = 587,33$$

$$E = 659,25$$


$$F = 698,46$$

$$G = 783,93$$

$$A \approx 888$$

Input


KEY: ( 7 DOWN to 0 )



Output

PULSELENGTH: Integer


Determinada Frequency





KEY [00011110]

PULSE\_LENGTH: { Integer  
0 - 20000 }

TC  
00011110




Length of each pulse in clock cycles



To calculate the integer value.

$$X = \frac{50 \times 10^6}{64 \times \text{freq}}$$

when



Mul\_power\_of\_2


freq is double

pulse\_length  $\times 2$

if  $55 \leq \text{pulse\_length} \leq 1480$  and key =  $x^{\prime}1C\prime$   
out of the limit  
pulse\_length\_molt  $\leftarrow$  pulse\_length  $\times 2$

27, 5 28, 409.

$\frac{50}{440 \times 64}$  M



Does it has to start A in

F1 [2] 3 [4] 5 [G]

A 5 | G  
280 1480 1568 1760 2960 3136

F1st

G

if ( $55 \leq \text{pulse\_length} \leq 1480$ ) and Key =  $x^{\prime}1C\prime$   
pulse\_length.

\* Can I add numeric\_bit?

\* I gonna round to

$X := '0' \& X(-\text{down to } 1)$  multiply

$X := X(-\text{down to } 0) \& '0'$

(5)

101 & '0'  
number

1010  
10

23

10111

46


pulse\_length(15 down to 1)

'0' & 1010

0101 ↓

shift one position to the ↑

440 00000 110111000 11011100



Generates a pulse for Sinegen

### Input

Sine-Complete (std-logic)

Pulse-length (integer)  
0-20000

Var count integer  
Var length : integer  
Count := 0  
length := 0

If reset = '0'  
Next-Value = 0  
Count := 0  
length := 0  
Elseif falling-edge (clock)  
End If

If sine-complete = '1'  
length := pulse-length;  
Count := 0  
Endif

If count = length then  
Count := count + 4;  
Elseif

If pulse-length = 0 then

Next-value <= 0;

Else

If count < length then  
Count := count + 1;

Elself count = length then  
Next-value <= '1';

Endif

End If


### Output

Next value (std-logic)

'1' for 1 clock cycle  
when new pulse length is inputted  
'0' when pulse length is 0

When new pulse length is inputted

$$A \times \sin\left(\frac{2\pi}{64} x\right) \quad x; \text{ steep.}$$



If Count = 0 OR Count = 32 OR Count = 64 then  
DATA <= 000...  
End If

Step 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31  
Count 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

If (count = 0 - 16) : DATA <= std-logic-vector(to-sign(LUT(count)))

If (count = 17 - 31) : DATA <= std-logic-vector(to-sign(LUT(32 - count)))

If (count = 32 - 48) : 11 111 111 LUT(count - 32)

If (count = 49 - 63) : 11 111 111 LUT(64 - count)



## 5.4.9 Sample Generation

Entity sample-generation is

;

Architecture behaviour of sample-generation is

```
Component key2pulselength
Generic (max_length: integer := 2000);
PORT (KEY: IN
      pulse_length: OUT)
```

Component mul-power-of-2

```
Port (clk
      : )
```

Component pulselength2nextvalue

```
Port (clk: in
      : )
```

Component SinGen

```
Port (in )
```

Signal pulse\_length

Signal pulse\_length\_multiplied

Signal next\_value

Signal sign\_complete

Begin

```
K2PL: key2pulselength Portmap
      ( ; )
```

```
MULPOF2: mul-power-of-2 Portmap
      ( ; )
```


```
PL2NV: pulselength2nextvalue Portmap
      ( ; )
```

```
SG: SinGen Portmap ( ; )
```

## 5.4.10 Key2Sample

audio-interface

Key2sample



Component readKey is

ports

;

end component;

Component sample-generation is

ports

;

end component.

Begin

```
rk: readKey port map(
```

```
clk => clk,
kbck => kbck,
kbdata => kbdata,
reset => reset,
dig0 => dig0,
dig1 => dig1,
dig2 => dig2,
dig3 => dig3,
key => key );
```

```
sd: sample-generation port map(
```

```
clk => clk,
key => key,
reset => reset,
DATA => DATA );
```