


# Logic Circuit

SR



Graphical Symbol

①

Function Table.


Characteristic Table.  
Truth Table

CLK	S	R	Q	$\bar{Q}$
	0	0	P.S	
	0	1	0	1
	1	0	1	0
	1	1	Forbidden state X X	

Characteristic Equation  $Q_{t+1}$


S	R	P.S $Q_t$	N.S $Q_{t+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Basic Latch



$$Q_{t+1} = S + \bar{R}Q_t$$


Gated D



CLK	D	Q	$\bar{Q}$
1	0	0	1
1	1	1	0
0	X	P.S	

Q Follows D

Delay



Characteristic Equation


i/p	P.S	N.S.
D	$Q_t$	$Q_{t+1}$
0	0	0
0	1	0
1	0	1
1	1	1

Truth Table:

D	$Q_{t+1}$
0	0
1	1

$Q_{t+1} = D$



T F F Toggle



T	$Q_t$	$Q_{t+1}$
0	0	0
0	1	0
1	0	1
1	1	1

$Q_{t+1} = T \bar{Q}_t$


2



J	K	Q	$\bar{Q}$
0	0	P.S	
0	1	0	1
1	0	1	0
1	1	toggle	

JK FF

(3)



J	K	Q	$\bar{Q}$
0	0	P. S.	
0	1	0	1
1	0	1	0
✓ 1	1	0	1
		1	0

← toggles

The last state of JK table is called as Toggle state (equivalent to TFFs.)