

- Balics!
 1) In the diagram, a processor with multicore is considered

 A p core is a micro cpu, capat an execution unit, executes

 an instruction
- 2) initially data will be in main memory and contine searches data for processing in its local cache, it not available, then seasches in the shared cache
- 3) If the data is present in the Shared cache, it supply to the core requesting for it.
- 4) It in the should cache, date is not there then search is made in main memory, brings the missing data buck to shared cache and then the private cache of the corresponding suguested core.

 This consumes lot & memocro cycles

- 6) Any core wants to read a data & is not available in' its cache, then it is going to place a transaction on the bus the Eg core 4 wants to access a data and is a miss, will place a transaction (indicating a miss) ones the bus and place a transaction (indicating a miss) ones the bus and with multicore all the other cache controller associated with multicore System will snoop on the bus and they take this trans action by # checking its the address and checks in the private caches | Shared cache.
- 7) It any core has found that data, it & suspends by sharing the data based on the protocol.

 Supplying
- 8) The State information about each cache blow is maintained in the table like

[V | d | s | data] -> cache block


d:- disty bit indicated that data is modified/updated

S:- Shared bit, the = 1 means, the data is shared accross all the cores (Global data) based on this a block can have different States

9) A state associated with each block can be

i) Shared: - As mentioned carlier, the data is shared across the cores

ii) modified: The data block which to be captated by the core. Two cores can't update the same data at the same time so out of all cores for a pasticular data only one core can have modified state in its private



iii) when one core modifies the Shared data, other cores which has the Same copy, should change their State as invalidated init local copy

3 - State transition diagram torwaite tack (4)

Remember: a) when cache is full, one of the victim blow will be removed for to keep new data.

b) white back cache policey is implemented.

Cache controller for each private cache updates the State of each block in susponse to processor earl snoop events and updates the transaction.

1) A cache can have 3 states





(modified/ Exclusive state (Read/write)

cache Replacement

2) consider core 4 wants to read data & it is a mills and each is full and explain select the victim block & the State & victim block is invalid them.

State & victim block is invalid to shared & places state is changed from invalid to shared & places the transaction read mills on the buy

invalid cpv read

place read

miss en bus

To great miss, victim's state is exclusive, means del it is

To great miss, victim's state is exclusive, means del it is

To great miss, victim's state is exclusive, means del it is

if the victim's state is exclusive, means del it is updated there fore the repdated data must be written back to the lower level cache.

4). Epu/core 4 Read min & victim's blove state is 8 hared then Shared Spuread min place Read mins on the bus

So for all the 3 states & for head miles, the State is changed to Shared & transaction is placed on the bus.

5) her core 4 Juguest data & its miles and assume the cache of cone 3 has that data & is in modified state then in come core 3 cache the sate changes from

modified brown wishlow Shared

so now core 3 & core 4 cache has same data

Now consider write operation


6) core 4 white original and is a miss the cache original of the state of the victim block is invalid them.



7) cone 4 unité request & is a mins & victim block's. State is Exclusive

Exclusive No need to change the state modified CPV turite mills was block; place write mills on bus


8) core 4 write request & is a miles & victimi block's State is shared



9) Now for a write miss, if any core has the data in an Exclusive data state Savy for Eg core 3 has then core 3 for that block changes the State as



10) Assume only core 2 has a data which is in Shaned state and other core has updated it, then core 2 cache state will change from



(11) Another Situation for Read hit.

Core 4 Read & is a hit & state is shared

then no need to change the state

(Shared P CPV read hit

(8)

12) core 4 read request for dater & is a hit by The State is Exclusive, then no need to change the State

Read Ast Exclusive (moclified.)

Now consider for west hit.

13) core 4 suguest to moite a dater & the is a hit in a block whose state is Exclusive then no need to change the state

write (modified)

14) core 4 suguest to usite a data & is a hit but state is graved then (Shared)

Exclusive/ Date of the box

modified

15) As a gresuit of (4) ib any core has that shared same copy of data then it has to more from shared to invalid state

(Invalid) weite mins by Shared

This is about the 3-State write back invalidation protocol.

It ensures that coherence is maintained across all multicare system

Limitations !-

- 1) It is used for multicome 81m which has upto 8 cores
- 2) It is difficult to implement more than & cores