

# 16

## CHAPTER

### *Introduction to Operational Amplifiers*

#### **Learning Objectives**

After completing this chapter, you will learn the following:

- Operational fundamentals of an opamp.
- Difference between an ideal opamp and a practical opamp.
- Internal architecture of a typical opamp.
- Major performance parameters of an opamp and their relevance to different application circuits configured around opamps.
- Selection criterion for choosing the right opamp for a given application.
- Types of opamps and their corresponding preferred application areas.

A mongst the general-purpose linear integrated circuits, the integrated circuit operational amplifier popularly known as opamp is undoubtedly the most widely used IC. Operational amplifier in essence is a high-gain differential amplifier capable of amplifying signals right down to DC due to use of direct coupling in the device's internal architecture. Owing to its high differential gain, high input impedance, low output impedance, large bandwidth and many other desirable features, operational amplifiers fit into almost every conceivable circuit application ranging from amplifiers to oscillators, computational building blocks to data conversion circuits, active filters to regulators and so on. This chapter gives an introduction to the fundamental topics relevant to operational amplifiers. The chapter begins with a brief description of the internal architecture of an operational amplifier. This is followed up by an introduction to different categories of operational amplifiers, selection criterion and definition and interpretation of major performance specifications. The text is amply illustrated by solved examples. Application circuits using operational amplifiers are discussed in the following chapter.

#### **16.1 Operational Amplifier**

An operational amplifier popularly known as an opamp is basically a high-gain differential amplifier capable of amplifying signals right down to DC. The capability of the opamp to amplify signals down to DC lies in the use of direct coupling mechanism in the internal architecture of the device. That is why it is also called a direct-coupled or a DC amplifier. The other main attributes of an opamp are very high input impedance, very low output impedance, very large bandwidth, extremely high value of open-loop gain and so on.

It is called an operational amplifier as it was originally conceived as an analog computation building block that could be used conveniently to perform mathematical functions like addition, subtraction, integration, differentiation and so on. Today opamps have unlimited applications. An opamp fits in any conceivable circuit application

from analog computation to building amplifiers and oscillators, from active filters to phase shifters, from comparators to voltage regulators, from function generators to gyrators and so on and so forth. It is worthwhile mentioning here that an opamp becomes a true amplifier to perform all those above-listed circuit functions only when negative feedback is introduced around the opamp with the exception of oscillator, multivibrator and other similar building blocks which use positive feedback circuits. Figure 16.1 shows the circuit representation of an opamp. An opamp is usually a two input and one output device along with two power supply terminals one for positive supply and the other for negative supply with both having a common ground. The word "usually" is used here as there are opamps with differential outputs. There are also opamps with single power supply terminal.

The (+ve) input called non-inverting input gives a non-inverted amplified signal at the output. This means that with (-ve) input terminal grounded, the output signal is in phase with the input applied at the (+ve) input terminal. On the other hand, with (+ve) input terminal grounded, the output signal is inverted and amplified version of the signal applied at (-ve) input. That is why (-ve) input is also called inverting input.

The key parameters of an opamp like open-loop gain, input impedance, output impedance, common mode rejection ratio (CMRR), bandwidth and offsets should ideally be infinity, infinity, zero, infinity, infinity and zero, respectively. They do approach these values in the case of high performance opamps. These parameters, which often form the basis of selection criteria, are described in detail in Section 16.4. Not all key parameters are equally important while deciding the right type number for a given application. As an example, when the opamp is to be used as a comparator, the response time specification is perhaps the first priority and CMRR, a do not care one, whereas if we are building a differential amplifier with gain accuracy, CMRR and open-loop gain would be among the first few specifications to be paid more attention. Different categories of opamps are made with each category designed to suit a particular range of applications. Different types of opamps along with their salient features are described in detail in Section 16.5.




Figure 16.1 | Circuit representation of an opamp.

## 16.2 Inside of the Opamp

The inside circuit of a typical opamp consists of a differential amplifier input stage that is followed by one or more differential amplifier gain stages. Generally, the differential amplifier input stage provides a differential output and the gain stages provide a single-ended output. The number of gain stages may be different for different opamps. The output of the final gain stage feeds the input of a class-B push-pull output stage. The output stage acts like a level translator and output driver. Figure 16.2 shows the block schematic arrangement of the internal circuit of a typical opamp with a differential input and a single-ended output. Now,

$$V_{\text{out}} = A_{\text{OL}} \times V_{\text{in}}$$

where  $A_{\text{OL}}$  is the open-loop voltage gain of the opamp, that is, voltage gain in the absence of any negative feedback. In the following sections, we will look at the basic circuits used to implement each of the building blocks of the operational amplifier.




Figure 16.2 | Block schematic arrangement of a typical opamp.

### Differential Amplifier Input Stage

Figure 16.3 shows the basic single-stage differential amplifier configuration. Note that the designers of IC amplifiers do not have the luxury of using coupling and bypass capacitors as it is not practical to fabricate large-value capacitors (larger than 50 pF) on the IC chip. This is one of the reasons that differential amplifier which requires no coupling and emitter bypass capacitors is the designers' preferred choice as the opamp input stage. Even large-value resistors are also not easy to fabricate in the IC form. Large-value resistances are simulated by using suitable transistor configurations.

The differential amplifier configuration is also sometimes called a long-tail pair as the two transistors share a common-emitter resistor. The current through this resistor is called the tail current. Figure 16.3 shows the configuration of a differential input-differential output differential amplifier. In the circuit of Figure 16.3, the base terminal of  $Q_1$  is the non-inverting input and base terminal of transistor  $Q_2$  is the inverting input. The output is in-phase with the signal applied at non-inverting input and out-of-phase with the signal applied at inverting input. This further implies that if two different input signals are applied to inverting and non-inverting inputs, the output is given by  $A_d \times (V_1 - V_2)$ .

For DC analysis, if we ignore the voltage drop across base-emitter junctions of the two transistors, the common emitter point for all practical purposes is at ground potential. That is, the tail current is given by  $V_{\text{EE}}/R_E$ , which is constant. The tail current is divided into two separate paths, one through  $Q_1$  and the other through  $Q_2$ . As the two halves are symmetrical, total current sharing depends upon the voltages applied to the two inputs.

Figure 16.4 shows the circuit diagram and signal wave shapes at relevant points when the signal is applied to inverting and non-inverting inputs separately.






Figure 16.3 | Basic differential amplifier.




**Figure 16.4** | Differential amplifier with signal applied to (a) non-inverting input; (b) inverting input.

One of the key parameters of the differential amplifier is its ability to amplify differential input and its insensitivity to common mode input. This is expressed in terms of CMRR, which is nothing but ratio of differential gain to common mode gain. CMRR is described in detail Section 16.4 on opamp parameters. It can be verified that for the differential amplifier of Figure 16.3, differential gain is given by  $R_C/r_e'$  and the common mode gain is given by  $R_C/2R_E$ . CMRR therefore is given by  $2R_E/r_e'$ , where  $r_e'$  is the dynamic resistance of the base-emitter junctions of the two transistors.

It is evident from the expression for CMRR that the value of  $R_E$  should be as high as possible. That is why in practical opamp circuits,  $R_E$  is replaced by a constant current source. A current mirror configuration is also used to implement a constant current source. Figures 16.5 and 16.6, respectively, show differential




**Figure 16.5** | Differential amplifier with conventional constant current source in place of  $R_E$ .



**Figure 16.6** | Differential amplifier with current mirror based constant current source in place of  $R_E$ .

amplifier circuits with a conventional constant current source and a current mirror configuration. We are familiar with the functioning of conventional constant current sources. The current mirror works as follows. If the diode connected across the base-emitter junction and the base-emitter junction diode of the transistor had matched current-voltage characteristics, the collector current of the transistor equals the current through resistor  $R$ . In other words, the collector current is a mirror image of the resistor current. As it is very easy to match the current-voltage characteristics of a diode and base-emitter junction diode of a transistor in ICs because of both being on same chip, current mirror configuration is commonly used as current source and active load in IC opamps. Figure 16.7 shows a differential amplifier stage with current mirrors being used instead of emitter resistor  $R_E$  and collector resistor  $R_C$ .

As outlined earlier, common-emitter amplifier and class-B push-pull amplifier constitute the second and final stages of the opamp, respectively. These have been described in detail in earlier chapters. Common-emitter amplifier stage or a cascade arrangement of more than one such stage provides most of the gain of the opamp. These stages when used inside an opamp will have active loads.



**Figure 16.7** | Differential amplifier with current mirrors used in place of emitter and collector resistors.

Figure 16.8 shows the simplified internal circuit schematic of a typical opamp. The diagram shown is that of the industry standard opamp 741. Transistors  $Q_1$  and  $Q_2$  constitute the differential amplifier. Transistor  $Q_6$  is configured as an emitter-follower buffer stage.  $Q_5$  and associated components make the common-emitter stage that feeds the output class-B push-pull stage. The output stage is configured around transistors  $Q_8$  and  $Q_9$ . One can notice the use of current mirror configuration as active loads and also as the tail resistor of differential amplifier.




Figure 16.8 | Internal circuit diagram of a typical opamp.

### EXAMPLE 16.1

Refer to the differential amplifier circuit of Figure 16.9. Determine the quiescent DC voltage at the collector terminal of each transistor assuming  $V_{BE}$  of the two transistors to be negligible. What will be the quiescent DC values if  $V_{BE}$  is taken as 0.7 V?




Figure 16.9 | Example 16.1.

### Solution

- Assuming  $V_{BE}$  to be negligible, the tail current  $I_T = 12/10 \times 10^3 = 1.2 \text{ mA}$ .
- Therefore emitter current of each transistor  $= 1.2 \times 10^{-3}/2 = 0.6 \text{ mA}$ .
- Collector current of each transistor is approximately equal to its emitter current.
- Therefore, collector current of each transistor  $= 0.6 \text{ mA}$ .
- Quiescent DC voltage at the collector of each transistor  $= 12 - 0.6 \times 10^{-3} \times 10 \times 10^3 = 6 \text{ V}$ .
- If  $V_{BE} = 0.7 \text{ V}$ , tail current  $= (12 - 0.7)/(10 \times 10^3) = 1.13 \text{ mA}$ .
- This gives emitter and hence collector current of each transistor as  $(1.13 \times 10^{-3})/2 = 0.565 \text{ mA}$ .
- Quiescent DC voltage at each collector in that case equals  $12 - 0.565 \times 10^{-3} \times 10 \times 10^3 = 6.35 \text{ V}$ .

### EXAMPLE 16.2

Refer to the differential amplifier circuit diagram of Figure 16.10. Determine the differential voltage gain, given that the transistors used in the circuit have  $h_{ie} = 1 \text{ k}\Omega$  and  $h_{fe} = 40$ .




Figure 16.10 | Example 16.2.

### Solution

- Dynamic resistance  $r'_e$  of the base-emitter junction diode of the two transistors is given by  $h_{ie}/h_{fe}$ . Therefore,  $r'_e = 1000/40 = 25 \Omega$ .
- Differential voltage gain is given by  $A_d = R_C/r'_e$ .
- Therefore,  $A_d = 10,000/25 = 400$ .

### EXAMPLE 16.3

Refer to the differential amplifier circuit of Figure 16.11. Determine the tail current  $I_T$  and also the quiescent DC voltage across the output. Assume diode voltage drop to be 0.7 V.




Figure 16.11 | Example 16.3.

**Solution**

1. Current  $I_R$  flowing through resistor  $R_1$  is given by  $I_R = (12 + 12 - 0.7)/(10 \times 10^3) = 23.3/(10 \times 10^3) = 2.33$  mA.
2. The tail current  $I_T = I_R = 2.33$  mA.
3. Current flowing through each transistor is equal to half of the total tail current.
4. Therefore, current through each transistor =  $2.33 \times 10^{-3}/2 = 1.165$  mA.
5. Quiescent DC voltage across output =  $12 - 5 \times 10^3 \times 1.165 \times 10^{-3} = 6.175$  V.

### 16.3 Ideal Opamp versus Practical Opamp

As outlined in the earlier part of the chapter, an opamp is a direct-coupled high gain, high bandwidth differential amplifier with very high value of input impedance and very low value of output impedance. Figure 16.12 shows the Thevenin's equivalent model of a generalized amplifier fed at the input from a source having a source resistance  $R_s$  and the amplified output feeding a load resistance  $R_L$ . Owing to finite values of  $R_i$  and  $R_o$ , the effective value of the gain is less than what it would have been had  $R_i$  and  $R_o$  been infinite and zero, respectively.

Figure 16.13 shows the Thevenin's equivalent model of an opamp.  $V_I$  and  $V_{NI}$  are, respectively, inverting and non-inverting inputs and  $A_d$  is the open-loop differential voltage gain. This is the equivalent circuit model of a practical opamp. There are loading effects at the input and output ports due to finite values of




Figure 16.12 | Thevenin's equivalent model of generalized amplifier.




Figure 16.13 | Thevenin's equivalent model of an opamp.

input and output resistances. The ideal opamp model was derived to simplify circuit calculations. The ideal opamp model makes three assumptions. These are as follows:

1. Input resistance,  $R_i = \infty$
2. Output resistance,  $R_o = 0$
3. Open-loop gain,  $A_d = \infty$

From the three above-mentioned primary assumptions, other assumptions can be derived. These include the following:

1. Since  $R_i = \infty$ ,  $I_I = I_{NI} = 0$ .
2. Since  $R_o = 0$ ,  $V_o = A_d \times V_d$
3. For linear mode of operation of opamp and a finite output voltage and infinite differential gain,  $V_d = 0$ .
4. Since output voltage depends only on differential input voltage, it rejects any voltage common to both inputs. Therefore, common mode gain = 0.
5. Bandwidth and slew rate are also infinite as no frequency dependencies are assumed.
6. Drift is also zero as there are no changes in performance over time, temperature, power supply variations and so on.

Figure 16.14 shows the Thevenin's equivalent model of an ideal opamp. To sum up, an ideal opamp is characterized by following basic properties. Knowledge of these properties is sufficient to design and analyze most of the circuits configured around opamps.




Figure 16.14 | Thevenin's equivalent model of an ideal opamp.

1. Infinite open-loop differential voltage gain.
2. Infinite input impedance.
3. Zero output impedance.
4. Infinite bandwidth.
5. Zero DC input and output offset voltages.
6. Zero input differential voltage.

Open-loop gain is the differential voltage gain in the absence of any positive or negative feedback. Practical opamps have open-loop gain in the range of 10,000 to 100,000. Input impedance of an ideal opamp is infinite. In the case of real devices, it could vary from hundreds of kilo-ohms for some low-grade opamps to tera-ohms for high-grade opamps. An ideal opamp acts like a perfect voltage source with zero internal output impedance. For real devices, output impedance may be in the range of 10 to 100  $\Omega$ . The ideal opamp amplifies all signals from DC to highest AC frequencies. In the case of real devices, bandwidth is rather limited and is specified by gain-bandwidth product. An ideal opamp produces a zero output when both the inputs are grounded. In the case of real devices, there may be some finite DC output, referred to as output offset voltage, even when both the inputs are grounded. Output offset may vary from few nano-volts for ultra-low offset opamps to few millivolts for general-purpose opamps. In the case of ideal opamps, voltage appearing at one input also appears at the other input for linear mode of operation. That is, differential inputs stick together.

## 16.4 Performance Parameters

Like any other component, the key parameters of an opamp too decide its suitability for a particular application. For instance, an opamp with a CMRR of 120 dB is much better suited for building a differential amplifier than another opamp having CMRR of 80 dB. Also, on the basis of slew rate or response time specifications, we cannot evaluate the performance of a precision opamp. A brief description of the key parameters of an opamp along with their practical implications is given in the following paragraphs. Key opamp parameters include the following:

1. Bandwidth
2. Slew rate
3. Open-loop gain
4. Common mode rejection ratio (CMRR)
5. Power supply rejection ratio (PSRR)
6. Input impedance
7. Output impedance
8. Settling time
9. Offsets and offset drifts

### Bandwidth

Bandwidth of an opamp tells us about the range of frequencies it can amplify for a given amplifier gain. The frequency response curve of a typical opamp looks like the graph of Figure 16.15(a). It is nothing but the frequency response of the general-purpose opamp 741 and the graph has been reproduced from the data sheet of the said opamp. The high-frequency roll-off is attributed to capacitive effects appearing in shunt. Beyond cut-off, the frequency falls at a rate of 6 dB per octave or 20 dB per decade. When the opamp is used in the closed-loop mode, the bandwidth increases at the cost of the gain. The bandwidth is usually expressed in terms of the unity gain crossover frequency (also called gain-bandwidth product). It is 1 MHz in the case of opamp 741 as is evident from the graph. It could be as high as 1500 MHz in the case of high bandwidth




Figure 16.15 (a) Small signal bandwidth of general-purpose opamp 741; (b) small signal bandwidth of high-speed opamp AD829.

opamps. Figure 16.15(b) shows the frequency response of high-speed opamp AD829. It may be mentioned here that the plot shown in Figure 16.15 represents the small signal bandwidth of the opamp. That is, the output signal amplitude and the signal frequency are such that the rate of change of output is less than the slew rate of the opamp. If it is not so, the signal is termed as large signal and the large signal bandwidth is slew rate limited. Slew rate and the large signal bandwidth are discussed in the following paragraphs.

### Slew Rate

Slew rate is one of the most important parameters of an opamp. It gives us an idea as to how well the opamp output follows a rapidly changing waveform at the input. It is defined as the rate of change of output voltage with time. It is determined by applying a step input and monitoring the output as shown in Figure 16.16. The step input simulates the large signal conditions. The incapability of the opamp to follow rapidly rising and falling input is, respectively, due to the minimum charge and discharge times required by an internally connected capacitor across the output. This capacitor has a value that guarantees stable operation of the opamp down to a gain of unity. This implies that the amplifier will give a stable operation and will not get into oscillations for any gain value as unity gain happens to be the worst condition. Now if it is so, then the amplifier is said to be fully internally compensated. Opamp 741 is an example.

In the case of an uncompensated opamp, this capacitor needs to be connected externally. In that case, we have a control on the slew rate specification. We can sacrifice stability to achieve a higher slew rate. For instance, if we know that we are never going to use our opamp for a gain less than 10, we could afford to connect a smaller capacitor and thus get a higher slew rate. But all this is possible only when we decide to use an uncompensated opamp. In an internally compensated opamp also, higher slew rate versions are available that provide a large charging current internally for the compensation capacitor. Opamp 741 has a slew rate of 0.5 V/ $\mu$ s. Slew rates of up to 10 V/ $\mu$ s are usually available in general-purpose opamps. In the case of some varieties of high-speed opamps, slew rate as high as hundreds of volts per microseconds is available. EL 2444 (high-speed quad opamp from Elantec) offers a slew rate of 325 V/ $\mu$ s.

Slew rate limits the large signal bandwidth. Peak-to-peak output voltage swing for a sinusoidal signal ( $V_{p-p}$ ), slew rate and bandwidth are interrelated by the following equation:

$$\text{Bandwidth (highest frequency, } f_{\text{MAX}}) = \frac{\text{Slew rate}}{\pi \times V_{p-p}} \quad (16.1)$$

### Open-Loop Gain

Open-loop gain is the ratio of single-ended output to the differential input. This parameter has a great bearing on the gain accuracy specification of the opamp wired as an amplifier. The ratio of the open-loop gain to the closed-loop gain (which depends upon the application circuit) is called the loop gain. Accuracy at any given frequency depends heavily on the magnitude of the loop gain at that frequency. The magnitude of loop gain at a given frequency depends directly on the value of the open-loop gain at that frequency as the value of closed-loop gain for a given application circuit is fixed. Figure 16.17 shows the open-loop gain versus frequency curve of an




Figure 16.16 | Response to step input.




Figure 16.17 | Open-loop gain versus frequency.

opamp. As a thumb rule, the gain error at any given frequency is given by the ratio of the closed-loop gain to the open-loop gain. Thus a higher open-loop gain gives a smaller error for a given closed-loop gain.

### Common Mode Rejection Ratio

Common mode rejection ratio (CMRR) is a measure of the ability of the opamp to suppress common mode signals. It is the ratio of the desired differential gain ( $A_d$ ) to the undesired common mode gain ( $A_c$ ). The ratio CMRR is usually expressed as CMR given by  $20 \log (A_d/A_c)$  dB. A lower CMRR or CMR reflects in terms of larger variation in the output of a differential amplifier due to variation in the common mode input when the differential input stays put. The common mode input is the average value of the two inputs. The common mode input affects the bias point of the input differential amplifier stage. Owing to lack of perfect symmetry in the two halves of the input differential amplifier stage, change in bias point changes the offset voltage. This in turn changes the output voltage. CMRR is also defined as the ratio of the change in the common mode input to the corresponding change in the output offset voltage.

CMRR is always specified for a given input voltage range. Exceeding the input voltage range would degrade the CMRR specification. In some opamps, the input voltage range is specified separately which implies that the given value of CMRR is guaranteed over the listed input voltage range. CMRR as published in data sheet is a DC parameter. CMRR when graphed versus frequency falls with increase in frequency as shown in Figure 16.18. The graph shown in the figure is taken from data sheet of opamp 741.

### Power Supply Rejection Ratio

Power supply rejection ratio (PSRR) is defined as the ratio of change in the power supply voltage to corresponding change in the output voltage. The mechanism that produces PSRR is the same as that is responsible for CMRR. The power supply affects the bias point of the input differential amplifier stage of the opamp. Owing to inherent mismatch in the input circuitry, changes in bias point changes the offset voltage, which in turn changes the output voltage. PSRR is also defined as the ratio of change in one of the power supply voltage to the change in the input offset voltage with the other power supply held constant.

PSRR like CMRR too is a DC parameter and its value falls with increase in frequency. The parameter is particularly significant as switched mode power supplies can have noise in the frequency range of 20 kHz to 200 kHz and even higher. PSRR is almost zero at these frequencies with the result that power supply noise appears as noise at the output of the opamp. Figure 16.19 shows PSRR versus frequency graph of opamp type AD 829.




Figure 16.18 | CMRR versus frequency.




Figure 16.19 | PSRR versus frequency.

### Input Impedance

(*Input impedance* is the impedance looking into the input terminals of the opamp and is mostly expressed in terms of resistance only.) The effective input impedance is, however, different from what is specified in the data sheets when the opamp is used in the closed-loop mode. In the inverting amplifier configuration, the effective input impedance equals the input resistance connected externally from source of input signal to the inverting input terminal of the opamp. In the non-inverting amplifier configuration, it equals the product of loop gain and the specified opamp input impedance.

### Output Impedance

*Output impedance* is defined as the impedance between the output terminal of the opamp and ground. Common-emitter (BJT) and common-source (FET) output stages used in rail-to-rail output opamps have higher output impedance than emitter-follower output stages. Output impedance becomes a critical parameter when using rail-to-rail output opamps to drive heavy loads. If the load were mainly resistive, it would decide how close the output can be to the rails. If the load were capacitive, the additional phase shift caused will erode the phase margin. Figure 16.20 shows the effect of output impedance on the output signal assuming that the output impedance is resistive in the case of a predominantly resistive load  $R_L$  [Figure 16.20(a)] and a capacitive load  $C_L$  [Figure 16.20(b)]. In the case of resistive load, Eq. (16.2) describes the output. Equation (16.3) gives the expression for the output in the case of capacitive load.


$$V_o = A_d \times V_d \times \left[ \frac{R_L}{R_L + Z_o} \right] \quad (16.2)$$

$$V_o = A_d \times V_d \times \left[ \frac{1}{j(f/f_o) + 1} \right] \quad (16.3)$$

where  $f_o = 1/2\pi Z_o C_L$  and  $Z_o$  is the output impedance of the opamp.

### Settling Time

*Settling time* is a parameter specified in the case of high-speed opamps or the opamps with a high value of gain-bandwidth product. It gives the response of the opamp to large step inputs. It is expressed as the time taken by the opamp output to settle within a specified percentage of the final value (usually 0.1% or 0.01% of the final expected value) in response to a step at its input (Figure 16.21). The settling time is usually specified for opamp wired as a unity gain amplifier and it worsens for a closed-loop gain greater than 1.

Figure 16.20 | (a) Effect of resistive load  $R_L$  on output signal; (b) effect of capacitive load  $C_L$  on output signal.




Figure 16.21 | Settling time.

Settling time is a design issue in data acquisition circuits when signals are changing rapidly. This parameter is very important when the opamp is being used as a sample-and-hold circuit at the input of an analog-to-digital converter or at the output of a high-speed digital-to-analog converter.

### Offsets and Offset Drifts

Offset is a commonly used term with reference to opamps. An ideal opamp should produce a zero output for a zero differential input. But it is not so in the case of real opamps. It is observed that we need to apply a DC differential voltage externally to get a zero output. This externally applied input is referred to as the *input offset voltage*. This parameter may be as large as 5 mV in general-purpose opamps and as small as 200  $\mu$ V in low offset opamps. The input offset voltage is often a function of power supply voltages. This variation is expressed in terms of PSRR. *Output offset voltage* is the voltage at the output with both the input terminals grounded. Another offset parameter is the *input offset current*. It is the difference between the two bias currents flowing towards the inputs of the opamp. Yet another important opamp parameter is the *input bias current*. It is defined as the average of the two bias currents flowing into the two input terminals of the opamp. The listed value of input and output offset voltages and input offset and bias currents tend to drift with temperature. This drift is also specified in the data sheets. Some general-purpose opamps (741 for instance) have a provision for externally nullifying the input offset voltage by usually connecting the fixed terminals of a potentiometer of a given resistance value across the designated terminals and connecting the center terminal to the negative supply voltage.

Having briefly described the key parameters in respect of different categories of opamps, the opamp selection should be no problem. Based on the circuit objectives, the first thing to be decided is the opamp category that would do the required job economically. Having made up our mind on the broad class of opamps, that is, we need a general-purpose opamp or a high-speed opamp or for that matter an instrumentation opamp, we can go through the specifications of the devices available in the chosen category to choose a device that suits our needs the best. We should give due attention to both AC as well as DC considerations. One of the major AC considerations for instance is the desired loop gain. As an example, if we wanted the opamp to yield an accuracy of 0.1% while amplifying an AC signal of 10 kHz by a gain of 10, then the opamp must have an open-loop gain of 10,000 at the operating frequency of 10 kHz. Opamp 741 will certainly not serve the purpose here. The open-loop gain for a given frequency can be verified from the gain versus frequency plot.

Similarly, slew rate must be high enough to follow the fastest changing input signal without causing distortion. It is always good as a thumb rule to choose an opamp that has a minimum slew rate of 25% larger than the fastest rate of change in the input signal.

Input offset voltage and the input bias current are the important DC considerations besides open-loop gain when it comes to choosing the right opamp in the precision category. Input bias current is particularly important when the source of input signal has relatively higher impedance. FET-input opamps or instrumentation amplifiers deserve an attention in such cases.

### EXAMPLE 16.4

Opamp LM 741 is specified to have a slew rate of 0.5 V/ $\mu$ s. If the opamp were used as an amplifier and the expected peak output voltage were 10 V, determine the highest sinusoidal frequency that would get satisfactorily amplified.

#### Solution

1. Highest sinusoidal frequency  $f_{MAX}$  that would get satisfactorily amplified is given by  $f_{MAX} = \text{Slew rate}/2\pi V_p$ , where  $V_p$  is the expected peak output voltage.
2. In the present case, slew rate = 0.5 V/ $\mu$ s and  $V_p = 10$  V.
3. Therefore,  $f_{MAX} = (0.5 \times 10^6)/(2\pi \times 10) = 7.96$  kHz.

### EXAMPLE 16.5

The differential voltage gain and CMRR of an opamp when expressed in decibels are 110 dB and 100 dB, respectively. Determine the common mode gain expressed as a ratio.

#### Solution

1. CMRR (in dB) =  $20 \log (A_d/A_{CM})$  where  $A_d$  and  $A_{CM}$  are, respectively, the differential and common mode gain values.
2. CMRR (in dB) =  $20 \log A_d - 20 \log A_{CM}$ .
3. That is,  $20 \log A_{CM} = 20 \log A_d - \text{CMRR} = 110 - 100 = 10$  dB.
4. This gives  $\log A_{CM} = 10/20 = 0.5$
5. Therefore,  $A_{CM} = \text{Antilog } 0.5 = 3.16$

### EXAMPLE 16.6

In the case of a certain opamp, 0.5 V change in common mode input causes a DC output offset change of 5  $\mu$ V. Determine CMRR in dB.

#### Solution

1.  $\text{CMRR} = \Delta V_{CM}/\Delta V_{OS} = 0.5/(5 \times 10^{-6}) = 10^5$ .
2. CMRR in dB =  $20 \log 10^5 = 100$  dB.

## 16.5 Types of Opamps

Opamps can be categorized on the basis of the performance specifications and consequently their application area and also on the basis of their internal structure as general-purpose opamps, high-speed and high-bandwidth opamps, precision opamps, power opamps, instrumentation opamps, Norton opamps (also known as current differencing opamps), opamp comparators and isolation opamps and so on and so forth.

application in this chapter. However, almost all common applications of opamps are included in the chapter with particular emphasis on design equations governing different application circuits. Large number of solved examples are also included to illustrate the concepts discussed in the text.

## 17.1 Inverting Amplifier

An inverting amplifier is the one which in addition to changing the amplitude of the signal, changes the polarity of the input signal in the case of DC input and reverses the phase of the input signal in the case of AC input. Figure 17.1 shows the basic circuit diagram of an inverting amplifier configured around an opamp. It may be mentioned here that the power supply connections are not shown in the figures. It may be assumed that the opamps are given positive and negative supply connections as described in Chapter 16 unless otherwise stated. The circuit functions as follows. Assuming that the current flowing towards the negative opamp input terminal is zero, as would be the case for an ideal opamp, current flowing through input resistor  $R_1$  is the same as the current flowing through the feedback resistor  $R_2$ . Owing to ground at (+ve) input, the  $R_1$ - $R_2$  junction is also at ground potential due to virtual earth phenomenon in opamps. Virtual earth with reference to opamps implies that there is a zero potential difference between the inverting and non-inverting input terminals. The concept of virtual earth has its origin in the infinite open-loop voltage gain of an ideal opamp, which further means that for a finite output, the differential input must be zero. Though virtual earth is valid for ideal opamps, the assumption yields very accurate results for opamps configured with heavy negative feedback. The expression for gain is derived as follows:

$$I = \frac{V_i}{R_1} = -\frac{V_o}{R_2} \quad (17.1)$$

So that

$$\frac{V_o}{V_i} = -\frac{R_2}{R_1} \quad (17.2)$$

Hence, closed-loop voltage gain ( $A_{CL}$ ) is given by

$$A_{CL} = -\left(\frac{R_2}{R_1}\right) \quad (17.3)$$

Minus sign indicates that output is the phase-inverted version of input. By selecting proper values of  $R_1$  and  $R_2$  desired magnitude of gain can be achieved.




Figure 17.1 | Inverting amplifier.

## Design Information

The inverting amplifier of Figure 17.1 has effective input impedance equal to  $R_1$  as it comes in parallel with the high differential input impedance of the opamp. For a given value of closed-loop gain, higher the value of desired input impedance, higher is the value of resistor  $R_1$ , which in turn leads to a higher value of  $R_2$ . There is always an upper limit to the value of  $R_2$  that can be connected for a given opamp. In fact, higher the input impedance of the opamp, larger is the maximum allowable value of  $R_2$ . In fact, the problem starts when the current flowing towards the negative input terminal of the opamp becomes comparable to the current ( $I$ ). Things will be clearer if we look at the actual expression for gain that we would have arrived at if we had not made any assumptions.

The actual expression for the closed-loop gain  $A_{CL}$  for the amplifier circuit of Figure 17.1 is given by

$$(A_{CL} = -\frac{A_{OL}R_2}{R_1 + R_2 + A_{OL}R_1} \equiv -\frac{R_2}{R_1 + (R_2/A_{OL})}) \quad (17.4)$$

where  $A_{OL}$  is the open-loop gain of the opamp. This implies that when ratio  $R_2/A_{OL}$  is much smaller than  $R_1$ , the gain expression reduces to the expression of Eq. (17.3).

The input impedance of this circuit is same as the input resistance value,  $R_1$ . The output impedance of this circuit is approximated as

$$R_o = \left[ \frac{R_1 + R_2}{R_1 A_{OL}} \right] R_{OL} \quad (17.5)$$

where  $R_{OL}$  is the open-loop output impedance of the opamp.

If the inverting amplifier of Figure 17.1 is needed to amplify AC signals only, the circuit may be modified to include coupling capacitors in series with input and output as shown in Figure 17.2. The frequency response of this amplifier does not extend down to zero. Coupling capacitors give a lower cut-off frequency depending upon the values of  $R_1$  and  $C_1$  on the input side and  $R_2$  and  $C_2$  on the output side.  $R_L$  is the load resistance and is not shown in the figure. The lower cut-off frequency may be taken to be equal to higher of the two values. The two cut-off frequencies are given by Eqs. (17.6) and (17.7):

$$f_{CL1} = \frac{1}{2\pi R_1 C_1} \quad (17.6)$$

$$f_{CL2} = \frac{1}{2\pi R_2 C_2} \quad (17.7)$$

Closed-loop bandwidth or upper cut-off frequency ( $f_{CU}$ ) is given by Eq. (17.8).

$$f_{CU} = \text{Unity gain cross-over frequency of the opamp}/A_{CL} \quad (17.8)$$




Figure 17.2 | Inverting amplifier for AC applications.

## 17.2 Non-Inverting Amplifier

Figure 17.3 shows an opamp-based non-inverting amplifier for DC applications. The expression for gain is derived as follows.

For the amplifier shown in Figure 17.3, due to virtual earth, the voltage of  $R_1-R_2$  junction equals  $V_i$ . Also assuming that current flowing towards negative input terminal of the opamp is zero, we can write

$$I = \frac{V_i}{R_1} = \frac{V_o}{R_1 + R_2}$$

So that

$$\frac{V_o}{V_i} = \frac{R_1 + R_2}{R_1} = 1 + \frac{R_2}{R_1}$$

Hence, closed-loop voltage gain ( $A_{CL}$ ) is

$$A_{CL} = 1 + \frac{R_2}{R_1} \quad (17.9)$$

### Design Information

The actual gain expression in the case of an opamp-based non-inverting amplifier is given by

$$A_{CL} = \frac{A_{OL}(R_1 + R_2)}{R_1 + R_2 + A_{OL}R_1} \quad (17.10)$$

Equation (17.10) reduces to

$$\frac{R_1 + R_2}{R_1 + (R_2/A_{OL})}$$

for  $A_{OL} \gg 1$ . Again if  $R_2/A_{OL} \ll R_1$ , the expression reduces to the expression of Eq. (17.9).

The input impedance ( $R_i$ ) of this configuration is given by

$$R_i = R_{IL}A_{OL}\left(\frac{R_1}{R_1 + R_2}\right) \\ = R_{IL} \times \text{Loop gain} \quad (17.11)$$

where  $R_{IL}$  is the open-loop input impedance of the opamp; loop gain is given by the ratio of open-loop gain to the closed-loop gain (i.e.,  $A_{OL}/A_{CL}$ ).

The output impedance ( $R_o$ ) can be computed from the following equation:

$$R_o = R_{OL}/\text{Loop gain} \quad (17.12)$$

where  $R_{OL}$  is the open-loop output impedance of the opamp.




Figure 17.3 | Non-inverting amplifier.




Figure 17.4 | Non-inverting amplifier for AC signals.

In case the non-inverting amplifier of Figure 17.3 is needed to amplify AC signals only, the circuit may be modified to include coupling capacitors  $C_1$  and  $C_2$  in series with input and output, respectively, and a bypass capacitor  $C_3$  as shown in Figure 17.4. Coupling capacitors give a lower cut-off frequency depending upon the values of  $R_3$  and  $C_1$  on the input side and  $R_L$  and  $C_2$  on the output side.  $R_L$  is the load resistance and is not shown in the figure. The two cut-off frequencies are given by the following equations:

$$f_{CL1} = \frac{1}{2\pi R_3 C_1} \quad (17.13)$$

$$f_{CL2} = \frac{1}{2\pi R_L C_2} \quad (17.14)$$

The bypass capacitor produces a lower cut-off frequency given by

$$f_{CL3} = \frac{1}{2\pi R_1 C_3} \quad (17.15)$$

The lower cut-off frequency may be taken as the highest of the three values. The upper cut-off frequency or the closed-loop bandwidth is given by the ratio of unity gain cross-over frequency of the opamp to the closed-loop gain.

## 17.3 Voltage Follower

Voltage follower is nothing but a non-inverting amplifier circuit with unity gain. Figure 17.5 shows the basic voltage-follower circuit. If we compare the voltage-follower circuit with the basic circuit arrangement of a non-inverting amplifier as shown in Figure 17.3, we find that  $R_1 = \infty$  and  $R_2 = 0$ . Substituting these values in the expression for gain, we get  $A_{CL} = 1$ . In the circuit shown, there is 100% negative feedback from output to input. The negative feedback is of voltage-series type. This leads to increase in input impedance and decrease in output impedance by a large factor, approximately equal to open-loop gain  $A_{OL}$ .




Figure 17.5 | DC voltage-follower circuit.




Figure 17.6 | Voltage follower for AC applications.




Figure 17.7 | Modified voltage follower for AC applications.

For AC applications, the input is applied through a capacitor  $C_1$  and another capacitor  $C_2$  is put in series with the output lead. These capacitors are meant for blocking the DC. The circuit is shown in Figure 17.6. Resistor  $R_1$  provides a discharge path for capacitor  $C_1$  and hence offers DC stability. The disadvantage of using resistor  $R_1$  is that the input impedance of the voltage-follower configuration reduces practically to  $R_1$ , thus losing one of the key advantages of the voltage-follower configuration of high input impedance.

This is overcome in the circuit arrangement of Figure 17.7. For AC signals, capacitor  $C_3$  is almost a short circuit. This means that signal amplitude on both ends of resistor  $R_1$  is the same, resulting in practically zero current through it. This in turn implies very large input impedance due to near infinite effective value of  $R_1$ .

Voltage-follower circuit has many advantages. Owing to its extremely high input impedance, extremely low output impedance and unity gain; it acts as an ideal interface between a high impedance source and a low impedance load. Also, unity closed-loop gain leads to a very high closed-loop bandwidth equal to the unity gain cross-over frequency of the opamp. The output offset error is also very low because due to unity closed-loop gain, input errors are not amplified.

### EXAMPLE 17.1

Design an inverting amplifier using an opamp. The amplifier should have a voltage gain of 10 and an input impedance not less than  $10 \text{ k}\Omega$ . If the input signal, which is a sinusoidal one, has a peak amplitude varying from 100 to 300 mV, determine the maximum possible input signal frequency that would be faithfully amplified. The chosen opamp has slew rate of  $0.5 \text{ V}/\mu\text{s}$ .

#### Solution

- Figure 17.8 shows the circuit diagram. The gain of this amplifier is  $-(R_2/R_1)$  and its input impedance is approximately  $R_1$ .




Figure 17.8 | Example 17.1.

- Since the input impedance of the amplifier is not to be less than  $10 \text{ k}\Omega$ , we can safely choose  $R_1 = 10 \text{ k}\Omega$ .
- Therefore,  $R_2 = 10 \times 10 \times 10^3 = 100 \text{ k}\Omega$ .
- The largest input signal amplitude = 300 mV.
- Corresponding output signal =  $300 \times 10^{-3} \times 10 = 3000 \text{ mV} = 3 \text{ V}$ .
- Highest sine wave frequency that would be faithfully amplified is given by  $f_{MAX} = \text{Slew rate}/2\pi V_{o(max)}$ .
- Solving this equation, we get  $f_{MAX} = 26.5 \text{ kHz}$ .

### EXAMPLE 17.2

Design an opamp based non-inverting amplifier having a voltage gain of 11. Determine the input impedance of this amplifier if the chosen opamp has an open-loop gain of 100,000 and open-loop input impedance of  $1 \text{ M}\Omega$ .

#### Solution

- Figure 17.9 shows the basic non-inverting amplifier circuit.
- Voltage gain of this amplifier is given by  $[1 + (R_2/R_1)]$ .
- Therefore,  $1 + R_2/R_1 = 11$ . This gives  $R_2/R_1 = 10$ .
- Let us choose  $R_1 = 10 \text{ k}\Omega$ . This gives  $R_2 = 100 \text{ k}\Omega$ .
- Input impedance of this amplifier = Open-loop input impedance  $\times$  Loop gain.
- Loop gain = Open-loop gain/Closed-loop gain =  $100,000/11 = 9090.91$ .
- Therefore, input impedance =  $1 \times 10^6 \times 9090.91 = 9090.91 \text{ M}\Omega$ .




Figure 17.9 | Example 17.2.

### EXAMPLE 17.3

Refer to the inverting amplifier circuit of Figure 17.10. Determine the voltage gain of the circuit when the voltage applied to the gate of junction FET is (a) 0 V and (b) -5 V given that JFET has  $r_d = 500 \Omega$  and  $V_{GS(OFF)} = -5 \text{ V}$ .

#### Solution

- When  $V_{GS} = 0$ , JFET is conducting and its  $r_d = 500 \Omega$ . Since the externally connected drain resistance is much larger than  $r_d$ , the non-inverting terminal is grounded for all practical purposes. Therefore, voltage gain =  $(-100 \times 10^3)/(100 \times 10^3) = -1$ .
- When  $V_{GS} = -5 \text{ V}$ , JFET is in cut-off state. The circuit in this case acts both like a non-inverting amplifier and an inverting amplifier simultaneously. Non-inverting voltage gain is  $1 + (100 \times 10^3)/(100 \times 10^3) = 2$  and inverting voltage gain is  $(-100 \times 10^3)/(100 \times 10^3) = -1$ . This gives an overall voltage gain of 1.




Figure 17.10 | Example 17.3.

**EXAMPLE 17.4**

Refer to the amplifier circuit of Figure 17.11. Determine the voltage gain of the amplifier when the variable terminal of the potentiometer is at (a) point A and (b) point B.




Figure 17.11 | Example 17.4.

**Solution**

- When the variable terminal of the potentiometer is at A, the non-inverting terminal is grounded. The amplifier is a simple inverting amplifier with a voltage gain of  $-(nR/R) = -n$ .
- When the variable terminal of the potentiometer is at B, the opamp acts both like a non-inverting and an inverting amplifier. Voltage gain in this condition is equal to a non-inverting voltage gain of

$$1 + \frac{nR(2n-1)}{nR} = 2n$$

and an inverting voltage gain of  $-nR/R = -n$ . Net voltage gain in this condition is therefore equal to  $2n - n = n$ .

**EXAMPLE 17.5**

Refer to the voltage-follower circuit of Figure 17.12. Determine (a) no load output voltage, (b) bandwidth and (c) closed-loop output impedance if the voltage observed across the load of  $10\ \Omega$  were  $99.5\text{ mV}$ . The opamp used has a unity gain cross-over frequency of  $1\text{ MHz}$ .




Figure 17.12 | Example 17.5.

**Solution**

- Output voltage =  $100\text{ mV}$  as the voltage gain is unity.
- Bandwidth = Unity gain cross-over frequency =  $1\text{ MHz}$ .
- Load current =  $(99.5 \times 10^{-3})/10 = 9.95\text{ mA}$ .
- Therefore, closed-loop output impedance =  $(100 \times 10^{-3} - 99.5 \times 10^{-3})/(9.95 \times 10^{-3}) = (0.5 \times 10^{-3})/(9.95 \times 10^{-3}) = 0.05\ \Omega$ .

**17.4 Summing Amplifier**

Summing amplifier produces an output that is equal to the sum of input signals multiplied by their corresponding voltage gain values. In the case of voltage gain being unity for all input signals, the circuit becomes an adder circuit. Again, there are inverting and non-inverting varieties of summing amplifiers. In the case of voltage gain being unity, these behave as inverting and non-inverting adder circuits.

Figure 17.13 shows circuit diagram of three input inverting-type summing amplifier. The expression for output voltage is derived as follows.

$$\begin{aligned} I_1 &= \frac{V_1}{R_1}, \quad I_2 = \frac{V_2}{R_2}, \quad I_3 = \frac{V_3}{R_3} \\ I &= I_1 + I_2 + I_3 = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \end{aligned}$$

Also

$$I = -\frac{V_o}{R_4}$$




Figure 17.13 | Inverting-type summing amplifier.

Therefore

$$-\frac{V_o}{R_4} = \left( \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) \Rightarrow V_o = - \left[ \left( \frac{R_4}{R_1} \right) V_1 + \left( \frac{R_4}{R_2} \right) V_2 + \left( \frac{R_4}{R_3} \right) V_3 \right] \quad (17.16)$$

If  $R_1 = R_2 = R_3 = R_4 = R$ , then

$$V_o = -(V_1 + V_2 + V_3) \quad (17.17)$$

A non-inverting summing amplifier can be constructed from its inverting counterpart by cascading it with a unity gain inverting amplifier. The complete circuit is shown in Figure 17.14. If the values of resistors  $R_1$ ,  $R_2$ ,  $R_3$  and  $R_4$  are equal and values of resistors  $R_6$  and  $R_7$  are also equal, then the circuit in Figure 17.14 behaves as a non-inverting adder.

Assuming  $R_1 = R_2 = R_3 = R_4 = R$  and  $R_6 = R_7 = R'$ , we have

$$V_{o1} = -(V_1 + V_2 + V_3) \quad (17.18)$$

$$V_{o2} = -V_{o1} = V_1 + V_2 + V_3 \quad (17.19)$$

An alternative non-inverting adder circuit, where the summing has been done at the non-inverting input, is shown in Figure 17.15. The given circuit behaves like a non-inverting amplifier with a gain of 1 to both the inputs as is evident from the following discussion.

In the case of circuit shown in Figure 17.15, with only  $V_1$  present and  $V_2$  grounded, voltage  $V'_1$  at non-inverting input is given by

$$V'_1 = V_1 \times [(R/2)/(R + (R/2))] = V_1/3 \quad (17.20)$$




Figure 17.14 | Non-inverting type summing amplifier.




Figure 17.15 | Non-inverting adder with single opamp.

This voltage gets amplified by a gain factor  $(1 + 2R/R_1) = 3$  to produce  $V_1$  at the output. Similarly, with  $V_1$  grounded,  $V_2$  also appears as  $V_2$  at the output. When both inputs  $V_1$  and  $V_2$  are simultaneously present, output is  $V_1 + V_2$ , that is,

$$V_o = V_1 + V_2 \quad (17.21)$$

If the adder circuit of Figure 17.15 were to be used for adding  $n$  inputs, the feedback resistor value would be equal to  $nR$ .

## 17.5 Difference Amplifier

Difference amplifier produces an output that is equal to the difference of the two input signals multiplied by their corresponding voltage gain values. In the case of voltage gain being unity for the two input signals, the circuit becomes a subtractor circuit. Figure 17.16 shows the generalized form of a difference amplifier. Expression for the output is derived as follows.

With  $V_1$  grounded, output  $V_{o2}$  due to  $V_2$  alone is given by

$$V_{o2} = V_2 \times \left( \frac{R_4}{R_3 + R_4} \right) \times \left( 1 + \frac{R_2}{R_1} \right) \quad (17.22)$$

With  $V_2$  grounded, output  $V_{o1}$  due to  $V_1$  alone is given by

$$V_{o1} = -V_1 \times \left( \frac{R_2}{R_1} \right) \quad (17.23)$$

When both inputs are present simultaneously, the output is equal to algebraic sum of the two. That is,

$$V_o = V_{o1} + V_{o2} = V_2 \times \left( \frac{R_4}{R_3 + R_4} \right) \times \left( 1 + \frac{R_2}{R_1} \right) - V_1 \times \left( \frac{R_2}{R_1} \right) \quad (17.24)$$

For  $R_1 = R_2 = R_3 = R_4 = R$ , we get

$$V_{o1} = -V_1 \text{ and } V_{o2} = V_2$$

This gives

$$V_o = V_2 - V_1 \quad (17.25)$$

Figure 17.17 shows an alternative configuration for designing a subtractor circuit. With  $V_2$  grounded,  $V_1$  appears as  $-V_1$  at the output of first opamp and as  $V_1$  at the output of the second opamp. With  $V_1$  grounded,  $V_2$  appears as  $-V_2$  at the output. When both inputs are simultaneously present, output is equal to  $V_1 - V_2$ .




Figure 17.16 | Difference amplifier.




Figure 17.17 | Alternative form of subtractor circuit.

## 17.6 Averager

An averager circuit produces an output that is equal to the average of the amplitudes of the applied input signals. Figure 17.18 shows the generalized form of an inverting averager circuit for  $n$  inputs. The circuit configuration is similar to that of an inverting-type summing amplifier. The circuit functions as follows. With only one input present at a time and all other inputs grounded, the gain value is  $-1/n$ . That is, each input is multiplied by a gain value equal to  $-1/n$ . When all the inputs are present simultaneously, the output is given by

$$V_o = -\left[ \left( \frac{V_1}{n} \right) + \left( \frac{V_2}{n} \right) + \left( \frac{V_3}{n} \right) + \dots + \left( \frac{V_n}{n} \right) \right] \quad (17.26)$$

$$V_o = -\left( \frac{V_1 + V_2 + V_3 + \dots + V_n}{n} \right) \quad (17.27)$$

A non-inverting averager may be built by connecting a unity gain inverting amplifier at the output of the circuit shown in Figure 17.18.




Figure 17.18 | Inverting-type averager circuit.

## EXAMPLE 17.6

Refer to the summing amplifier circuit of Figure 17.19. Derive the expression for output  $V_o$ .




Figure 17.19 | Example 17.6.

### Solution

- Let us assume that  $V_{o1}$ ,  $V_{o2}$ ,  $V_{o3}$  and  $V_{o4}$  are the outputs, respectively, for  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  present one at a time with other inputs grounded.
- With only  $V_1$  present and all other inputs grounded, output  $V_{o1} = -V_1$ .

- With only  $V_2$  present and all other inputs grounded, output  $V_{o2} = -V_2$ .
- With only  $V_3$  present and all other inputs grounded, voltage appearing at non-inverting input is given by  $(V_3 \times R/2)/[R + (R/2)] = V_3/3$ . This gives output  $V_{o3} = V_3/3 \times [1 + R/(R/2)] = V_3/3 \times 3 = V_3$ .
- Similarly, with only  $V_4$  present and all other inputs grounded, output  $V_{o4} = V_4$ .
- When all inputs are present simultaneously, output  $V_o$  equals algebraic sum of  $V_{o1}$ ,  $V_{o2}$ ,  $V_{o3}$  and  $V_{o4}$ .
- That is,  $V_o = V_3 + V_4 - V_2 - V_1$ .

## EXAMPLE 17.7

Refer to the summing amplifier circuit of Figure 17.20. Derive the expression for the output  $V_o$ .




Figure 17.20 | Example 17.7.

### Solution

- Let us assume that  $V_{o1}$ ,  $V_{o2}$ ,  $V_{o3}$  and  $V_{o4}$  are the outputs, respectively, for only  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  present one at a time with other inputs grounded.
- $V_{o4} = -V_4 \times R/R = -V_4$ .
- $V_{o3} = -V_3 \times R/2R = -V_3/2$ .
- $V_{o2} = -V_2 \times R/4R = -V_2/4$ .
- $V_{o1} = -V_1 \times R/8R = -V_1/8$ .
- With all inputs present simultaneously,  $V_o = -[V_4 + V_3/2 + V_2/4 + V_1/8]$ .

## 17.7 Integrator

An integrator circuit is the one that produces an output proportional to the integral of the input. Figure 17.21 shows the circuit diagram of the basic opamp-based integrator. Since non-inverting input terminal has been grounded,  $R-C$  junction is also at ground potential due to virtual earth phenomenon in opamps. Thus, the voltage  $V_o$  effectively is the voltage across the capacitor  $C$ .

Assuming the opamp to be ideal, due to infinite impedance at the input terminals of the opamp, current flowing through resistor  $R$  flows through capacitor  $C$  too.

$$I = \frac{V_i}{R} = -\frac{CdV_o}{dt}$$

so that,

$$V_o = -\frac{1}{RC} \int V_i dt = K \int V_i dt$$




Figure 17.21 | Basic integrator.

Thus

$$V_o = K \int V_i dt \quad (17.28)$$

where  $K = -1/RC$ .

The basic integrator circuit suffers from DC instability problems. The circuit offers a very high gain to DC which means that even in the absence of any input, small input offset voltage might cause the output to go to positive or negative saturation. This problem can be overcome by connecting a relatively large value resistor across  $C$ . This resistor limits the DC gain to a lower value and it may be chosen to be 10 times the input resistor  $R$ . Non-inverting integrator may be built by connecting a unity gain inverting amplifier at the output of inverting integrator circuit of Figure 17.21.

Figure 17.22 shows another variation of the integrator circuit. The circuit produces an output proportional to sum of integrals of multiple inputs. That is

$$V_o = K \left( \int V_1 dt + \int V_2 dt + \int V_3 dt \right) \quad (17.29)$$

where  $K = -1/RC$ .

## 17.8 Differentiator

A differentiator circuit is the one that produces an output proportional to the differential of the input. Figure 17.23 shows the circuit diagram of the basic opamp-based differentiator. Since non-inverting input terminal has been grounded,  $R-C$  junction is also at ground potential due to virtual earth phenomenon in opamps. Thus, the voltage  $V_o$  effectively is the voltage across resistor  $R$ .

Assuming the opamp to be ideal, due to infinite impedance at the input terminals of the opamp, current flowing through resistance  $R$  flows through capacitor  $C$  too.




Figure 17.23 | Basic differentiator.




Figure 17.22 | Summing integrator.

so that

$$V_o = -RC \frac{dV_i}{dt} \quad (17.30)$$

$$V_o = K \frac{dV_i}{dt}$$

where  $K = -RC$ . For  $RC = 1$ ,

$$V_o = -\frac{dV_i}{dt}$$

Basic differentiator circuit has a tendency to go to oscillations at relatively higher frequencies. The problem can be overcome by connecting a resistor in series with the input capacitor. The resistor limits the gain at higher frequencies. The value of this resistor may be chosen to be in the range of one-tenth to one-hundredth of the feedback resistor. Non-inverting integrator may be built by connecting a unity gain inverting amplifier at the output of inverting differentiator circuit of Figure 17.23.

Figure 17.24 shows the schematic arrangement of a summing differentiator. Expression for output is derived as follows.

$$I_1 = C \frac{dV_1}{dt}, \quad I_2 = C \frac{dV_2}{dt}, \quad I_3 = C \frac{dV_3}{dt}$$

$$I = I_1 + I_2 + I_3 = C \left[ \frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right]$$

The current flowing towards inverting input terminal of the opamp is zero. This gives current through  $R = I = (-V_o/R)$ . This implies

$$-\frac{V_o}{R} = C \left[ \frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right] \quad (17.31)$$

$$V_o = -RC \left[ \frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right]$$




Figure 17.24 | Summing differentiator.

### EXAMPLE 17.8

It is required to design an opamp-based circuit that generates an output  $V_o = (\sin t - \cos t)$  from the available inputs  $V_1 = \sin t$  and  $V_2 = \cos t$ . Design the circuit using (a) integrator configuration and (b) differentiator configuration.




Figure 17.69 | Non-linear amplifier.




Figure 17.70 | Application of non-linear amplifier in AC bridge balance detectors.

applied to an AC milli-voltmeter whose sensitivity may have to be adjusted a number of times before a null is achieved. If the bridge output is applied to the non-linear amplifier of the type described in the preceding paragraphs (shown in Figure 17.70), the output of non-linear amplifier would vary only in a small range for a wide variation of bridge output. As an example, a variation of 10000:1 in the bridge output may cause a variation of only 6:1 in the amplifier output. This, when applied to the milli-voltmeter, enables the single range of milli-voltmeter to accommodate variations over a range of 10000:1.

## 17.19 Relaxation Oscillator

**R**elease oscillator is an oscillator circuit that produces a non-sinusoidal output whose time period is dependent on the charging time of a capacitor connected as a part of the oscillator circuit. Opamps adapt very well to construction of release oscillator circuits that produce a rectangular output. Figure 17.71 shows the basic circuit arrangement of an opamp-based release oscillator circuit.

The circuit functions as follows. Let us assume that the output is initially in positive saturation. As a result, voltage at non-inverting input of opamp is  $+V_{SAT} \times R_1/(R_1 + R_2)$ . This forces the output to stay in positive saturation as the capacitor  $C$  is initially in fully discharged state. Capacitor  $C$  starts charging towards  $+V_{SAT}$  through  $R$ . The moment the capacitor voltage exceeds the voltage appearing at the non-inverting input, the output switches to  $-V_{SAT}$ . The voltage appearing at non-inverting input also changes to  $-V_{SAT} \times R_1/(R_1 + R_2)$ . The capacitor starts discharging and after reaching zero, it begins to discharge towards  $-V_{SAT}$ . Again, as soon as it becomes more negative than the negative threshold appearing at non-inverting input of the opamp, the output switches back to  $+V_{SAT}$ . The cycle repeats thereafter. The output is a rectangular wave. The expression for time period of output waveform can be derived from the exponential charging and discharging process and is given by

$$T = 2RC \ln\left(\frac{1+B}{1-B}\right) \quad (17.51)$$

where  $B = R_1/(R_1 + R_2)$ .




Figure 17.71 | Relaxation oscillator.




Figure 17.72 | Relevant waveforms of relaxation oscillator.




Figure 17.73 | Triangular waveform generator.

Figure 17.72 shows the relevant waveforms. The time period of output may be conveniently varied by varying the value of resistor  $R$ .

Release oscillator forms the basis of waveform-generation circuits configured around opamps. For example, a triangular waveform generator may be built by cascading the release oscillator block with an integrator block as shown in Figure 17.73.

## 17.20 Current-To-Voltage Converter

**C**urrent-to-voltage converter is nothing but a transimpedance amplifier. An ideal transimpedance amplifier makes a perfect current-to-voltage converter as it has zero input impedance and zero output impedance. Opamp wired as transimpedance amplifier very closely approaches a perfect current-to-voltage converter. Figure 17.74 shows the circuit arrangement. The circuit is characterized by voltage shunt feedback with a feedback factor of unity. This circuit has been discussed earlier in detail in Chapter 11 on *Negative Feedback Amplifiers*. The expressions for output voltage, closed-loop input and output impedances are given as follows.

$$V_o = I_i \times R \times \left( \frac{A_{OL}}{1 + A_{OL}} \right) \quad (17.52)$$