


8/2/17

Microprocessor based computer system.

It has 5 components



I/O input devices:- keyboard, mouse, scanner, joystick etc

Output devices:- monitor, speaker, printer, projector

Microprocessor:-

- (1) 80186
- (2) core-i3
- (3) 80286
- (3) core-i5
- (4) 80386
- (4) core-i7
- (5) 80486
- (6) Pentium
- (7) Pentium 4
- (8) Pentium 3
- (9) Pentium 5
- (10) Pentium 4
- (11) core-i3

Buses :- group of communication lines carries the same type of information in the form of bits. i.e either data, or address or control information.

There are 3 types of buses.

1. Address bus :- It carries address information from microprocessor to memory device or I/O device. It is unidirectional.

Suppose, A processor has n -address lines or n -bits of memory address, The no of memory locations can be addressed into, that processor is 2^n

$$n = 20 \text{ bits}$$

$$\text{no of memory address} = 2^n = 2^{20} = 1M$$

$$1K = 1024 = 2^{10}$$

$$1M = 2^{20} = 1K \times 1K$$

$$1G = 2^{30} = 1K \times 1K$$

Address Hex

Address in Binary

A ₁₉ A ₁₈ A ₁₇ A ₁₆ A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	Addr in Hex
0 0	0 0 0 0 OH
0 1	0 0 0 1 H
0 1 0	0 0 0 2 H
0 1 1	0 0 0 3 H
⋮	⋮
⋮	⋮
⋮	⋮
1 1	FFFFH AFTER

The above table shows processor has 20 address lines ie $2^{10} \times 8$ bits

$$2^{10} \times 8 = 2 \text{ MB}$$

size of each memory location is 8-bits or 1 byte. ∴ The no of bits can be stored in a processor which has 20 address bits is equal to

$$2^{20} \times 8 \text{ bits} = 1 \text{ M} \times 8 \text{ bits} = 1 \text{ MB}$$

Data bus: - It carries data information from memory to processor or vice versa depending on the instruction. It also carries data information from processor to I/O device or I/O device to processor.

The width of data bus depends on the word length of the microprocessor.

Control bus: - It carries the control information from processor to I/O device or memory device. RD and WR are the control signals for Read and write operation respectively ..

1. Briefly explain the history of intel family of microprocessors.

How many bit of Processor

data bus width

Address bus - " -

No of instruction - " -


Memory size etc

Q.

Internal block diagram of 8086 / 8088 CPU

[Architecture of 8086 / 8088]

1. 8086/88 is a 16 bit CPU
2. width of data bus is 16-bit
3. width of Address bus 20 bits
4. no of memory location is that can be addressed into 8086/88 is $2^{20} = 1 \text{ MB}$



General purpose Registers :-

→ AX [Accumulator register]

- It is sometimes used to hold the result of division and multiplication.
- It is used with A/D instructions.
- It is also used as a 16-bit GP register.

→ AL is an 8-bit accumulator.

→ It can also be used as two 8-bit independent registers AH and AL

BX :- Base register

→ It sometimes holds the address of a memory location

→ It is also used as 16-bit GP register

→ It can also be used as two 8-bit independent registers BH and BL

CX :- Count register :-

→ It acts as a counter for loop operation or instruction.

→ It is also used as a 16-bit GPR.

→ It is also used as two 8-bit independent registers CH and CL.

DX :- Data register :-

→ It sometimes holds the partial result after the multiplication and division operations.

→ It holds the address of I/O port [2^{16}]

→ It is also used as a 16-bit GPR

→ It is also used as two 8-bit independent registers CH and CL

Index Registers and pointers :-

SI [Source Index] :- It sometimes holds the address of source string in case of string instructions



→ It can also be used to store the address of a memory location in data segment.

→ DI [destination index] :-

→ It sometimes holds the address of destination string in case of string instructions.

→ It can also be used to hold the address of a memory location in data segment.

SP [stack pointer]

→ It holds the address of the top of the stack.

i.e. it is used to access the data from the top of the stack, in the stack segment.

BP [base pointer]

→ It is used to access data from any memory location in the stack segment.

IP [Instruction pointer]

→ It points to the next instruction while executing current instruction.

→ It holds the address of next instruction while executing current instruction.

Segment Registers

CS [code segment register]

→ It holds the segment address of code segment.

ES [Extra segment]

It holds the segment addr of Extra segment

code	Extra	Stack	Data
------	-------	-------	------

DS [Data segment]

Holds the Segment addrs of Data Segment

SS [Stack segment]

Holds the Segment addrs of Stack segment.

1. List the 8-bit registers available in 8086

A:- AL, AH, BL, BH, CL, CH, DL, DH

2. List the memory pointer registers available in 8086

A:- SI, DI, SP, BP, IP, BX

3. List 16-bit registers Available in 8086

A:- AX, BX, CX, DX, SI, DI, BP, SP, IP, CS, ES, SS, DS

4. List the segment reg available in 8086

A:- CS, ES, SS, DS

Flag register:-

→ It is a group of flip-flops.

→ Each bit of bit of flip flop can be set or reset individually.

B ₁₅	B ₁₄	B ₁₃	B ₁₂	B ₁₁	B ₁₀	B ₉	B ₈	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
			O	D	I	T	S	Z		A	P			C	

8086 flags are of 2-types.

1 → status or conditional flags [O, S, Z, A, P, C]

→ These flags indicate the status or condition of microprocessor after the arithmetic or logical operations.

2 → control flags [D, I, T]

→ These flags are used to control the operation of the microprocessor.

~~11/2/18~~

1. carry flag :- [C]

→ carry flag will set if there is a carry generated from the MSB after the arithmetic operations.

→ carry flag is the borrow flag in subtraction operation.

2. Parity flag [P] :-

→ It indicates whether the result is odd parity or even parity after the arithmetic or logical operations.

→ If the result is the even parity, $P=1$ [set], else if P is odd parity $P=0$ [reset]

3. A : [Auxiliary carry flag] :-

→ It indicates whether carry is generated from bit B_3 to B_4 . If the carry is generated from B_3 to B_4 , $A=1$ otherwise $A=0$.

A. Zero flag [Z] :- It indicates whether the result is zero or not. If the result is zero, $Z=1$. else $Z=0$ [non-zero]

5. Sign flag [S] :-

- It indicates whether the result is positive or negative.
- If the result is negative, $S=1$ else $S=0$
- If MSB = 1, $\negve S=1 / \text{else } \negve S=0$

6. Overflow flag :-

- It will set if the result cannot fit into a specified register.

7. Interrupt flag [I] :- It controls the operation of an external interrupt pin of the 8085.
INTR.

- It enables or disables external interrupt.
- If $I=1$, interrupt request is enabled else if $I=0$ _____ disabled.

8. Direction flag :- [D] It selects auto increment mode or auto decrement mode for string instructions.

- If $D=0$, selects auto increment mode, if $D=1$ selects auto decrement mode.

9. Trap [T] :- It is used to debug the application programmes. If $T=1$, processor enters into step by step execution mode.

Overflow

Signed -2^{n-1} to $2^{n-1}-1$
Unsigned 0 to $2^n - 1$

if $n=4$,

-2^3 to $2^3 - 1$
 -8 to $+7$.

Unsigned 0 to $2^4 - 1$
0 to 15.

Signed +7 n=4 +7
 +6 -2
 +13 overflow +5 (No, overflow)

Unsigned

 +10
+13 +3
+12 +13 (No overflow)
+25 (overflow)

1. Show the status of status flags after the following operation:

8 bits C = 0 (Not set)

1) 38 H	00111000	Z = 0 (Not set)
2) 23 H	00101111	A = 1 [B ₃ to B ₄ carry]
16 67	01100111	S = 0 {MSS = 0}
7	67 H	P = 0 {odd parity}

$$12 + 6 \\ \underline{16} \\ 16 \\ 2$$

96H	10010110
8CH	<u>10001100</u>
12H	00000100
	12H
= 12H	C = 1

C = 1

Z = 0

A = 1

S = 0

P = 1

QUESTION
Memory segmentation :- [Real mode memory addressing]

[Program segments, Physical and logical addresses]

The memory segment has 4 segments


1. code segment
2. data segment
3. stack segment
4. extra segment

→ The memory size of 8086 is 2^{20} = MB. This is also called as physical memory of 8086

→ The physical address is a 20-bit address and it is divided into segment address and offset address.

→ The segment address defines the beginning of a memory segment.

- The offset address selects any location within the memory segment. The maximum size of a memory segment is 64 KB.
- The segment address range from 0000H to FFFFH.
- The physical address is a ~~20~~²⁰ bit address that is actually put on the address pin of 8086 microprocessor.
- Physical address can range from 00000H to FFFFFH.
- The ending address of a segment is found by adding FFFFH
- The logical address consists of a segment value and an offset address



calculation of physical addr.

Segment add₁₀H + Offset add₁₆

Advantages :-

- segment + offset addressing scheme allows programs to be relocated in the memory
- A relocatable program is one that can be placed into any area of the memory and executed without change.
- Because memory is addressed within a segment by an offset add₁₆, the memory segment can be moved to any place in the memory system without changing any of the offset addresses and only the content of the segment register must be changed to execute the program in the new area of memory

Default segment and offset registers

Segment add ₁₆	Offset add ₁₆	Purpose
CS	IP	To fetch code
DS	BX or SI or DI or an 8-bit or 16-bit data segment displacement present in the instruction	To access data in the
SS	SP or BP	To access memory locations in stack segment
ES	DJ	To access extra segment in string instructions

ES

calculate the physical address of the memory location to access code, data and stack
given DS = 1200H

$$CS = 2A10H$$

$$SS = 3940H$$

$$BX = 1900H$$

$$SP = 0ABCH$$

$$IP = 1939H$$

$$\text{code} = CS \times 10 + IP$$

$$= 2A100H + 1939H$$

$$= 25A39H$$

$$\text{Data} = DS \times 10 + BX$$

$$12000 + 1900H$$

$$13900H$$

Stack

$$SS \times 10 + SP$$

$$= 39400H + 0ABCH$$

$$= 3BEBC H$$

In the real mode, the starting and ending address of each segment located by the following segment register values.


Given :- 1) 1430H

$$\text{starting addr} = 1430H \times 10H$$

$$= 14300H$$

$$\text{ending addr} = 1430H \times 10H + FFFFH$$

$$= 143FFH$$



2. μ D100H

$$\text{starting} = \text{D100H} \times 10H + 1000H$$

$$\begin{aligned}\text{ending} &= \text{D100H} \times 10H + \text{FFFFH} \\ &= \text{D1000H} + \text{FFFFH} \\ &= \text{E0FFE}H \quad \checkmark\end{aligned}$$

3. If CS = 24F6H
 IP = 634AH

Show the following.

i) Logical address

~~24~~ 24F6H : 634AH

ii) The offset addr

634AH

iii) Physical addr

24F60H 634AH

2B2AAH

The lower addrs of code segment

$$24F6H \times 10H + 0000H \\ = 24F60H$$

a. The upper range addr of code segment

$$24F6H \times 10H + \cancel{634} FFFFH \\ = 24F60 + FFFF \\ = 34F5FH$$

4. If DS = 7FA2H and the offset is 438EH calculate

i) Physical addr

$$7FA2H \times 10H + 438EH \\ = 7FA20H + 438EH = \cancel{83} DAE \\ = 83DAE H$$

ii) lower range of data segment

$$\cancel{7FA20H}$$

iii) upper range addr

$$7FA20H + FFFFH = \cancel{8FA1F} 8FA1F H$$

iv) logical address

$$7FA2H : 438EH$$

5- If SS = 3500H and SP = FFFE H

i) physical addr

$$3500H \times 10H + FFFE H$$

$$= 35000$$

$$FFFF$$

$$44FFE H$$

FF¹⁵⁹⁰
FFFF
OF58F11

i) Lower range :-

35000H

iii) Upper Range :-

35000H + FFFFH


44FFFH

iv) Logical address :-

3500H : FF1EH

6. What is the range of Physical address in the code segment if CS = FF59H

FF590H to OF58F11 ~~8FF~~ FF



Addressing Modes :-

It is the method of accessing data from the memory:-

Types:-

1. Immediate addressing mode.
2. Register addressing mode
3. Direct A.M
4. Register Indirect A.M.
5. Register Relative A.M
6. Based - Indexed A.M.
7. Based - Indexed Relative A.M.
- 8.

1. Immediate A.M :-

In this addressing mode, the data is specified in the instruction itself.

Syntax

MOV dst, source.

 S
Neumonic

e.g:- MOV AL, .38H ;
 MOV AX, .8432H;

2. Register A.M :-

In this addressing mode, the data is specified using an 8-bit or 16-bit register and it is referred using a register.

intel C carries
intel Oxx..2 C

AMD-FX series.

Eg: `Mov BL,AH;` } valid
`Mov AX,BX;` } invalid

`Mov CL,BX;` } invalid
`Mov BX,CL`

Because CL is 8 bit and BX is 16 bit
is operand mismatch.

3 Direct A.M

In this A.M, the offset address of a memory location in data segment is specified in the instruction itself.


Ex:-

`Mov AL,[2300H]` ↑ offset address

Assume DS = 3000H [segment address]

3000H : 2300H

$$\begin{aligned} \text{Physical address of the memory location} \\ &= \text{DS} \times 10^4 + \text{offset address} \\ &= 3000H \times 10^4 + 2300H \\ &= 32300H \end{aligned}$$



~~80386~~ inst X8A4

80386

80186

80286

80286

endian 86


PAGE:
DATE:

After the execution of `Mov AL, [2300H]`, the content of the memory location whose offset address is `2300H` is copied into `AL` register.

i.e. the data `xx` is copied into `AL` register.

Ex & :-

`Mov [2300H], AL`



Example 3

`Mov [2300H], AX`

`AX`

`AH AL`

`xx yy`


`3FFF`

`32301H`

`32300H`

`3000E`

Ex 3 :- MOV AX, [2300H]




A. Register Indirect A.M :-

In this A.M, the offset address of the memory location is indirectly specified using a Register.

→ The registers used to specify the offset address are BX , BP , SI , DI , SP .

The physical address of the memory location is calculated using expression.



(OR)

$$SS \times 10H + [BP \text{ or } SP]$$

Example :-

MOV SI, 2300H

MOV AL, [SI]


Assume $D_s = 3000 t$

$$\begin{aligned}
 \text{Physical addr} &= DS \times 10H + SI \\
 &= 3000H \times 10H + 2300H \\
 &= 32300H
 \end{aligned}$$

Q. | Ex 2

mor SI, 2300H

mov ax,[si]



Note :-

1. If the Base Register [BX, 01BP] is used to specify the address, the register indirect A.M is called as Based A.M

ex ① mov AL, [BX].

② mov AL,[BP]

- v. if the index register [SI or DI] is used, the A.M is called as Indexed A.M

ex ① mov AL,[SI]

⑨ mov AL,[BS]

- S. Register relative A.M 3:-

In this AM, the effective offset address of the memory location is calculated by adding the contents of the register [BX or BP or SI^(b1), DI or SP] with an 8-bit or 16-bit displacement specified in the instruction.

Physical address: $\{ DSX10H + [BX, 00] \} + \text{Displacement}$
 $\left[\begin{array}{c} SS \\ DS \end{array} \right]$

$\{ SSX10H + [BP] \} + \text{Displacement}$
 $\left[\begin{array}{c} DS \\ SP \end{array} \right]$

. mov SI, 2300H

mov AL, $46H + [SI]$ (01)

Displacement

mov AL, $[SI + 46H]$


Assume DS = 3000H

P.A = DSX10H + SI + Displacement

$$= 3000H \times 10H + 2300H + 46H$$

$$= 30000$$

$$= 32346H$$



Based Index A.M. :-

In this A.M., the effective offset addr of the memory location is calculated by adding the contents of Base register [BX or BP] and the contents of Index Register [SI or DI]

$$\text{Physical address} = \left\{ \begin{array}{l} DS \times 10H + BX + \begin{pmatrix} SI \\ DI \\ DS \end{pmatrix} \\ SS \times 10H + BP + \begin{pmatrix} SI \\ DI \\ DS \end{pmatrix} \end{array} \right.$$


mov AL, [BX][SI]. mov BX, 1200H
 mov SI, 2300H

Assume DS = 30000H

$$\text{Physical address} = 30000H \times 10H + BX + 32$$

$$= 30000H + 1200H + 2300H$$

$$= 33500H$$



Based Indexed Relative

In this AM, the effective offset address of the memory location is calculated by - Adding the contents of Base register [BX or BP] and the contents of Index Register along with Displacement

$$\begin{aligned}
 \text{Physical Address} &= \{ DS \times 10H + BX + [SI] \text{ or } [DI] \} + \text{Displacement} \\
 &\quad \{ DS \times 10H + BP + [SI] \text{ or } [DI] \} + \text{Displacement}
 \end{aligned}$$

`MOV BX, 1200H`

`MOV SI, 2300H`

`MOV AL, 93H [BX][SI]`

assume DS = 3000H

$$30000 + 93H + 1200 + 2300$$

$$\begin{array}{r}
 30000 \\
 1200 \\
 2300 \\
 \hline
 93 \\
 \hline
 33593H
 \end{array}
 \quad
 \begin{array}{c}
 \boxed{AX} \\
 \uparrow \\
 \boxed{SI} \\
 \uparrow \\
 \boxed{BX} \quad 3359
 \end{array}$$

1. Identify the A.M of the following instructions

i) MOV AX, BX

Register A.M

ii) MOV CX, [BP]

Register Indirect mode A.M and also belongs to Based A.M.

iii) ADD DX, [1836H]

Direct Addressing Mode.

iv) SUB BX, [SI] \rightarrow Register indirect and Indexed A.M.

v) MOV DL, 2CH

Immediate A.M

vi) ADD BX, [BP][DI]

Based Indexed A.M.

vii) $\text{SUB CX, [BX + SI + 1938H]}$

Based index Relative A.M

viii) $\text{SUB CX, [SI + 3834H]}$ \rightarrow Register relative.

Q. Identify the Addressing Mode of the following instruction and also calculate the physical address of the memory location addressed by the microprocessor

$$\text{assume :- } DS = 1800H$$

$$SS = 2610H$$

$$SI = 4936H$$

$$DI = 9320H$$

$$BP = 1930H$$

$$BX = C120H$$

1. $\text{MOV [BP], DX} \rightarrow \text{Register Indirect}$

$$P.A = SSX10H + BP$$

$$\begin{array}{r} 2610H \\ \times 10H + 1930H \\ \hline 26100 \\ + 1930 \\ \hline 27A30H \end{array}$$

2. $\text{MOV CX, [SI]} \rightarrow \text{Register Indirect}$

$$DSX10H + SI$$

$$\begin{array}{r} 18000H + 4936H \\ \hline = 1C936H \end{array} \quad \begin{array}{r} 18000 \\ 4936 \\ \hline 1C936H \end{array}$$

3. $\text{MOV [9300H], DX} \rightarrow \text{Direct A.M.}$

$$\begin{array}{r} DSX10H + \text{offset} \\ 18000 + 9300H \\ \hline = 21300H \end{array} \quad \begin{array}{r} 18000 \\ 9300 \\ \hline 21300H \end{array}$$

4. $\text{MOV [BP+29H], AX} \rightarrow \text{Register relative}$

$$\begin{array}{r} SSX10H + BP + 29H \\ 26100H + 1930H + 29H \\ \hline = 27A59H \end{array} \quad \begin{array}{r} 1930 \\ 29 \\ \hline 1A59 \end{array}$$

5. $\text{mov [BX+DI]}, DL$. Based Index

$$\begin{array}{r}
 DS \times 10H + [BX + DE] \\
 18000H + [C120] \\
 \hline
 9320 \\
 5440 \\
 \hline
 = @ 2D440H
 \end{array}
 \quad
 \begin{array}{r}
 18000 \\
 C120 \\
 9320 \\
 \hline
 2D440
 \end{array}$$

6.

6. $\text{ADD CL, [BP+SI+2346H]}$.. Based index relative

$SS \times 10H + BP + [SI]$ + Displacement

$$\begin{array}{r}
 0610H \times 10H + 1930H + H9361H + 2346H \\
 26100 \\
 1930 \\
 4936 \\
 \hline
 2346 \\
 \hline
 = 2E6ACh
 \end{array}
 \quad
 \begin{array}{r}
 22 \\
 15
 \end{array}$$

Pipelining and Instruction Queue:

In 8086, to speed up the execution of program, the instruction fetching and execution of instructions are overlapped each other. This technique is known as pipelining.

In pipelining, when the n^{th} instruction is executed, $(n+1)^{th}$ instruction is fetched

and thus the processing speed is increased

Intel implemented the concept of Pipelining by splitting the Internal Architecture of the micro processor into two sections.

i.e (i) execution unit [EU]

(ii) Bus Interphase Unit [BIU]

These two sections works simultaneously, The BIU access the memory, while EU executes Instructions previously Fetched.

BIU has a buffer or instruction queue.

The queue is 8-bytes long in 8086 and 4 bytes long in 8088.

queue is used to prefetch and store at maximum of 6-bytes of instruction code from the memory.

non pipelining

Fetch 1	Execution	Fetch 2	Execution 2	Fetch 3	Execution 3	
---------	-----------	---------	-------------	---------	-------------	--

Fetch 1 Execution

Fetch 2 Execution 2

Fetch 3 Execution 3

pipelining

- Stack :-

Stack is a section of Read/write memory used by the CPU to store the information temporarily.

- The CPU needs this storage area since there are only limited no of registers.
- The two registers used to access the stack are SS and SP.
- Every register inside the 8086 [Except segment registers and SP] can be stored in the stack.
- The storing the content of CPU registers into the stack is called push operation.
- Loading the contents of the top of the stack into the CPU registers is called ^{POP} push operation.
- PUSH and POP instruction are used to access the stack.

PUSH instruction .

Syntax :- PUSH Operand

(Reg/memory)

Ex :- PUSH AL // push the content of Reg. AL onto the top of the stack
// SP is decremented by 1

Ex :- PUSH BX // push the content of BX onto the stack, SP is decremented by 2

- This instruction copies the register specified by the instruction into the stack.
- The stack pointer [SP] is decremented by 1 or 2 depending on the size of the operand.

POP instruction:-

Syntax: POP operand
 (reg/memory)

- This instruction loads the specified register or memory location with the contents of the top of the stack.
- SP is incremented by 1 or 2 depending on the size of the operand.

Ex:- POP AL // loads the reg AL with content of TD10, SP is incremented by 1
Note:- the register

Ex:- POP BX // sp incremented by 2 because the size of BX register is 2 - bytes.

Move :-
 MOV AX, 334CH
 PUSH AX

assume SS = 3000H
 SP = 1265H

Before execution

After execution

Example 2 :-

Assuming that $SP = 1236H$. Show that the
 $AX = 24B6H$ contents of the
 $DI = 85C0H$ stack as each
 $DX = 5F93H$ of the following
instructions are executed in sequence.

PUSH AX	SS : 0000H		
PUSH DI	SS : 1230	5F	← top.
PUSH DX	SS : 1231	93	
	SS : 1232	85	← top ②
	SS : 1233	C2	
	SS : 1234	24	← top ①
	SS : 1235	B6	
	SS : 1236 H	XX.	
	SS : FFFFH		

				SS: 1230	5F
		SS: 1232	SS	SS: 1231	93
SS: 1234	QA	SS: 1233	C2	SS: 1232	55
SS: 1235	BG	SS: 1234	Q4	SS: 1233	C2
SS: 1234	XX	SS: 1235	B6	SS: 1234	Q4
		SS: 1236	XX	SS: 1235	B6

Assuming that the stack is as shown below and $SP = 18FB$, show the contents of the stack and registers on each of the following instructions executed in sequence.

POP CX

POP CX			
POP DX	B7F011		
POP BX			
SS:18FBH	43	←	
:18FCH	89		
:18FD1H	C2		
<u>Any</u>	:18FEH	3F	
	18:FFH	9C	
	1400H	6B.	

Aff-1

CX	POP CX	After	SP = 18FBH
1A389H		POP DX	POP BX
18FDH	C2	<	
18FFH	3F		
18FFH	9C	18FFH 9C < 1901H 4	
1900H	6B	1900H 6B BX	"
			ЯСБВН
	Dx		
SP = 18FBH	C23FH	SP = 18FFH	SP = 1901H

\$ → end of the string

PAGE: / /
DATE: / /

Assembler directives

These are key words used in the assembly code.

Assembler directive will direct the assembler to perform specific task during assembling process.

→ There is no equivalent machine code generated for an assembler directive.

1. Data type definition :-

DB [Data byte] :- It reserves a byte or bytes of memory location in the available memory.

Ex:- ① N DB 84H N[0] 84H
 ② N DB 84H, 93H, 84H N[1] 93H N[2] 84H

③ N DB ? [One byte of memory location is reserved but unallocated ie uninitialized]

④ N DB ?, ?, ? // 3 bytes of memory location

⑤ MSG DB 'GOOD MORNING'

↑ ASCII

⑥ LIST DB 40 DUP(?)

40 * duplicate memory locations are reserved, but all are uninitialized

DUP → Assembler directive.

⑦ MSG DB 10, 13, " _____ "

↓ ↓
0A 0D ~~EOL~~ ~~ENTER~~

notes4free.in

2. DW [Data word]

It reserves a word or words of memory locations in the available memory.

Ex: LIST DW 3896H, 4634H

List[0]	96
List[1]	38
List[2]	34
List[3]	46

3. DD [Double Data double word]

It reserves Double word memory locations in the available memory.

Double word = 4 bytes // 2 words.

N DD

N[0]	B6	}	Double word
[1]	C2		
[2]	9C		
[3]	43		

4. DQ [Data quad word]

Quad word = 8 bytes // 4 words

N DQ 4396C2B648060402.

N[0]	43	N[0]	02
[1]	96	.	04
[2]	C2	.	06
[3]	B6	.	48
X[4]	48	.	B6
[5]	06	.	C2
[c]	04	.	96
[f]	02	.	43

5. Data Ten Bytes [DT].

Reserves ten bytes of memory locations.

N DT 43 96 C2 B6 48 06 04 02 11 41

N[0]	41
N[1]	11
N[2]	02
N[3]	64
N[4]	06
N[5]	48
N[6]	B6
N[7]	C2
N[8]	96
N[9]	43

6. EQU :- This assembler directive is used to assign a label with a constant value.

LEN EQU 3

1 1

Label.

constant .

• model

It specifies the no of data and code segment used in the program.

There are 4-models

• model	No. of code segments	No of Data Segments
SMALL	1	1
MEDIUM	>1	1
TINY / COMPACT	1	>1
LARGE	>1	>1

LENGTH:- This directive is used to tell the length of data array or string

```
LIST DB 01H, 43H, C1H, 9AH  
MOV AX, LENGTH LIST.
```

MACRO and ENDM

(macro)

→ It is a group of instructions that perform one task

→ Macro is accessed during assembly with a name given to macro when defined.
→ Macro and Endm directives are used with macro sequence.

→ Macros assembler directive indicate the beginning of a macro sequence.

→ Endm directive indicate the end of the macro sequence.

Example 1



Example 2 :- // with parameter.

PRINT MACRO . M .

· LEA DX, M

MOV AH, 09H

INT 21H

ENDM.

· DATA

M1 DB "-----"

M2 DB "-----"

PRINT M1
≡
≡
≡

// Displays string M1

PRINT M2 // Displays string M2

~~X~~ PROCEDURE [Subroutine]

- It is equivalent to the function in C language.
- It is a group of instructions that perform one task.
- It is a reusable set of instructions stored in a memory once but used as often as necessary.
- The ^{CALL} instruction links the procedure and RET instruction Returns from the procedure.
- STACK stores the Return address whenever a procedure is called during the Execution of a program.
- the ^{CALL} instruction push the Return add onto the stack
- RET instruction copies the return address from stack into IP Register.
- The PROC Assembler directive indicate the beginning of a procedure.
- ENDP Assembler directive indicate the end of a procedure.

Example 1

Name of the procedure	PRENT PROC.
CALL PRINT.	RET
CALL PRENT.	ENDP

~~QUESTION~~ Difference b/w MACRO and PROCEDURE

MACRO

→ MACRO and ENDM

assembler directives
are used

→ Accessed ^{using Assembly} using the name given to macro.

PROCEDURE

→ PROC and ENDP

assembler directives are used

→ Accessed using CALL and RET instructions
During Execution of the program.

→ Machine code is generated → machine code is generate for instructions each time only once and put a macro is called in the memory.

→ with MACRO more code → with procedure, less memory is required code memory is required.

→ It doesn't use stack. → It uses stack in order to save the return add.

OFFSET :-

When the assembler comes across the OFFSET assembler directive along with a label, the offset addr of the label is copied into the Register specified in the instruction.

Example .NUM DB 03H

MOV BX, OFFSET NUM // ← LFA BX, NUM
8

Equivalent to LFA BX, NUM

EXTRN and PUBLIC :-

- The Directive EXTRN informs the Assembler that the Names, labels and Procedure Declared after this directive have already been defined in some other assembly language modules.
- While in other modules where the names, Procedures and labels actually appear must be declared using PUBLIC directive.

Example:-

Module 1

Module 2

PUBLIC N1 BB 21H

PUBLIC N2 DB 28H

Mov AL, EXTRN N1

Mov CL, EXTRN N2

LOCAL :-

The labels, variables, constants, procedures declared using LOCAL Directive to be used only in that particular module

Ex

LOCAL N1 DB 28H.

LOCAL N2 DB ?

GLOBAL :-

The labels, variables, constants, procedure declared using GLOBAL Directive can be used in any of the modules.

Ex:-

GLOBAL N1 DB 28H

GLOBAL N2 DB ?

EXTRACT :-

ORG :- This assembler directive directs the assembler to start a memory allotment for a particular segment from the declared address using ORG.

→ It gives the starting address of a module.

Ex:-

ORG 1800H

↑

Starting Address

SEGMENT OVERRIDE PREFIX :-

It allows the programmer to deviate from the default segment.

Mov CX, [BX]

- This instruction access data within the Data Segment by default.
- Suppose that the data is available in the CS Segment instead of Data Segment, the instruction can be written as

Mov CS, SS:[BX]

This inst^n addresses stack segment instead of data segment.

→ The prefix can be added to any instruction except jump inst n .

Branch control :- [Program control transfer]

→ CALL :-

→ RET :-

JUMP Instruction

→ Unconditional jump

→ Conditional jump

UNCONDITIONAL JUMP :-

No condition is been tested before execution of the instruction.

Syntax:- JMP label .

forward jump

backward jump

JMP END

NEW :-

END :-

JMP NEW

JMP :


- short } Intrasegment jump.
- near }
- Far. } Intersegment jump

Short jump :- This ins "allows jump to the memory locations within -128 to $+127$ from address following the jump instruction.

Example :- JMP Next .

JMP 08H displacement .

Instruction format : [opcode] Displacement .



EB → the opcode of JMP .

Displacement is a signed number (8 bits).

$$n=8.$$

$$-2^{n-1} \text{ to } +2^{n-1}-1$$

$$-2^7 \text{ to } 2^7-1$$

$$-128 \text{ to } +127$$

Near jump :-


Displacement is 2-bytes long. The displacement range b/w -32768 to $+32767$

Example :- JMP NEXT .

JMP 1234H .

Instruction format :

opcode	Displacement low	Displacement high
--------	------------------	-------------------



$$\begin{aligned} n &\rightarrow 16 \\ -2^{n-1} &\text{ to } +2^{n-1}-1 \\ -2^{15} &\text{ to } 2^{15}-1 \\ -32768 &\text{ to } 32767 \end{aligned}$$

For jump :- This is an inter segment jump.

→ The jump location is outside the segment. Therefore the segment and offset address of the jump location must be specified in the instruction itself.

Syntax :-
~~FAR JMP Label. $\xrightarrow{\text{segment}} \text{addr}$~~ $\xrightarrow{\text{offset addr}}$

Assembler
directive


JMP 4000H:1893H

Jump Location address

conditional jump instructions

Some conditions being tested before the execution of jump instruction. If cond is true the program control transfers to the label specified in the instruction. The condition of the status flags are checked.

<u>Instruction</u>	<u>Condition tested</u>	<u>Operation</u>
JC	C = 1	Jump if carry
JNC	C = 0	Jump if no carry
JZ	Z = 1	Jump if zero
JNZ	Z = 0	Jump if no zero
JS	S = 1	Jump if Negative
JNS	S = 0	Jump if true.
JP	P = 1	Jump if even parity
JNP	P = 0	Jump if odd parity
JO	O = 1	Jump if overflow
JNO	O = 0	Jump if no overflow
JL / JB	C = 1	Jump if below
JG / JA	C = 0	Jump if above.
JE / JZ	Z = 1	Jump if equal.
JNE / JNZ	Z = 0	Jump if not equal
JGE / JAE	C = 0, Z = 1	Jump if Above or Equal.
JLE / JBE	C = 1, Z = 1	Jump if below or Eq

Memory Map of IBM PC.

		FFFFFH
	BIOS System ROM.	F0000H
884 KB (System Area)	Basic language ROM	E0000H
	Free area	
	Hard disk controller ROM	C8000H
	LAN controller ROM	C0000H
	BIOS ROM VIDEO RAM ROM	
	VIDEO RAM: (Text area)	B0000H
	Video RAM Graphic area	A0000H

The main memory is divided into 3 parts

1. Transient program Area [TPA]

2. System area

3. Extended memory system

→ The first 1-MB memory is called the real mode memory because Intel-CPUs are designed to function in this area using real mode operation.

→

→ The TPA holds the disk operating system and other programs that control the computer system. It also stores any currently active or inactive DOS applications.

The System area contains programs on ROM's or flash memory and areas of read/write

[RAM] memory for data storage like graphics area, Text area, Video BIOS ROM, LAN controller ROM, Hard-disk controller, BIOS system ROM etc.

MODULE - 2ARITHMETIC INSTRUCTIONUnsigned addition

ADD, ADC, INC.

(1) ADD :-

Syntax:- ADD Dest, source.

operation :- [Dest] + [source]

Dest \leftarrow [Dest] + [source]

- All A.M are valid & valid, All status flags [C, P, Z, S, A, O] are modified after execution.
- Both destination and source both cannot be memory locations.

Example: ADD AL, CH // AL \leftarrow [AL] + [CH]ADD AX, BX // AX \leftarrow [AX] + [BX]

ADD AX, [2800H] // Direct A.M

ADD AL, 89H // Immediate A.M

ADD AX, [SI] // Register Indirect

ADD AX, 93H[SI] // Register relative

ADD AX, [BP][SI] // Based indexed

ADD AX, 98H[BP][SI] // Based indexed Rel

MOV [BX],[SI] // Invalid bcz both source and destination are memory locations

(2) ADC :- [Addition with Carry]

Syntax:- ADC Dest, Source.

Operation:- Dest \leftarrow (Dest) + (Source) + (C)

[↑] carry flag

Ex ADC AL, CH ; AL \leftarrow [AL] + [CH] + [C]

(3) INC :- [Increment]

Syntax:- INC Source .

Operation:- Source \leftarrow [Source] + 1

All A.M are valid except Immediate A.M.

Ex- INC AL // Register A.M

INC AX // Register A.M

INC 83H // Immediate A.M.

INC BYTE PTR [BX] // 1 byte .

Assembler directive to know
the size .

INC WORD PTR [BX] // 2 byte .

→ BYTE PTR and WORD PTR are Assembler directives,
Indicate the size of the operand .

→ BYTE PTR Indicate That the memory location
Specified in the instruction is a byte location.

→ WORD PTR Indicate that the memory locⁿ
Specified in the insⁿ is a word [2-byte]
location .

Q) Show the status of C, P, S, Z, flags after
the execution of the following instruction.

MOV AL, C9H
ADD AL, 9EH

C	9
9	E
D	6
Z	H

1100 01001
1001 1110
1 0110 0111

C = 1, S = 0, A = 1
P = 0, Z = 0

Q MOV AL, D9H .

D 9

ADD AL, 62H

D 6 2

ADD AL, 28H

3 B

D9H = 1101 1001 3 B
62H 0110 0010 2 8
3BH 1 1011 1011 1
 64H

3BH = 0011 1011

28H = 0010 1000

(C)

0110 0100 = 64H

C = 0

P = 0

S = 0

A = 1

Z = 0

- Ques 1. Write a program to calculate the total sum of 5 bytes of data

• MODEL SMALL

• DATA

LIST DB 23H, FFH, BCH, 93H, 91H

COUNT DB 5

SUM DB ?

- Code

MOV AX, @DATA ; Immediate A.M. in any of
MOV DS, AX the segment Reg is not possible

MOV CX, COUNT ; Loop count in CX

MOV SI, OFFSET LIST ; copy the offset address

MOV AL, 00H ; clear AL of list to SI

NEXT: ADDL AL, [SI]

INC SI ; Increment pointed

DEC CX ; Decrement count

JNZ NEXT ; if count ≠ 0, continue addition

MOV SUM, AL ; Store the result in SUM

MOV AH, 4DH

INT 21H

END .

- Ques 2. Write a program to calculate the sum of 5 words

• MODEL SMALL

• DATA

LIST DW 1111H, 2345H, 6732H, 6318H, 1231H

COUNT DW 05

SUM DB ?

.CODE

MOV AX, @DATA

MOV DS, AX

MOV CX, COUNT

MOV SI, OFFSET LIST

MOV AX, 0000H

CLC
NEXT: ADD AX, [SI]

INC SI

INC SI

DEC CX

JNZ NEXT

MOV SUM, AX

MOV AH, 4CH

INT 21H

END

3. W.A.P That adds the following two multi WORD numbers and save the result in a memory loc.

NUM1 = 1111111111111111H

NUM2 = FFFF FFFF FFFF FFFF H

.MODEL SMALL

.DATA

NUM1 DW 1214311111111111H

NUM2 DW FFFF FFFF FFFF FFFF H

SUM DW ?

.CODE

MOV AX, @DATA

MOV DS, AX

CLC ; clear carry flag

MOV CX, 0H ; loop count

copy the offset address of
NUM1, NUM2, SUM
to SI, DI and BX
respectively

Column 1		Page No:	NUM2
1	+	DEF	FF
1	1	+ FF	FF
1	1	+ FF	FF
1	1	+ FF	FF
3	1	FF	
1	4	+ FF	
1	2	, FF	

SUM

{ MOV SI, OFFSET NUM1

MOV DI, OFFSET NUM2 SI →

MOV BX, OFFSET SUM

NEXT: MOV AX, [SI] → Add the first word of NUM1

ADC AX, [DI] → Add the first word of NUM2

MOV [BX], AX → and continue addition.

INC SI → still the result in SUM.

INC DI → still the result in SUM.

INC DI → Increment the pointers.

DEC INC BX

INC BX

DEC CX → Continue addition.

JNZ -NEXT) if loop count is not zero.

Mov AH, 4CH

INT 21H

END .

20/3/17

Unsigned Subtraction :-

SUB

Syntax : SUB Dest, Source

Operation :- Dest \leftarrow (Dest) - (Source)

Ex:- SUB AL, BH ; AL \leftarrow (AL) - (BH)

SUB AX, BX ; AX \leftarrow (AX) - (BX)

SUB BX [ASR]

→ All A.M.s are valid, All status flags are modified after the execution.

→ Internally the CPU performs the following operation

Step 1:- Take the 2's complement of Substrand of source

Step 2:- Add it to the Minuend (destination)

Step 3:- Invert the carry flag and auxiliary carry flag.

Ex:- MOV AL, 3FH .

MOV BL, 23H

SUB BL, AL ; BL \leftarrow (BL) - (AL)

BL \leftarrow 23H - 3FH

$$23H = 00100011$$

$$3FH = 00111111$$

$$23H = 0\ 010,0011$$

$$\underline{1} \ 10000000$$

$$1\ 100100$$

$$C = 1$$

$$A = 1$$

$$Z = 0$$

$$S = 1$$

$$P = 1$$

~~Sign~~

$$\text{Carry} = 0$$

$$\text{Invert carry} = 1$$

$$\text{Auxiliary carry} = 0$$

$$\text{Invert Aux carry} = 1$$

1010
0101
0101

PAGE :
DATE : / /

Ex2: Mov AL, ACH

SUB AL, 39H ; AL ← (AL) - (39H).
AC ← (AC) - (39H)

$A, C \rightarrow d \otimes 10 \quad 1100$

39 → 0.011 10.61

C = 6

RC → 1.016 1100

A=6

2's (39) → 1000110

S = 0

$$\text{carry} = \boxed{1} \quad 0111 \quad 0011$$

P = D

Envir + carry = 0

$$z = 0$$

Aux cases = 1

$$\text{Prv} + \text{Ave carry} = 0$$

SBB :- [Subtract with Borrow]

Here content of carry flag is also subtracted.

$Dest \leftarrow (Dest) - (source) - (c) \rightarrow carry\ flag.$

四

$SBB \ AL, BH ; \ AL \leftarrow [AL] - (BH) - (C)$

~~SRB AX, BX ; AX<=(AX)-(BX)-(&)~~

SB3 Ax, Esf]

→ All A.M's are valid

→ All status flags are modified after execution.

Dec :-

Syntax: DEC source .

~~operation :- source ← (source) -1~~

All A.M's are valid except immediate Mock

Ex:- DEC AL ; DEC AX ; DEC 49H // invalid
 ; ; ; // never

`DEC 49H` // Invalid Immediate A.M.

`DEC Byte PTR [SI]` // valid

`DEC WORD PTR [SI]` // valid, using ~~disassembler~~ directives.

CMP (compare)

Syntax :- `CMP dest, source`

Operation :- $(\text{Dest}) - (\text{Source})$

CMP internally performs subtraction operation, but after the subtraction, result is not stored in destination, and all status flags are modified after the execution.

- All A.M.'s are valid
- In general, conditional jump instructions are executed after CMP instruction.

Unsigned Multiplication :-

MUL

Syntax: `MUL source`

Operation:-

(i) 8 bit \times 8 bit multiplication.

16 bit \leftarrow 8 bit \times 8 bit.

(product) (multiplicand) (multiplier)

$AX \leftarrow (AL) \times (\text{source})$

(ii) 16 bit \times 16 bit multiplication.

32 bit \leftarrow 16 bit \times 16 bit

(product) (multiplicand) (multiplier)

$(DX AX) \leftarrow (AX) \times (\text{source})$

Source maybe a Register or a memory location,
but it cannot be an immediate data.

MUL BL ; $AX \leftarrow (AL) \times (BL)$.

MUL BX ; $DXAX \leftarrow (AX) \times (BX)$

MUL 38H // Invalid bcoz Immediate Min

MUL BYTE PTR [SS] // 8bit x 8bit, operands
memory location

MUL WORD PTR [SI] // 16bit x 16bit

Q18/19

Ex:- MOV AL, 09H

MOV CL, 04H

MUL CL

$AX \leftarrow (AL) \times (CL)$.

$AX \leftarrow 09H \times 04H$

$AX \leftarrow (36)_{10}$,

$AX \leftarrow 24H$

Unsigned Division :-

DIV. syntax. DIV source.

operation:-

1. 8-bit Quotient } 16-bit (Dividend)
8-bit Remainder } 8-bit (Divisor).

(AL) Quotient }
(AH) Remainder } (AX)
 } (Source)

Q) 16 bit quotient } 32-bit (dividend)
 16-bit (divisor)
 16-bit remainder }

$\text{AX} \leftarrow \frac{\text{DX}}{\text{AX}}$
 $\text{DX} \leftarrow \text{remainder}$

All div's are valid except immediate n.i.

Ex: ① $\text{DIV CL ; AL}(Q) \leftarrow \frac{\text{AX}}{\text{CL}}$
 $\text{AH}(R)$

② $\text{DIV CX ; AX} \leftarrow \frac{\text{DX}}{\text{CX}}$
 $\text{DX}(R)$

③ MOV AX, 0009H

MOV CL, 02H

DIV CL,


$\text{AL} \leftarrow Q \leftarrow \frac{(AX)}{(CL)}$
 $\text{AH} \leftarrow R \leftarrow \frac{(AX)}{(CL)}$

$\text{AL} \leftarrow 04H \leftarrow \frac{0009H}{02H}$

SHL :- syntax: SHL operand, count

- The operand may be a register or a memory location.
 - count specifies the no. of bit positions to be shifted
 - If the count is 'one', it can be specified in the instruction itself
 - If the count is more than one, it must be specified using 'CL' register

Operation :-



EX 1 STL BL, 1

In the above example, the content of BL is shifted left by one bit position.

Ex 3 MOV CL, 4

STL B2, CL

operand count

The content of B1 is shifted four bit positions left

Ex3 MOV A1 , 65H .

SHL PL. 1

C AL

0 1 100 1010
c A

$AL \leftarrow CAH$


Ex 4 :- MOV CL, 3
 MOV AL, 7FH $\boxed{N} \leftarrow 0111\ 1010$
 SHL AL, CL $\boxed{1} \leftarrow 1101\ 0000$
~~0H~~ DOH
 AL \leftarrow DOH carry = 1

SHR :-

Syntax: SHR Operand, count.

- The operand may be Register or Memory locth
- Count specifies the no. of bit position to be shifted
- If the count is 'One' it can be specified in the instruction itself.
- If the count is more than one it must be specified in CL register

Operation:-



Ex 1 :- SHR BL, 1

Ex 2 :- Mov CL, 4
 SHL BL, CL

Ex 3 :- MOV AL, 65H $0110\ 0101$ $\boxed{1}$
 SHL AL, 1 $\boxed{A} \leftarrow 0011\ 0010$
 AL \leftarrow 3AH 3AH

Ex4: MOV CL, 3 0111 1010. To
 MOV AL, 7AH 0000 0111
 SHL AL, CL OF
 OR AL < OFH

2/3/17

SAL [shift arithmetic left] ::

Syntax SAL operand, count .

- The operand may be Register or memory location.
- count specifies the no of bit position to be shifted
- If the count is 'one' it can be specified in the instruction itself .
- If the count is more than one . It must be specified in CL register .

Format $\boxed{C} \leftarrow \boxed{\text{operand}}$ 0 (zero)
 MSB \leftarrow LSB

Ex1 SAL BL, 1 .

In the above example , the content of BL is shifted left by one bit position

Ex2 MOV CL, 4


SHL BL, CL
 ↑
 operand count

The content of BL is shifted four bit operand position left .

SAR [Shift arithmetic Right]

Syntax:- SAR operand, count

- The operand may be register or memory location.
- Count specifies the no. of bit position to be shifted.
- If the count is one it can be specified in the instruction itself.
- If the count is more than one it must specify in CL - register.



Ex 1 MOV AL, 9AH

SAR AL, 1

1001 1010 C
1100 1101
AL ← CDH carry flag = 0

Ex 2 MOV CL, 4

MOV AL, 85H

SAR AL, CL

1000 0101
1111,1000 carry = 0
F 8 H
AL ← F8H

Ex 3 MOV CL, 3

MOV AL, 74H

SAR AL, CL.

7 3

0111 0100

carry = 1.

0000,1110

AL ← DEH


Rotate Instruction

ROL, ROR, RCL, RCR

ROL (Rotate Left).

Syntax: ROL Operand, count.

- The Operand may be a Register or a memory location.
- Count specifies no of bit positions to be rotated left.
- If the count is one, it can be separated & specified in the instruction itself.
- If the count is more than one, it must be specified using CL Register.



Ex:- 1 MOV AL, A3H 1010 0011

ROL AL, 1 0100,111

4 ≠ H

AL ← 4FH c=1

Ex:- 2 MOV CL 3

10011000

MOV AL, 9BH [0] 1101,1100

ROL AL, CL

8 DCH


FCB

notes4free.in

ROR [Rotate Right]

Syntax :- ROR operand count

- The operand may be register or memory location.
- Count specifies the no of bit positions to be rotated Right.
- If the count is one, it can be specified in the instruction itself.
- If the count is more than one, it must be specified using CL register.



Ex1 :- Mov AL, A3H 1010 0011 11
 ROL AL, 1 1101 0001
 D1H

AL ← D1H e = 1

Ex2 :- Mov CL, 3 10011011 10
 Mov AL, 9BH 1011100111
 ROL AL, CL 1011100111
 AL ← 73H


82 bits

RCL :- (Rotate left with carry)

Syntax :- RCL operand count

- The operand may be register or memory location.
- Count specifies the no of bit position to be rotated left with carry.
- If the count is one, it can be specified in the instruction itself.

- If the count is more than one, it must be specified using CL register.



Ex: `MOV AL, C3H`

`RCL AL, 1`

1

11000011

1

-10000111


φ

$AL \leftarrow 87H \quad C = 1$

RCR : [Rotate Right with carry]

Syntax: RCR operand count

- The operand may be register or memory location
- The count specifies the no of bit position to be rotated Right with carry.
- If the count is one, it can be specified in the instruction itself.
- If the count is more than one, it must be specified using CL register



Ex: `MOV AL, C3H`

`RCL AL, 1`

11000011 X

11100001

$AX \leftarrow E8H$

Achiever

notes4free.in

i. Write an assembly level program to count the no of ones in a given 8-bit data

Input : 8-bit data (4617)

Output : 0100 0110

Output : 3.

Model Small.

data .

A dB 46H

Out dB ?

code .

MOV AX, @data

MOV DS, AX

MOV AL A MOV CL 081

MOV CX 0,

B ROL AL, ,

• Model small .

• data

N: DB ?

• code

MOV CL, 0BH // loop count .

MOV BL, 0 // counter .

MOV AL, NUM //

NEXT: ROL AX, 1 // Rotate left and check it
JNC SKIP // carry flag is set .

JNE BL // if carry flag is set, increment
SKIP: DEC CL . the count .

JNZ NEXT // check if 3 rotations

MOV N, BL completed, if not repeat .

Q. write an ALP to count the no of 0's
in a given 16 bit data .

• Model small .

• data :

Num dw ABCDH .

N dw ?

• code .

A DB 16H .

MOV AX, @Data .

MOV DS, AX .

MOV CX 16

MOV BL, 0 .

MOV AX, NUM .

NEXT: ROL AX .

JNC SKIP .

INC BL .

SKIP: Loop NEXT .

MOV N, BL

3. Write an ALP to count the no of positive and negative numbers in an array of 8 bit no's.

Rotate the given no left by 1-bit position and check the carry flag. If carry flag is set [ie MSB of the given no. is 1] and it is negative]. The given no is negative, otherwise it is positive.

Model small.

.data

List db 30H, 20H, 50, 40H, 3AH.
Len ~~DB~~ (\$ - LIST).

POS DB ? // positive count

NEG DB ? // negative count

.CODE

MOV AX, @DATA

MOV DS, AX;

MOV CX, LEN // loop count

LEA SI, .List.

MOV BL, 0. // Neg

MOV BH, 0 // pos

NEXT MOV AL, [SI]

ROL AC, 1 → JMP EXIT

JC SKIP

INC BH // Inc pos count

SKIP: INC BL // Inc neg count

EXIT: INC SI

Loop NBST

If LSB is 1, the no is odd
else it is even

LSB

7 nos

PAGE:

DATE:

1 1

MOV POS, BH

MOV NEG, BL

END.

4. Write an ALP to count the no of even and odd no's in a given array of no 8 bit no's

* MODEL SMALL

CAMBRIDGE
INSTITUTE OF TECHNOLOGY
(SOURCE DIGINOTES)

Logical Instructions

- OR
- AND
- XOR
- NOT
- TEST

1. OR :-

Syntax : OR Dest, source

Operation : Dest \leftarrow (Dest) Bitwise OR (source)

- All A.M's are valid
- It performs Bitwise OR operation b/w Destination & Source Operands and result is stored in destination.
- Both source and destination cannot be memory locations. All status flags are modified except C and N.

Ex:-

OR AL, BL ; AL \leftarrow (AL) Bitwise OR (BL)

OR AX, CX

OR AX, [SI]

OR AL, BH .

2. AND

Syntax :- AND Dest, source

Operation :- Dest \leftarrow (Dest) Bitwise AND (source)

- All A.M's are valid.
- It performs Bitwise AND operation b/w Destination and Source Operands and result is stored in destination.

stored in destination.

- Both source and destination cannot be memory locations. All status flags are modified except 'c' and 'n'

Ex AND AL, BL ; AL \leftarrow (AL) ^{Bitwise}_{AND} (BL).

5. XOR.

Truth table.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Syntax:- XOR Dest, source.

Operation :- Dest \leftarrow (Dest) ^{Bitwise}_{XOR} (source)

- All R.M.s are valid.

- It performs Bitwise XOR operation between destination and source operands and result is stored in destination.

- Both source and destination cannot be memory locations. All status flags are modified except 'c' and 'n'

Ex:-

XOR AL, BL ; AL \leftarrow (AL) ^{Bitwise}_{XOR} (BL).

XOR AL, BH

4. TEST :-

Syntax :- TEST ~~dest~~, source.

Operation :- (Dest) ^{Bitwise} ~~AND~~ (source)

TEST AL, BL ; (AL) ^{Bitwise} ~~AND~~ (BL)

TEST AX, CX

TEST AL, BH

- All addressing modes are valid.
- Test internally performs Bitwise AND operation. But the result is not stored in the destination. After the execution all the status flags are modified except 'c' and 'A'.

5. NOT

Syntax :- NOT Operand. Bitwise complement.

Operation :- Operand < (Operand)

- All AM's are valid except immediate A.M.
- Operand can be a Register or memory location but cannot be an immediate data.

Ex:- NOT AL

NOT AX

NOT 38H // Invalid

NOT BYTEPTR [SI]

NOT WORDPTR [SI]

1. Show the status of P, Z, S flags after the execution of following set of instructions in following sequence.

1. MOV BL, 8AH .

OR BL, 9CH ; BL ← (BL) OR 9CH .

BL ← 8AH OR 9CH .

BL ← 9EH .

8AH : 1000 1010 .

9CH 1001 1100

1001 1011 0

. 9 E H .

P = 0, Z = 0, S = 1

2. MOV BL, 8AH .

8AH : 1000 1010

AND BL, 9CH .

9CH : 1001 1100

BL ← 88H .

1000 1000

88H .

P = 1

Z = 0

S = 1

3. MOV BL, 8AH

8AH : 1000 1010

XOR BL, 9CH

9CH 1001 1100

BL ← 16H

0001 0110

P = 0

16H .

Z = 0 .

S = 0 .

4. MOV BL, 8AH .

1000 1010

XOR BL, B1

1000 1010

Z = 1

0000 0000

S = 0

00H .

P = 01

XOR Instruction can be used to clear the content of a register

S. MOV AL, 8AH

$$\text{NOT AL} ; \text{ AL } \leftarrow (\bar{AL})$$

$$\vec{A}_L^{\phi} = \underline{10001010}$$

$$\overline{AL} = 01110101$$

AL-75H

2. Write an A/D to count no of even and odd no's in a given array of 8-bits

1) .MOV AL, 04H → even

TEST AL. OF H

$$AL = 04A = \underline{0000\ 0100} \quad AND \\ \underline{0000\ 0001} \\ 00000000 \quad Z = 1.$$

If $z=1$, the given no is even, if $z=0$ the given no is odd.

MODEL SMALL

DATA

LIST DB 03H, 05H, 07H, 12H

LEN DB (4 = LIST)

ODD COUNT DB ?

EVEN COUNT DB ?

- 600 -

MOV AX, @ DATA .

Mov DS, AX

MOV CX, LEN //loop count

Mov BH, 0 // odd count

```

MOV BL, 0 // Even cont.
LEA SI, LEST // copy offset address
NEXT: MOV AL, [SE]          of LEST to SI
      TEST AL, 01H
      JZ EVEN           // if z=1, no increment
      INC BH             // odd count (increases)
      JMP EXIT.
EVEN: INC BL // Increment even count.
EXIT: INC ST.
      LOOP NEXT.
      MOV EVENCOUNT BL.
      MOV ODDCOUNT BH.
      MOV AH, 4CH.
      INT 21H.
      END.

```

~~31/3/17~~

BCD →

BCD Arithmetic instruction.

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Decimal

Binary coded decimal.

66

$$\begin{array}{r}
 \begin{array}{r} 8 \\ 8 \\ + 1 \\ \hline 0 \end{array} \\
 \begin{array}{r} 8 \\ 8 \\ - 1 \\ \hline 0 \end{array}
 \end{array}
 \quad
 \begin{array}{r}
 88 \\
 \hline 176
 \end{array}$$

case i) lower nibble ≥ 9 .

$$\begin{array}{r}
 \text{Ex:-} \quad \begin{array}{r} 25 \\ 18 \\ 6D \\ 06 \end{array} \quad \begin{array}{r} 25 \\ 18 \\ 73 \end{array} \quad \text{i.e. } D > 9 \\
 \hline
 \begin{array}{r} 73 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \text{case ii)} \quad \begin{array}{r} 10 \\ 48 \\ 49 \\ 91 \\ 06 \end{array} \quad \begin{array}{r} 18 \\ 19 \\ 97 \end{array} \\
 \hline
 \begin{array}{r} 97 \end{array}
 \end{array}
 \quad \text{Auxiliary carry flag} \quad A=1$$

$$\begin{array}{r}
 \text{case iii)} \quad \begin{array}{r} 84 \\ 42 \\ C6 \\ 60 \end{array} \quad \begin{array}{r} 84 \\ 42 \\ 126 \end{array} \quad \text{higher nibbl.} \\
 \hline
 \begin{array}{r} 126 \end{array} \quad \text{i.e. } C > 9
 \end{array}$$

C=1
 AL=26

$$\begin{array}{r}
 \text{case iv)} \quad \begin{array}{r} 94 \\ 92 \\ 26 \end{array} \quad \begin{array}{r} 94 \\ 92 \\ 186 \end{array} \quad \text{Higher nibble } < 9 \text{ but carry flag } = 1 \\
 \hline
 \begin{array}{r} 60 \\ 186 \end{array} \quad \boxed{C=1} \quad AL = 86
 \end{array}$$

DAA [Decimal Adjust after addition]

Syntax: DAA

This instruction is used to convert the result of the addition of two packed

$$\begin{array}{r}
 \textcircled{C} \approx 88 \\
 88 \\
 \hline
 \textcircled{L} \textcircled{O} \\
 \textcircled{6} \textcircled{6} \\
 \hline
 176
 \end{array}$$

25 → packed
02 05 → unpacked.

PAGE : 1 / 1
DATE :

BCD numbers to a valid BCD number

→ After the addition the result must be present in 'AL' register in order to adjust the result

→ DAA Pn? works as follows.
case i

After the addition if lower nibble is greater than 9 or if auxiliary carry flag $A=1$, $06H$ is added to AL

case ii After the addition if the higher nibble is greater than 9 or if carry flag sets i.e. if $C=01$, $60H$ is added to AL

ex:- $\text{MOV AL, } 25H ; AL \leftarrow 25H$
 $\text{ADD AL, } 48H ; AL \leftarrow (AL) + 48H$
 $\text{DAA} ; AL \leftarrow 60H$
 $AL \leftarrow 79H$

eg 2:- $\text{MOV AL, } 84H ; AL \leftarrow 84H$
 $\text{ADD AL, } 42H ; AL \leftarrow (AL) + 42H$
 $\text{DAA} ; AL \leftarrow 126H$

ex:- $\text{MOV AL, } 48H ; AL \leftarrow 48H$
 $\text{ADD AL, } 49H ; AL \leftarrow (AL) + 49H$
 $\text{DAA} ; AL \leftarrow 97H$

ex:- $\text{MOV AL, } 92H ; AL \leftarrow 92H$
 $\text{ADD AL, } 94H ; AL \leftarrow (AL) + 94H$
 $\text{DAA} ; AL \leftarrow 186H$

J - J

DAS [Decimal adjust after subtraction]

Syntax :- DAS -

- This is similar to DA7.
- This instruction is used to convert the result of the subtraction of two packed BCD no. to valid BCD no's.
- After the subtraction the result must be present in 'AL' Register in order to adjust the result.
- DAS Instruction works as follows -

case i :-

After the subtraction if lower nibble is greater than 9 or if Auxiliary carry flag A=1. 06 is subtracted from AL.

case ii :- after the subtraction if higher nibbles greater than 9 or if carry flag C=1, then 60H is subtracted from AL.

Ex $\begin{array}{r} 58 \text{ H} \\ - 19 \text{ H} \\ \hline 3F \text{ H} \end{array}$ $\begin{array}{r} 58 \text{ H} \\ - 19 \text{ H} \\ \hline 39 \text{ H} \end{array}$

MOV AL, 58H AL ← 58H .
SUB AL, 19H AL ← (AL) - 19H .

$$AL \leftarrow 58 - 19H$$

$$AL \leftarrow 39H$$

DAS

$$AL \leftarrow 39H$$

notes4free.in

EX 2

MOV AL, 41H

41H

SUB AL, 19H

-19H

$\therefore A = 1 - 19$

28H

-06H

22H

EX 3

$C = 1$

~~21H~~ 19H

$C = 1$

41H
0B8H

3/3/17

ASCII Arithmetic Instructions

Digit

8 ASCII code

0

30H

1

31H

2

32H

3

33H

4

34H

5

35H

6

36H

7

37H

8

38H

9

39H

AAM (ASCII adjust after multiplication)

Syntax :- AAM

- This instruction, After execution converts the product available in AX into unpacked BCD form.
- This instruction is executed after MUL instruction.

~~2504
2992
2420~~

Ex: 1. MOV AX, 0048 ; $AX \leftarrow 0048$
 AAM ; $AX \leftarrow 0408$

Ex: 2. 09×04 $\text{MOV CL, 04}; CL \leftarrow 04$
 0036 $\text{MOV AL, 09}; AL \leftarrow 09$
 \downarrow $\text{MUL CL}; AX \leftarrow (\text{AL} \times CL)$
 0306 $AX \leftarrow 09 \times 04$
 AAM $AX \leftarrow 0036$
 ; $AX \leftarrow 0306$.

V^W AAD [ASCII Adjust before division]

- This instruction, after execution converts two unpacked BCD Digits in AH and AL to the equivalent Hexadecimal number in AX.
- "AAD" must be executed before the execution of DIV instruction

Ex:

$$58_{(10)} = 3A_{(16)}$$

$$\frac{0508}{4} \rightarrow \frac{0058}{4} \rightarrow \frac{003A}{4}_{(16)}$$

MOV CL, 04

MOV AL, 08 } $AX \leftarrow 0508$

MOV AH, 05 }

AAD ; $AX \leftarrow 0058$

$AX \leftarrow 003A_{(16)}$

$\text{DIV CL}; \frac{(AX)}{CL} = \frac{003A}{04}_{(16)}$

Machine control Instructions :-

1. HLT :- This instruction stops the execution of instructions and halt the processor.

WAIT:

2. WAIT :- This instruction monitors the ^{been} Test Input pin. If Test ~~bar~~ = 0, when wait instruction is executed the CPU waits until Test ~~bar~~ goes to logic 1.

3. LOCK :- when an instruction with LOCK prefix executes the logic level of lock ~~bar~~ out-put pin goes to logic zero

4. HALT [No Operation] when microprocessor encounters HALT instruction, it does nothing but consumes 3 clock cycle to even execute.

14/17

Interrupts of 8086/88

An interrupt is an external event that informs the microprocessor that a device needs its service.

→ Intel processors include two hardware pins INTR and NMI, that receives external interrupts.

→ The processor also has software interrupts using instructions.

→ 8086/88 has total of 256 interrupt from INT 00


INT 01

INT 255 (FFH)

Achiever

Interrupt Service Routine [ISR]

- with every interrupt there must be a program associated with it.
- When Interrupt is invoked, it is asked to run a program to perform certain task. This subroutine is called ISR.
- The address of ISR is fetched from interrupt vector table IVT.
- For each interrupt type, 4 memory locations are reserved in IVT.
- 2-bytes for offset addr and 2-bytes for Segment addrs of interrupt SR.
- IVT is located in the first 1024 memory locations.
- IVT has 256 interrupt vectors.
- The Intel reserved the first 32 interrupt vectors.
- The last 224 interrupt vectors are available for users.



Segment high	} type n. (Each vector)
segment low	
Offset high	
Offset low	

INT

Steps taken by the processor when an interrupt occurs [processing steps of interrupt]

→ When an interrupt occurs, The processor performs the following steps :-

1. flag register content is pushed onto the stack [saving flag register] and SP is decremented.
2. And -cd by 2.
3. Interrupt flag 'I' and Trap flag 'T' are disabled.
4. The current content of IP is pushed on to the stack, and SP is decremented by 2. [step 3 and 4 are saving the return addr.]
5. The INT no is multiplied by 4 to get the physical address of IUT where offset address and segment addr of ISR is available.
6. Offset addr and Segment addr from IUT once copied into IP and CS registers respectively.

7. From new CS and IP, the processor starts fetching the instructions and execute them. These instructions belongs to ISR.
8. The last instruction of ISR must be IRET to get IP, CS and Flag register back from the stack and make the CPU run the code from where it left off.

		← SP
CS high.		← SP
CS Low	← SP	
IP high.		← SP
IP Low	← SP	
Flag high		← SP
Flag low	← SP	

Hardware Interrupts

- Two interrupt pins of Intel CPU used for hardware interrupts are INTR and NMI.
- INTR is an interrupt to microprocessor which can be masked or unmasked using 'I' flag.
- NMI is an I/P to CPU which cannot be masked or disabled.
- These two interrupts are external interrupts activated by logic 1. When an interrupt is received through NMI type 2 or INT 02 interrupt occurs.

Software Interrupts :-

- If an ISR is called upon as a result of the execution of an instruction, such as

INTn where n is b/w 0 to 255
 $0 \leq n \leq 255$, it is referred as
 software interrupt.

- ex: ① INT 21H (DOS call)
- ② INT 10H (BIOS call)

8086 dedicated interrupts [Predefined interrupt]

1. INT 0 (Type 0) \rightarrow Divide by zero error

Type 0 interrupt occurs whenever an attempt is made to divide a no. by zero anywhere in the programs.

2. INT 1 (Type 1) \rightarrow Single step Execution.

If T=1, The processor enters into step by step execution mode, i.e Type 1 interrupt occurs when T=1

3. INT 2 :- (Type 2) \rightarrow Non-maskable interrupt.

When a logic 1 is placed on NMI pin, Type -2 interrupt occurs.

4. INT 3 :- (Type 3)

This is a special instruction, when it is executed, Type 3 interrupt occurs.

5. INT 4 :- (Type 4) \rightarrow overflow.

This is a special vector used with INT0 instruction. The INT0 instruction interrupt the processor, when if there is an overflow.

An overflow in signed arithmetic i.e Type-4 interrupt occurs if overflow flag is set

DOS interrupt INT 21H.

INT 21H is provided by DOS when DOS is loaded in CPU. There are many functions associated with INT 21H, depending on the no. present in AH register.

i) INT 21H option 09H

Function :- To display a string on the monitor.

AH \leftarrow 09H

DX \leftarrow offset address of string

Ex:-

MSG1 DB "Abdul \$"

LEA DX, MSG1

MOV AH, 09H

INT 21H

6/4/18

ii) INT 21H option 02H

To display a single character on the monitor

AH \leftarrow 02H

DL \leftarrow ASCII code of the character to be displayed.

① ex:- MOV AH, DL, 'S' } character S is

MOV AH, 02H } displayed

INT 21H

notes4free.in

⑧ • MOV DE, 34H } → ASCII CODE OF 4.
 MOV AH, 02H }
 INT 21H } 4 IS DISPLAYED.

8. INT 21H option, Function 01H

Function: To Read a character with echo

AH ← 01H (Function no)
 after execution AL ← ASCII code of Read char.

Ex:- MOV AH, 01H } wait until the
 INT 21H } key is pressed.

when the key is
 pressed, the ASCII code of
 the character is copied into
 AL register.

4. INT 21H Function 0AH

Function: To Read a string and store it in
 a buffer.

AH ← 0AH (Function number).


DX ← offset address of the buffer

Ex:- Buffer DB 40 DUP(?)

LEA DX, Buffer

MOV AH, 0AH

INT 21H




BIOS Interrupt using INT 10H

- INT 10H subroutines are burnt into ROM BIOS
- INT 10H routines are used to communicate with the computer's screen video.
- There are many functions associated with INT 10H
 - ⇒ some of the functions are:
 1. changing the color of the text.
 - 2- changing background colour of text .
 3. clearing the screen
 4. changing the location of the cursor
 5. to get the location of the cursor

Monitor screen in text mode is divided into 80 columns and 24 rows

Text Screen :-



1. clearing the screen using INT 10H , Function 00

To use INT 10H to clear the screen, following registers must be loaded with certain values

AH \leftarrow 06 (function number)

AL \leftarrow 00 (Entire page) // page number

BH \leftarrow 0F (Normal Attribute) // special attribute

- (oo) CH \leftarrow Row value of the seta starting point
- (oo) CL \leftarrow column " "
- (23) DH \leftarrow Row value of the ending point .
- (79) DL \leftarrow column " "

Write an ALP to clear the entire screen.

//.MODEL SMALL

//. CODE

MOV AX, @DATA .

MOV DS, AX .

MOV AH, 06

MOV AL, 00

MOV BH, 07

MOV CH, 00 .

MOV CL, 00 .

MOV DH, 03

MOV DL, 79

INT 10H .

Setting the cursor to a specified location using INT 10H , Function 02H

AH \leftarrow 02 (Function no) .

BH \leftarrow 00 (Page no, page 00)

DH \leftarrow Row number . ?

DL \leftarrow column number } of the cursor location.

ALP to move the cursor to move the position
(15, 28)

MOV AX, @DATA

MOV DS, AX

MOV AH, 02H

MOV BH, 00

MOV DH, 15

MOV DL, 28

INT 10H

WAP to clear entire screen and move the cursor to location (21, 56)

MOV AX, @DATA

MOV DS, AX

MOV AH, 06

MOV AL, 00

MOV BH, 07

MOV CH, 00

MOV CL, 00

MOV DH, 23

MOV DL, 79

INT 10H

MOV AH, 02

MOV BH, 017

MOV DH, 21

MOV DL, 56

INT 10H

→ changing the video mode using INT 10H function
00H:

AH \leftarrow 00H (fun. no)

AL \leftarrow 07H (monochrome text mode)

03H (GA Text mode)

W.A.P using INT 10H to change the video mode to GA text mode:-

MOV AH, 00 (Fun no)

MOV AL, 03 (GA text mode)

INT 10H

Attribute byte in Monochrome monitors :-

There is an attribute associated with each characters on the screen.

attribute provides information to the video circuitry such as colour, intensity of the characters, Background colour etc.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Background Intensity				Foreground Intensity			
0	Non-Blinking	0	Normal intensity				
1	Blinking	1	Highlighting Intensity				

Binary Hex Hex. Result .

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ → 00H white on black

0 0 0 0 0 0 0 0 → 07H white on black Normal

0 0 0 0 1 1 1 → 0FH white on black High Intens

0 0 0 1 1 1 1 → F0H Black on white Blinking

1 1 1 1 0 0 0 0 → F0H Black on white Blinking

Registers used

AH \leftarrow 09H (Function no.)

BH \leftarrow Page no.

AL \leftarrow ASCII code of character

CX \leftarrow Count for the repetition.

BL \leftarrow Attribute byte

WAP using INT10H to display the letters 'D' in 200 locations with the attribute black on white blinking.
D are black and screen background is white

MOV AH, 00H ? set monochrome text mode.

MOV AL, 0F]

INT 10H

MOV AH, 09H (fnⁿ no.)

MOV BH, 00H (page)

MOV AL, 4DH (ASCII code of 'D')

MOV CX, 200 (Repeat in 200 locations)

MOV BL, 0FOH (Attribute byte for black on
white blinking)
INT 10H

Attribute byte in CGA text mode :-

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

B R G B I R G B

Background

Foreground

B \rightarrow BLINKING

0 - non-blinking

1 - blinking

I \rightarrow Intensity

high intensity

1 - low intensity

I	R	G	B	colour
0	0	0	0	black
0	0	0	1	blue
0	0	1	0	green
0	0	1	1	cyan
0	1	0	0	red
0	1	0	1	magenta
0	1	1	0	brown
0	1	1	1	white
1	0	0	0	grey
1	0	0	1	light blue
1	0	1	0	light green
1	0	1	1	light cyan
1	1	0	0	light red
1	1	0	1	light magenta
1	1	1	0	light brown
1	1	1	1	light white (highly intensity white)

W.H.P that puts white space (ASCII-20H) on entire screen. use high intensity white on a blue 'background attribute'.

MOV AH, 00H

MOV AL, 03H (con text mode?)

INT 10H

MOV AH, 09H (fn^n no)

MOV BH, 00H (page 10)

MOV AL, 20H (ASCII of white space).

MOV CX, 800H (entire screen $24 \times 80 = 1920$)
 $\therefore 800H$

MOV BL, 1FH (attribute byte) $1FH = 00011111$

INT 10H


notes4free.in
Blue, high inten, white

End

MODULE - 3

-o SIGNED ARITHMETIC OPERATIONS o-

Signed byte operand (8-bit)



sign
bit

$n = 8$

$$\begin{aligned} \text{Range of numbers} &= -2^{n-1} \text{ to } +2^{n-1} \\ &= -2^7 \text{ to } +2^7 - 1 \\ &= -128 \text{ to } +127 \end{aligned}$$

To represent negative numbers.

1. Write the magnitude of the number using 8-bits without sign bit.
2. Take the ones complement by inverting each bit.
3. Take the 2's complement by adding one to the 1's complement

To represent 14


$$14 = 0000\ 1110$$

$$= 1111\ 0001 \quad (\text{1's complement})$$

$$\begin{array}{r} -14 \\ \hline \text{sign bit} & \underbrace{1\ 1110010}_{\text{magnitude}} \end{array} \quad \text{2's complement} = F2A$$

Range of nos	Binary	Hex
0	0000 0000	00H
+1	0000 0001	01H
+2	0000 0010	02H
:	:	:
+127	0111 1111	7FH
-128	1000 0000	80H
-127	1000 0001	81H
-126	1000 0010	82H
:	:	:
-1	1111 1111	FFH

Signed word size operand (16-bit)



$$n = 16 \quad -32768 \text{ to } +32767$$

$$\begin{aligned} \text{Range of numbers} &= -2^{n-1} \text{ to } +2^{n-1}-1 \\ &= -2^{16} \text{ to } +2^{16}-1 \end{aligned}$$

Range	Binary	Hex
0	0000 0000 0000 0000	0000H
+1	0000 0000 0000 0001	0001H
+2	0000 0000 0000 0010	0010H
+127	0111 1111 1111 1111	7FFFH
-32768	1000 0000 0000 0000	8000H
⋮	⋮	⋮
-1	1111 1111 1111 1111	FFFFH

Overflow condition :- In 8-bit operations
The overflow flag will set if any one of the
following occurs condition occurs.

1. There is a carry from bit D₆ to D₇ but no carry out from D₇.
2. There is a carry out from D₇ but there is no carry from bit D₆ to D₇.
Check the status.

Ex 1. MOV AL, -128
MOV CL, -2
ADD AL, CL

Check the status of overflow, carry and sign flag after the execution.

$\begin{array}{r} \text{MOV AL, -128} \\ \text{MOV CL, -2} \\ \hline \text{ADD AL, CL} \end{array}$

$n=8$

$$\begin{array}{r} -128 = 1000\ 0000 \\ -2 = 1111\ 1110 \\ \hline -126 = 0111\ 1110 \end{array}$$

incorrect result.

OF = 1 \rightarrow There is no a carry out from D₇.
CF = 1 but no carry from D₆ to D₇.
SF = 0

Ex 2 MOV AL, -5 \rightarrow OF = 0
MOV CL, -2. \rightarrow CF = 1
ADD AL, CL \rightarrow SF = 1

$$\begin{array}{r} -5 = 1111\ 1011 \\ -2 = 1111\ 1110 \\ \hline -7 = 1111\ 1001 \end{array}$$

No overflow SF = 1

iii) $\text{MOV AL, } +11$
 $\text{MOV CL, } +19$
 ADD AL, CL

$OF = 0$

$CF = 0$

$$\begin{array}{r} +11 \quad 0000\ 1011 \\ +19 \quad 0001\ 0011 \\ \hline . \quad 0001\ 1100 \end{array} = 1EH$$

iv) $\text{MOV AX, } +21230$
 $\text{MOV CX, } +3523$
 ADD AX, CX

$$\begin{array}{r} +21230 = 0101\ 0010\ 1110\ 1110 \\ +3523 = 0000\ 1101\ 1000\ 0011 \\ \hline 0110\ 0000\ 0011\ 0001 \end{array}$$

$OF = 0$

$CF = 0$

$SF = 0$

~~1214111~~

Instructions for conversion from 8-bit
to 16-bit and 16-bit to 32-bit

i) CBW (convert byte to word)

syntax :- CBW

operation :- $AH \leftarrow \begin{array}{|c|c|c|} \hline & D_7 & D_6 \\ \hline & | & | \\ \hline AL & | & | \\ \hline \end{array}$

copy sign bit in AL to AH


Ex:- $\text{MOV AL, } 9AH ; AL = 9AH = 1001\ 1010$
 $\text{CBW} ; AH = 1111\ 1111 \quad A1 = 1001\ 1010$

notes4free.in [↑]
sign bit.

i) CWD (convert word to double word)

Syntax :- CWD

operation :



Copy Sign bit of AX to DX

ex:- MOV AX, 4CA1H; #
CWD;

$$AX = 4CA1H = 0100 \underset{\uparrow}{1} 100 \ 1010 \ 0001 \\ \text{sign bit}$$

$$DX = 0000 \ 0000 \ 0000 \ 0000$$

$$DX = 0100 \ 1100 \ 1010 \ 0001$$

STRING instructions.

- Each string instruction allows data transfer that are either a single character [Byte] or double characters [word].
- The index registers SI and DI are used along with string instructions to point to source string and destination string respectively.
- After the execution of string byte instructions, SI and DI are automatically incremented by 1, if the direction flag D=0.
- SI and DI are automatically decremented by 1 if D=1.
- After the execution of string word instructions, SI & DI are automatically incremented by 2 if D=0

→ SI and DI are automatically decremented by 2
if D = 1

MOVSB

↳ MOVSB (move string Byte)
↳ MOVSW (move string word)

MOVSB

Syntax :- MOVSB

Operation :- $(ES:[SI]) \xleftarrow{\text{Byte}} (DS:[DI])$

$SI \leftarrow SI + 1$ } if D=0

$DI \leftarrow DI + 1$

auto increment mode.

$SI \leftarrow SI - 1$ } auto-decrement mode.

$DI \leftarrow DI - 1$

MOVSB = { CLD // clear D i.e. D=0 auto inc
MOV AL, [SI]
MOV [DI], AL
INC SI :
INC DI

MOVSB = { STD // set D = 1 auto-decrement
MOV AL, [SI]
MOV [DI], AL
DEC SI
DEC DI

MOVSW

Syntax : MOV SW

operation : (ES):(DI) $\xleftarrow{\text{Word}}$ (DS):(SI)
$$\begin{cases} SI \leftarrow SI + 2 \\ DI \leftarrow DI + 2 \end{cases} \begin{array}{l} \text{if } D = 0. \\ \text{auto increment.} \end{array}$$

$$\begin{cases} SI \leftarrow SI - 2 \\ DI \leftarrow DI - 2 \end{cases} \begin{array}{l} \text{if } D = 1 \\ \text{auto decrementation} \end{array}$$


MOVSW =

$$\begin{cases} CLD & // clear D & \text{auto increment.} \\ \text{MOV AX, [SI]} \\ \text{MOV [DI], AX} \\ \text{Add SI, 2} \\ \text{Add DI, 2} \end{cases}$$

MOVSB =

$$\begin{cases} STC & // set D = 1 & \text{auto decrementation.} \\ \text{MOV AX, [SI]} \\ \text{MOV [DI], AX} \\ \text{Sub SI, 2} \\ \text{Sub DI, 2} \end{cases}$$

1. Write a sequence of instructions to move 800 bytes of Data from a block of memory locⁿ starting with 40000H : 1234H to a block of memory locⁿ starting with 9000H : 3200H.



MOV DS, 4000H
MOV SI, 1234H
MOV ES, 9000H
MOV DI, 3200H
MOV CX, 200 // Loop count

NEXT: MOVSB

LOOP NEXT.

01

CL D // clear D auto increment.

MOV DS, 4000H

MOV SI, 1234H

MOV ES, 9000H

MOV DI, 3200H

MOV CX, 200

NEXT: MOV AL, [SI]

MOV [DI], AL

JNE SI



PNC DI

LOOP NEXT.

18/24 bit

Interfacing

1. Memory Interfacing → M - Data Lines.



CMPSB

- CMPSB [compare string Byte]
- CMPSW [compare string Word]

CMPSB

Syntax:- CMPSB

- This instruction compares byte in data segment pointed by SI with a byte in extra segment pointed by DI
- SI and DI automatically incremented by 1 if D=0, else SI and DI are automatically decremented by 1 if D=1
- [DS]:[SI] $\xrightarrow[\text{compare}]{\text{Byte}}$ [ES]:[DI]
- SI \leftarrow SI + 1, DI \leftarrow DI + 1 if D=0
- SI \leftarrow SI - 1, DI \leftarrow DI - 1 if D=1

CMPSWI

Syntax :- CMPSWI

- This instruction compares byte in data Segment pointed by SI with a ^{word} byte in extra segment pointed by DI
- SI and DI automatically incremented by 2.
- an if D=0 else SI and DI are decremented by 2
- [DS]:[SI] $\xleftrightarrow[\text{compare}]{\text{Word}}$ [ES]:[DI]

SI \leftarrow SI + 2, DI \leftarrow DI + 1 if D=0

SI \leftarrow SI - 2, DI \leftarrow DI - 1 if D=1

SCAS

- ↳ SCASB . [Scan string Byte]
- ↳ SCASW . [Scan string Word].

SCASB

Syntax :- SCASB.

This instruction compares a byte in AL with a byte in an extra segment memory location pointed by DI.

DI is incremented by 1 if D=1
(or)

DI is dec by 1 if D=1

Operation

(AL) $\xleftarrow{\text{byte}}$ [ES]:[DI]
compare

$\rightarrow DI \leftarrow DI + 1$, if D=0

$\rightarrow DI \leftarrow DI - 1$, if D=1

SCASW :-

Syntax :- SCASW.

Operation :-

(AX) $\xleftarrow[\text{compare}]{\text{word}}$ [ES]:[DI]

$\rightarrow DI \leftarrow DI + 2$, if D=0

$\rightarrow DI \leftarrow DI - 2$, if D=1

REP prefix

REP instruction is a prefix to another instruction.
REP prefix allows a string instruction to perform

the operation repeatedly.

- REP assumes the CX no of times the instruction to be repeated.
- The CX content decremented automatically after every execution of REP

REP ⇒ Repeat the following instruction until $CX = 0$

or

Repeat if $CX \neq 0$

And exit if $CX = 0$

Exit MOV CX, 8 } Execution of CMPSB
REP CMPSB } is Repeated 8 times

REPE [Repeat if equal]

{ Repeat until $CX = 0$ (and)

{ Repeat if operands are equal

{ Exit if $CX = 0$
and

{ Exit if operands are not equal.

REPNE [Repeat if not equal]

{ Repeat until $CX = 0$ and

{ Repeat if operands are not equal

{ Exit if $CX = 0$ and

{ Exit if operands are equal.

REPE = REPZ

REPNE = REPNEZ

1. Assuming that there is a spelling of "Europe" in an electronic dictionary and a user types in "Euorope". Write a program that compares these two strings and displays the following messages depending on the result.

(i) if they are equal, display the string ^{incorrect} "Spelling is correct" else display "Spelling is not correct".

.MODEL SMALL

.DATA .

DICT DB "Europe\$"

TYPED DB "Euorope\$" "

MSG1 DB "Spelling is correct"

MSG2 DB "Spelling is incorrect"

.CODE

MOVE AX, @DATA

MOV DS, AX

MOV ES, AX

CLD // set auto increment mode for SI and DI
 LEA SI, DICT.

LEA DL, TYPED

MOV CX, 0G

REPE CMPSB

CMP CX, 0.

JNE incorrect.

LEA DX, MSG1

MOV AH, 09

INT 21H.

^{incorrect} → JMP EXIT

LEA DX, MSG2

MOV AH, 09

INT 21H

EXIT : MOV AH, 4CH

INT 21H

END .

$\bar{CS} \rightarrow$ chip select

$$\boxed{\text{Organization} = 2^N \times M}$$

Note

$$2^{10} = 1024 = 1K$$

$$2^{11} = 2^K$$

$$2^{12} = 4K$$

$$2^{13} = 8K$$

$$2^{14} = 16K$$

$$2^{15} = 32K$$

$$2^{16} = 64K$$

$$2^{17} = 128K$$

$$2^{18} = 256K$$

$$2^{19} = 512K$$

$$2^{20} = 1M$$

$$2^{21} = 2M$$

$$2^{22} = 4M$$

$$2^{23} = 8M$$

$$2^{24} = 16M$$

$$2^{25} = 32M$$

$$2^{26} = 64M$$

$$2^{27} = 128M$$

$$2^{28} = 256M$$

$$2^{29} = 512M$$

$$2^{30} = 1G$$

- Determine the capacity and organization of a memory chip which has 12 address lines and 8 data lines

$$\text{Capacity} = 2^{12} \times 8 = 4K \times 8 = \cancel{2^{13}} \text{ bits}$$

EEPROM → Electrically Erasable Programmable ROM

Organization :- $2^n \times M$
 $= 4K \times 8$,

- Q. A 512 K chip has 8 data lines, Determine
the no of address lines

Ans $8 \times 2^n = 512K$

$\boxed{2^n = 64}$ $512K = 2^n$

$64K = 2^n$ $2^{16} = 64K$
 $n = 16$

Organization = $2^{16} \times 8$

3. Find the organization and capacity of the following

i) EEPROM with $A_0 \dots A_{14}$ & $D_0 \dots D_7$

Address line

Data line

$n = 15$

$M = 8$.

Organization $2^{15} \times 8$.

Capacity = $2^{15} \times 8 = 32K \times 8 = 256KB$
or 32KB

4. ii) SRAM with $A_0 \dots A_{12}$ $D_0 \dots D_3$

$n = 13$

$M = 4$.

Organization = $2^{13} \times 4$.

capacity = $8K \times 4 = 32Kbit = 4KB$

4. Find the capacity, address and Data pins in the following.

i) $16K \times 8$ ROM.

$$= 2^4 \times 2^{10} \times 8$$

$$= 2^{14} \times 8$$

Address lines = 14

Data lines = 8.

ii) $256K \times 4$ DRAM.

Address line = 18.

Data line = 4.

capacity = 128 KB.

iii) $4M \times 8$.

$2^{22} \times 8$, $n = 22$, $M = 8$.

iv) $8M \times 8$ $= n = 23$, $M = 8$.

$2^{23} \times 8$

v) $32M \times 8$

$2^{25} \times 8$ $n = 25$, $M = 8$.

(vi)

$32G \times 8$

$2^{35} \times 8$ $= n = 35$, $M = 8$

(vii)

$128G \times 8$

$2^{37} \times 8$ $= n = 37$, $M = 8$.

20/4/19

Incomplete 6-7 pages

8-bit memory interface

In order to attach a memory device to the microprocessor, it is necessary to decode the address sent from the microprocessor.

For example, if a $2K \times 8$ memory chip has to be interfaced to the microprocessor, the 11 address lines of the microprocessor to be connected to the chip and the remaining 11 address line of the CPU to be connected to a decoding logic.

The O/P of decoding logic must be connected to the enabled I/P (as or C_E) of the Decoder.

8088 MP has 20-bit address bus ($A_0 - A_{19}$) and 8-bit Data bus ($D_0 - D_7$)

Design a NAND gate decoder that selects ROM of $2K \times 8$ for the memory location range.

FF800H - FFFFFH of 8088 MP

8088 memory chip

- $2K \times 8$

$2 \times 2^{10} \times 8$


$$= 2^{11} \times 8$$

Memory chip as

11 Address lines ($A_0 - A_{10}$)

8 - data lines

address in binary.



d. Address Range 40000H to 4FFFFH using 8Kx8 chip


8 Kxg

$$2^3 \times 2^{10} \times 8$$


213 x 5

13 → address line .

8 → data lines




1. Address range DF000H to DFFFFH using 4x8x8
 2. DF800H to DFFFFH using 2Kx8
 3. CO000H to COFFFH using 2Kx8
3. Find the address range of the following memory design.



$A_{19} A_{18} A_{17} A_{16} A_{15} A_{14}$	$A_{13} A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$	Hex 98000H
1 0 0 1 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	98001H
1 0 0 1 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	98002H
.		
1 0 0 1 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	9FFFFH

address range : 98000H to 9FFFFH .


group of (111) \Rightarrow enable .



$A_{19} A_{18} A_{17} A_{16} A_{15} A_{14}$	$A_{13} A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$	Hex 98000H
1 0 0 1 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	98001H
1 0 0 1 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	98002H
.		
1 0 0 1 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	9BFFFFH

address range 98000H to 9BFFFFH

3-8 Decoder (IC 74138)



G_{2B} } Active low $G_1 \rightarrow$ Active high .
 G_{2A}

C	B	A	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	0	1
0	1	0	1	1	1	1	1	0	1	0
0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	1	1	0	1	1	1	1
1	0	1	1	1	0	1	1	1	1	1
1	1	0	1	0	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1

① → Design memory system using 64k x 8 memory chip using 74138 decoder to select the memory address range $00000H$ to $FFFFFH$.

No of addr. line = 16

$$64k \times 8 \\ = 2^6 \times 2^{10} \times 8 = 2^{16} \times 8$$


Data lines = 8

$\theta_1 \wedge \theta_{17} \wedge \theta_{15} \wedge \theta_{14} \wedge \theta_{18} \wedge \theta_{16} \wedge \theta_{11} \wedge \theta_{10} \wedge \theta_9 \wedge \theta_8 \wedge \theta_7 \wedge \theta_6 \wedge \theta_5 \wedge \theta_4 \wedge \theta_3 \wedge \theta_2 \wedge \theta_1 \wedge \theta_0$ H₁₈

1 100 1111111111111111 CFFFFH


CBA TO memory chip

74138.



In the above fig. find the add range for Y_2 & Y_3 .

1. Looking at the design in figure 1, find the address range for y_4 , y_2 , y_3 , and also determine the block size controlled by each line.



A_{11}	$\rightarrow C$	y_{10}	CS
A_{15}	$\rightarrow B$	y_{10}	.
A_{14}	$\rightarrow A$	y_{20}	.
:	1	y_{30}	.
A_{17}	$\rightarrow 0$	y_{40}	.
A_{18}	$\rightarrow 0$	y_{50}	.
A_{19}	$\rightarrow 1$	y_{60}	.

\therefore Address range for Y2 is E8000H to EBFFFH

The address range is F0000H to F3FFFH.

Address range is FCO00H to FFFFFH.

Data Integrity in RAM and ROM.

- To ensure integrity of contents of ROM, Every PC must perform a check-sum calculation;
- The process of check-sum will detect any corruption in the contents of the data in ROM.
- Checksum method uses a checksum byte for error check.
- This checksum byte is an extra byte that is appended at the end of a series of bytes of data.
- To calculate the checksum byte, the following steps are performed.

Step 1 add the bytes together and drop the carry at the end.

Step 2 take the 2's complement of the total sum and it is the checksum byte.

- At the receiving end, the error checking is performed by adding all bytes, including the checksum byte.
- The result must be zero. If the result is not zero, one or more bytes of data have been corrupted.

Ex Assume that we've 4-bytes hexadecimal data D5H, 62H, 3FH and 52H.

- Find the check-sum byte
- Perform the check-sum operation to ensure data integrity

$$16) \overline{24} \\ \underline{16} \\ 8$$

5 - C

PACK:	1
DATE:	1

→ If the second byte 62H had been changed to 22H
Show how checksum detects error.

i) 1) 25H

62H

3FH

52H

1) 108H \Rightarrow 00011000
 ↑ ↓
 carry 11100111
 ignore ← 1
 11101000
 E8H

Checksum Byte = E8H

ii) 1) 25H

62H \Rightarrow No Error.

3FH

52H

E8H

2) 00H

iii) 1) 25H

22H

3FH

52H

~~00H~~

E8H

60H \Rightarrow Non-zero sum, error detected.

d. Assuming that the last byte of the following data is the checksum-byte, show whether the data has been corrupted or not.


Data = 28H, C4H, 9EH, BFH, 8FH, 65H
83H, 50H, A7H, 51H

4	
	28H
1	C4H
	9EH 1
1	BFH 1
	8FH 1
1	65H
	83H
	50H
	A7H 1
	51H
	00H \Rightarrow no error in the data.

\therefore 16-bit memory interphasing :- [8086]

The address space of 16-bit microprocessor is divided into two memory banks namely, High bank (odd Bank), Low Bank (Even Bank).

- \rightarrow Low Bank is connected to the lower half of 16-bit data bus [ie D₀ - D₇]
- \rightarrow High bank is connected to the upper half of the data bus [ie D₈ - D₁₅]




To distinguish between odd and even banks, the microprocessor provides a signal called BHE [Bus high enable] signal along with the address line A₀. The following table shows the selection of banks.

BHE	A ₀	Enabled Bank	Transfer
0	0	Both banks are enabled for 16-bit data transfer	(D ₁₅ -D ₈)
0	1	High bank is enabled for 8-bit data transfer	(D ₇ -D ₀)
1	0	Low bank is enabled for 8-bit (D ₀ -D ₇). !	
1	1	Both banks are disabled	

Accessing Data in Odd and Even Bank

Accessing data in 8-bit mode (8088)
(only one memory bank)

P.T.O




Assume DS = 4000H.

MOV[1235H], AL

$$\begin{aligned} \text{Physical addrs} &= \cdot DS \times 10H + \text{Offset} \\ &= 40000 + 12351H \\ &= 41235H \end{aligned}$$

Accessing data in 16-bit CPU (8086)



Maching cycle = 4 clock signal.

→ Accessing odd bank and registers. One machine cycle
for

MOV [0345H], AX It is accessing odd and even bank in one machine cycle.

23/4/16

∴ I/O Interfacing :-

I/O instruction :-

IN :- This instruction will receive 8-bit or 16-bit data from an I/O port.

→ The received data is available in AL or AX depending on the size of the data

Syntax :- IN Source Destination

IN Dest, SOURCE
(AL or AX) (Port)

Format 1 :

IN AL, Port address (Port address is 8-bit)
IN AX, port address

Format 2 : ~~MOV DX, Port address~~ {Port address is 16-bit}

IN AL, DX

<ii> MOV DX, Port address

IN AX, DX

→ In Format 1 port address is 8-bit and we can have 256 port address (i.e. From 00H to FFH).

→ In Format 2, port addr is 16-bit and we can have 65536 port address

OUT

Syntax : OUT Dest, source
(Portaddr) (AL or AX)

Format 1

(i) OUT Portaddr, AL .

(ii) OUT portaddr, AX

Format 2 (i) MOV DX, Portaddr

OUT DX, AL

(ii) MOV DX, Portaddr.

OUT DX, AX

Ex:-

1. In a given 8088 based system, port addr 22H is an I/P Port for monitoring the temperature, write instructions to monitor the temperature in the port continuously. If Temperature reaches 100° then the reg BH should contain 'Y' port add.

NEXT : IN AL, 22H } Reading temp from port 22H
CMP AL, 100 } check the temp, if temp reaches
JNZ NEXT } 100, exit and store 'Y' in BH
MOV BH, "Y"

2. write assembly language instruction to RP data from port 300H and send it out to port 304H.


Port addr is 16-bit.

MOV DX, 300H } Read data from 300H
IN AL, DX. }

MOV DX, 304H } send data to port 304H
OUT DX, AL }

2/0 address decoding

We use an IC for decoding IC 74373 \rightarrow Latch



Truth table.

CLK	D	Q
1	1	1
1	0	0

Eg Show the design of an E/P port with an 8/6 address 99H using AND Gate, and inverters, and 74373 Latch.

Q1


Design out 99H, AL

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1	0	0	1	1	0	0	1

 $= 99H$

(IOW) · (8/6 write control signal)

→ It is an O/P control signal from EP





74373 is used only for out instruction

Date : / /

Q. Show the design of an O/P port with an 8-bit address of 31FH using 74373 Latch and AND Gate.


31FH = $\begin{array}{cccccc} A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\ \hline 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \end{array}$



IC 74244 [usually acts as a Buffer]

P.T.O.


During Read \overline{IOR} is always @ 0



- Show the design of IN AL, 9FH using 74244, AND gate and inverters.

$$9FH = 1\ 0\ 0\ 1\ 1\ 1\ 1\ 1$$

$\overline{IOR} \rightarrow (I/O \text{ Read control signal})$





Q. IN AL, SFH.

SF =

$A_6 A_5 A_4 A_3 A_2 A_1 A_0$

1 0 1 1 1 1 1




I/O Port design using 74138

1. OUT .304H , AL .

\overline{ROW} $A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$

0 1 1 0 0 0 0 0 1 0 0


P.T.O



2. IN AL, 30CH

$A_9 = A_8 \quad A_7 = A_6 \quad A_6 = A_5, A_7, A_2, A_1, A_0$


IOR 1 + 0 0 0 0 0 1 / 1 0 0
0.



26/10/11

DATE:	
CLASS:	1 / 1

PROGRAMMING, CONTROL AND INTERFACING (8255)



- It is a peripheral IC used for interfacing.
- This is programmable IC [programmable ports]
- It is a 16-pin IC.
- It has 3 8-bit ports.
- Port A [PA₀-PA₇] it is an 8-bit port and can be programmed as input or output.
- Port B [PB₀-PB₇] it is an 8-bit port and can be programmed as I/O or O/I.
- Port C [PC₀-PC₇] can be used as I/O or O/I.
- Port C can also be used as a 4-bit port i.e. Port C Lower [PC₀-PC₃] and Port C Upper [PC₄-PC₇].

- RD and WR active low control signals are i/p, to 8255.
 - IOR and IOW control signals of 81P are connected to RD and WR respectively,
 - RESET # is an active high signal, input to 8255, used to clear the control reg.
 - A0, A1, and CS :- CS is an active low signal is used to select the entire chip.
 - The Address signals A0 and A1 are used to select Specified port

<u>CS</u>	<u>A₁</u>	<u>A₀</u>	<u>Selected Port</u>
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	control Register

Control Register format of 8255

Port - A and Port - C Upper \rightarrow Group A.

Port - B and Port - C Lower \rightarrow Group B.

I/O mode \rightarrow mode 0 \rightarrow simply send or receive data.
~~mode 1 \rightarrow There is a handshake signal.~~
~~mode 2 \rightarrow Two way handshaking.~~

BSR mode \rightarrow will see later


We are interested only in I/O mode, mode 0.

Example 1

- (a) Find the control word if PA = Out, PB = In
 $PC_0 - PC_3 = in$, $PC_4 - PC_7 = out$.

- (b) Program the 8255 to get data from Port AB and send it to Port BA

The Data from PCL is sent out to PCU. use the Port address of 300H to 303H for the 8255 chip



Control byte for 8255 is 83H

b

P.T.O

b		$A_9 A_8 A_7 A_6 A_5 A_4$	$A_3 A_2 A_1 A_0$	
	300H	111 0 0 0 0	0 0 0 0	Port A
	301H	1 1 0 0 0 0	0 0 0 1	Port B
	302H	1 1 0 0 0 0	0 0 1 0	Port C
	303H	1 1 0 0 0 0	0 0 1 1	control register ↓

To be connected to A_1, E, A_0
of 8255.

MOV DX, 303H } Initialization of
MOV AL, 83H } control Register.
OUT DX, AL }

MOV DX, 301H } Receive data from PB
IN AL, DX }

MOV DX, 300H } send data to PA.
OUT DX, AL }

MOV DX, 302H } Receive Data from PII
IN AL, DX
MOV CL, 4 }
ROL AL, CL }

MOV DX, 302H } Send Data to PCU
OUT DX, AL }

B B P_{C1} P_{C0}
0 0 0 0 1 0 1 0

P_{C7} P_{C6} P_{C5} P_{C4}

1 0 1 0 .

1. 8255 shown in the following figure is configured as follows.

Port A - I/P

Port B - O/P

and all the bits of Port-C has O/P.

i) Find the port address assigned to A, B, C and CR [control register]

ii) Find the control byte for the control Reg

iii) Program the ports to I/P Data from Port A and send it to Port B and Port C.


sol

Port - A \rightarrow I/P

B \rightarrow O/P

PCL \rightarrow O/P

PCU \rightarrow O/P



i)	$A_9\ A_8\ A_7\ A_6\ A_5\ A_4\ A_3\ A_2$	$A_1\ A_0$
$298H =$	1 0 1 0 0 1 1 0	0 0 Port A
$299H =$	1 0 1 0 0 1 1 0	0 1 Port B
$29AH =$	1 0 1 0 0 1 1 0	1 0 Port C
$29BH =$	$\underbrace{1 0}_{2}\ \underbrace{1 0 0}_{9}\ \underbrace{1 1 0}_{8}$	Control Reg.

ii) control byte

1	0	0	1	1	0	1	0	0
\downarrow	$\underbrace{\quad}_{8/0}$	$\underbrace{0}_{mode}$	$\underbrace{1}_{mode 0}$	\underbrace{PA}_{PDU}	\downarrow	\underbrace{mode}_{0}	\underbrace{port}_{B}	\underbrace{PDU}_{0}

$$= 90H .$$

iii)

$MOV DX, 29BH$
 $MOV AL, 90H$
 $OUT DX, AL$

} Initialization of Control Reg.

$MOV DX, 298H$ } ^{Read}
 $IN AL, DX$ } Receive data from port A

$MOV DX, 299H$ } send data to port B
 $OUT DX, AL$

$MOV DX, 29AH$ } send data to PC.
 $OUT DX, AL$

- a. Show the address decoding where Port-A of 8055 has an 8-bit address of 300H, and also write a program to toggle all bits of PA continuously with a delay. Use INT 16H to exit if there is a key pressed

so)

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
-------	-------	-------	-------	-------	-------	-------	-------

1	1	0	0	0	0	0	0
---	---	---	---	---	---	---	---

= 300H

1	1	0	0	0	0	0	1
---	---	---	---	---	---	---	---


= 301H

1	1	0	0	0	0	0	0
---	---	---	---	---	---	---	---

= 302H

1	1	0	0	0	0	0	1
---	---	---	---	---	---	---	---

= 303H



1	0	0	0	X	0	1	X	1	X
---	---	---	---	---	---	---	---	---	---

control word $\times \rightarrow \text{don't care}$

$$\begin{matrix} & \\ & 1 \\ P_A & = 80H \end{matrix}$$

AGAIN: MOV DX, 303H
MOV AL, 80H
OUT DX, AL } initialize control
 reg.

```

MOV DX, 300H } Bend AAH - AAH=1010 1010
MOV AL, AAH   }
OUT DX, AL    } to PA      Delay
                55H=0101 0101
CALL DELAY    } Delay.

```

MOV DX, 300H }
MOV AL, 55H } Send 55H to Port
OUT DX, AL
CALL DELAY

MOV AH, 01H } check if A is pressed
INT 16H }
JZ AGAIN. → Jump if Z=0

DELAY PROC

~~MEXT: MOV CX, OFFFH
DEC CX → 4
JNZ NEXT. → 7.
DELAY ENDP~~

Total delay

DELAY PROC

65536 = FFFF

MOV SI, FFFFH

L2: MOV CX, FFFFH

NEXT: DEC CX

JNZ NEXT

DEC SI

JNZ L2

DELAY ENDP.

1. Show the decoding circuit for 1255 if we want port A to have an address 68H using NAND gate inverters.


2. MicroP to monitor for a temperature of 100. If it is equal, it should be saved in Register BL, also send AAH TO Port B and 44H to port C. use the port addr of your choice.

3. If 91H is the control word, indicate which port is Z/P & which is O/P.


$$1: \quad 68H = \quad 1011000$$

<u>A₆</u>	<u>A₅</u>	<u>A₄</u>	<u>A₃</u>	<u>A₂</u>	<u>A₁</u>	<u>A₀</u>
1	0	1	: 1	0	0	0
1	0	1	1	0	0	1
1	0	1	1	0	1	0
1	0	1	1	0	1	1

P.T.O.



3. control word



Port A = ?/P

Port B = o/P

Port C upper = o/P

Port C lower = ?/P

2. Consider Port - A Address = 22H .

$$PA = 22H$$

$$PB = 23H$$

$$PC = 24H$$

$$PR = 25H$$

28/11/17 Memory cycle time and inserting ^{wait} wait states

- To access memory devices, CPU provides fixed amount of time, referred as memory cycle time.
- In 8088/86, memory cycle time takes 4-clock cycles
- 80286 through Pentium, the memory cycle time is 2-clock cycles.
- If memory is slow, and its access time doesn't match with the memory cycle time of CPU, extra time can be requested from the CPU to extend the memory cycle time.
- The extra time is called wait state

- i. Calculate the memory cycle time of a 20 MHz 80386 System with
- 0 wait state
 - 1 wait state
 - 2 wait state.

Sol For 80386 memory cycle time is 2-clock cycle

$$f = 20 \text{ MHz}$$

$$\text{clock period} = \frac{1}{f} = \frac{1}{20 \times 10^6} = 0.05 \times 10^{-6}$$

$$= 50 \times 10^{-9}$$

$$T = 50 \text{ ns}$$

Memory cycle-time wait memory cycle time
state with wait state

(a)

(b)

(a+b)

i) 0

$$\text{i)} 2 \times T = 2 \times 50 \text{ ns} \\ = 100 \text{ ns}$$

0 wait state 100 ns.

ii) 100 ns

$$1 \text{ wait state} = 150 \text{ ns.}$$

$$= 1 \times 50 \text{ ns} = 1 \times 50 \text{ ns}$$

$$= 50 \text{ ns}$$

iii) 100 ns

$$2 \text{ wait state} = 200 \text{ ns.}$$

$$2 \times T = 2 \times \frac{50 \text{ ns}}{2}$$

$$= 100 \text{ ns}$$

Q. A Bus bandwidth :-

It is rate of data transfer.

$$\text{Bus bandwidth} = \left[\frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width}$$

in Bytes

a. calculate the memory Bus-bandwidth for the following : if the bus speed is 20MHz

i) 80286 system with 0 wait state and 1 wait state (16-bit data bus)

ii) 386 system with 0 wait state and 1 wait state (32-bit data bus)

(b)

$$T = \frac{1}{f} = \frac{1}{20\text{MHz}} = 50\text{ns}$$

i) 80286 System, memo

memory cycle time is 2 clock cycle.

Bus width = 16 bytes = 2 bytes

Bus cycle time = Memory cycle time with wait state.

memory cycle time

ii) 0 wait state

$$\begin{aligned} \text{Bus cycle time} &= 2T + 0 \text{ wait state} \\ &= 2 \times T = 100\text{ns}. \end{aligned}$$

$$\therefore \text{Bus bandwidth} = \left[\frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in Bytes}$$

$$= \left[\frac{1}{100 \times 10^{-9}} \right] \times 2$$

\therefore

$$= 0.01 \times 10^9 \times 2 \text{ Bytes/sec.}$$

$$= 20 \times 10^6 = 20\text{MB/s}.$$

L wait state

$$\begin{aligned}\text{Bus cycle time} &= 2 \times T + 1 \text{ wait state} \\ &= 100 + 50 \\ &= 150 \text{ ns.}\end{aligned}$$

$$\begin{aligned}\text{Bus BW} &= \left[\frac{1}{150 \times 10^{-9}} \right] \times 2 \\ &= 6.66 \times 10^3 \times 2 \times 10^9 \\ &\therefore = 0.043 \times 10^6 \\ &= 13.3 \text{ MBps.}\end{aligned}$$

ii) 386 system

a) 0 wait state

$$\begin{aligned}\text{Bus bandwidth} &= \left[\frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in bytes} \\ &= \frac{1}{100 \text{ ns}} \times 4 \\ &= 40 \text{ MBps}\end{aligned}$$

b) 1 wait state

$$\begin{aligned}\text{Bus BW} &= \left[\frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in bytes} \\ &= \frac{1}{150 \text{ ns}} \times 4 \\ &= \frac{10^8}{15} \times 4 \\ &= 0.267 \times 10^8 \\ &= 26.7 \times 10^6 \text{ Bps} \\ &= 26.7 \text{ MBps}\end{aligned}$$

Microprocessor and Microcontrollers

Page 1

Sub Code: 15CS44

IV Sem CSE/ISE

MODULE - 04

Chapter 01: ARM Embedded Systems

Difference between Microprocessor & Microcontroller

* → Microprocessors has only CPU inside it. They don't have RAM, ROM and other peripheral on the chip. (Memory controller, Interrupt controller, Timer etc).

→ System designer has to add them externally to make them functional.

* → Microcontrollers has a CPU, in addition with a fixed amount of RAM, ROM and other peripherals, all embedded on a single chip.

* → Microcontrollers are designed for specific purpose/tasks. Specific means applications where the relationship of input and output is defined. Depending on its input, some processing needs to be done and output is delivered.

Ex: washing machine, remote control, microwave oven, cars, telephone, etc.

Since the applications are specific, they need small resources like RAM, ROM, I/O port etc and hence can be

Page(2)

embedded on a single chip. This in turn reduces the size and cost.

* Microprocessor find applications where tasks are unspecific like developing Software, games, photo editing, etc in a single system. They need high amount of resources like RAM, ROM, I/O port etc.

* Processing speed of microcontrollers is about 8 MHz to 80 MHz, but the speed of general purpose microprocessors is about 1 GHz, so it works much faster than microcontrollers.

* Microprocessors cannot be used stand alone. They need other peripherals like RAM, ROM, buffer, I/O port etc. and hence a system designed around a microprocessor is quite high costly.

* In microcontroller program memory and data memory are separate. In Microprocessor, program and data memory are stored in same memory module.

Difference between CISC & RISC

Page(3)


C I S C

R I S C

- | | |
|---|--|
| <ul style="list-style-type: none">→ Complex Instructional Set comput.→ Large number of Complex instructions.→ Instructions are of Variable number of bytes→ Instructions take Varying amounts of time for execution→ Large number of Addressing modes, provides flexibility in choosing various ways of performing the data transfer, arithmetic and other operations→ Small amount of Cache and very few registers. | <ul style="list-style-type: none">→ Reduced Instruction set computer→ Small number of instructions.→ Instructions are of fixed number of bytes→ Instructions take fixed amount of time for execution→ less number of Addressing modes, provides no flexibility in choosing the many different ways of performing the data transfer, arithmetic and other operations→ Large cache and large number of registers. |
|---|--|


Page

Emphasis on hardware ie, relies more on hardware for instruction functionality.
∴ CISC instructions are more complicated



Page 4

Emphasis on software ie, provide greater flexibility and intelligence in software rather than hardware. As a result RISC design places ~~more~~ greater demands on the compiler.



RISC Design philosophy

RISC philosophy is implemented with four major design rules:

- 1) Instructions: RISC processors have reduced number of instructions: These classes provide simple operations that can each execute in a single cycle.
→ Compiler synthesizes complicated operations by combining several simple instructions.
- 2) Pipeling: The processing of instructions is broken down into smaller units that can be executed in parallel by pipelines.

- ③ Registers: RISC machines have a large general purpose register set. Any register can contain either data or an address.
 → CISC processors have dedicated registers for specific purposes
- ④ Load-store architecture: the processor operates on data held in registers. Separate load and store instructions transfer data between the register bank and external memory.
 This separates memory access from data processing, because memory access is costly

ARM Design philosophy:

~~Instruction set for Embedded Systems:~~

~~ARM~~

There are a number of physical features that have driven the ARM processor design:

- ↳ Low power consumption
- ↳ Limited memory: high code density
- ↳ simple Hardware Execution Unit

ARM core is not a pure RISC architecture because of the constraints of its primary application - the embedded system.

Instruction Set for Embedded System:

The ARM instruction set differ from the pure RISC definition in several ways. This makes the ARM suitable for embedded applications.

↳ Variable cycle Execution for certain instructions: Not every ARM instruction executes in a single cycle.

↳ More complex instruction: This expands the capability of many instructions to improve the core performance and code density.

↳ Thumb 16-bit instruction set

Second 16 bit instruction set called thumb, that permits the ARM core to execute either 16 or 32 bit instructions. The 16-bit instructions improve the code density by 30%.

↳ Conditional Execution: Improves performance and code density by reducing branch.

↳ Enhanced instructions - The enhanced Digital Signal Processor (DSP) were added to the standard ARM instruction set to support 16x16 bit multiplier operations.

Embedded System Hardware

Embedded Systems can control many different devices from small sensors to real time control systems.


Following fig shows a typical embedded device based on an ARM core.

- * Each box represents a feature or function. The lines connecting the boxes are the buses carrying data.

We can separate the device into four main components

- ARM processor: controls the embedded device
- Controllers: coordinate important functional blocks (eg interrupt and memory controller)
- Peripherals: USB, LCD, etc.
- Bus: is used to communicate between different parts of the device.

Sandeep Kumar
Dept. of CSE
Cambridge



ARM Bus Technology :

- ↳ Embedded system uses different bus technologies than those designed for x86 PC
- Embedded device use an on chip bus
- Core is a master who initiates data transfer
- ↳ A bus has two architecture levels
 - * Physical level that covers the electrical characteristics and bus width (16, 32 or 64 bits)
 - * Second level deals with protocol - the logical rules governing the communication between processor and peripheral.

AMBA Bus protocol :

AMBA (Advanced Microcontroller Bus Architecture)

- ↳ 1996, it's introduced and widely adopted as the on chip bus architecture for ARM processors.

↳ The first AMBA buses introduced were

- * ASB : ARM System bus and
- * APB : ARM peripheral bus.

↳ Later, ARM introduced another bus design

- * AHB : ARM High performance bus

Using AMBA

- ↳ peripheral designer can reuse the same design on multiple projects (with different processor Architecture)
- ↳ Plug and play.

AHB provides higher data throughput than ASB. Because

- * It uses a centralized multiplexed bus scheme.
- * This change allows the AHB bus to run at higher clock speed.
- * It is 64/128 bit width

MEMORY :

- An Embedded System has to have some form of memory to store and execute code.
- we have to consider the price, performance and power consumption of the memory.
- Specific memory characteristics hierarchy, widths type

Hierarchy:

Following fig shows the memory trade-off

L Cache: used to speed up data transfer between core and Main Memory


- located near the ARM core.
- Provides an overall increase in performance but with a loss of predictable execution time.

Types:

DRAM - The most commonly used RAM for devices.

- Need to have its storage cells refreshed and given a new electrode charge every few milliseconds.

SRAM: faster than DRAM



Width: The memory width is the number of bits the memory return on each access.
 → Typically 8/16/32 or 64 bits.

Peripherals:

Embedded system that interact with the outside world need some form of peripheral device

↳ Peripherals range from a simple serial communication device to a more complex 802.11 wireless device.

- * Controllers are specialized peripherals that implement higher level of functionality within an embedded system.
- * Two important types of Controller are
 - 1) Memory controller
 - 2) Interrupt controller

Memory controllers:

Connect different types of memory to the processor bus.

- On power-up a memory controller is configured in hardware to allow certain memory device to be active. These memory devices allow the initialization code to be executed.
- Some memory devices must be set up by software.

Interrupt Controller:

- When a peripheral or device requires attention, it seize an interrupt to the processor.
- An interrupt controller provides a programmable governing policy.
- There are two types of interrupt controller available for the ARM processor
 - 1) Standard interrupt controller
 - ↳ Sends an interrupt signal: Can be programmed to ignore or mask an individual device.
 - ↳ Its interrupt handler determines which device requires service.
 - 2) Vector Interrupt controller (VIC)
 - ↳ Associate a "priority" and a "handler address" to each interrupt.
 - ↳ ~~Depending on its size~~

Embedded System software:

- An embedded system needs software to drive it.
 - There are four typical software components required to control an embedded device.
 - Initialization code
 - Operating System (OS)
 - Device drivers
 - Application
-
- ```

graph TD
 Application[Application] --- OS[Operating system]
 Initialization[Initialization] --- Application
 Initialization --- OS
 Initialization --- DD[Device drivers]
 DD --- HW[Hardware]

```

### i) Initialization or Boot code:

- takes the processor from the reset state to state where the OS can run.
- It usually configures the memory controller and initializes some devices.
- Handles a number of administrative tasks prior to handing control over an operating system:
  - Three different tasks
    - \* Initial hardware configuration
    - \* Diagnostic — Fault identification & isolation.
    - \* Booting — Loading OS image

## 2) Operating System (OS)

- ↳ OS organizes the system resources
  - \* peripherals
  - \* memory
  - \* processing time

↳ So that these resources can be efficiently used by <sup>different</sup> applications.

The main OS ARM supports is RT

- ↳ RTOS
- ↳ platform OS

## 3) Applications

↳ OS schedules applications

↳ ARM processors are found in the applications include networking, automotive, mobile devices, cameras, etc.

Chapter 1 : ARM Embedded Systems.

Question Bank


- 1) Explain the difference between microprocessor and microcontroller
- 2) Explain the difference between CISC and RISC processors.
- 3) Explain the design rules on which RISC philosophy is implemented.

- Q) Explain the ARM Design philosophy  
 (Physical features that have driven the ARM processor design)
- Q) Explain the embedded system hardware based on a ARM core with a neat diagram  
 OR
- ~~Q) Explain the following words ARM System design~~
- i) ARM bus Technology
  - ii) AMBA Bus protocol
  - iii) MMU/Memory controller
  - iv) Memory controller
  - v) Interrupt controller
- ~~Q) Explain Embedded System Software  
 (Initialization code, operating system and applications)~~

SANDEEP KUMAR  
 DEPT. OF CSE  
 CAMBRIDGE IT

## ARM PROCESSOR Fundamentals

ARM Core dataflow model :



- Fig shows the components that make up an ARM core.
- A programmer can think of an ARM core as functional units connected by data buses.
- Boxes represent either an operation unit or storage area.
- Data enters the processor core through data bus.
- Data may be an instruction to execute or a data item.
- The ARM processor uses load-store architecture.
- Load instructions copy data from memory to registers in the core.
- Store instructions copy data from registers to memory.
- There are no data processing instructions that directly manipulate data in memory.
- Data processing is carried out only in registers.

Page 19

The operational units are

1) Register file :

- ↳ A storage bank made up of 32-bit registers
- ↳ Since the ARM core is a 32-bit processor, most instructions treat the registers as holding signed or unsigned 32-bit values.

2) Sign extended hardware :

- ↳ It converts signed 8-bit and 16-bit numbers to 32-bit values as they are read from memory and placed in a register.

3) ARM instructions :

- ↳ Typical have two source registers Rn and Rm and a single destination register Rd.
- ↳ Source operands are read from the registers file using the internal buses A and B respectively. The result in Rd is written back to register file using result bus.

Page 20

2) The ALU (Arithmetic and logic unit)  
or MAC (Multiply accumulate unit):

- ↳ takes the register values  $R_n$  and  $R_m$  from the A and B buses and compute a result.
- ↳ Data processing instructions write the result in  $R_d$  directly to the register file.
- ↳ Load and store instructions use the ALU to generate an address to be held in the address register and broadcast on the address bus.

5) Barrel shifter:

The register  $R_m$  can be preprocessed in the barrel shifter before it enters the ALU. Together the barrel shifter and ALU can calculate the wide range of Expressions and addresses.

6) Incrementer:

↳ For load and store instructions the incrementer updates the address register before the core reads or writes the next register value from or to the next sequential memory location.

## Features of ARM Processor

Page 21

- ↳ ARM is a 32 bit architecture
- ↳ when used in relation to the ARM
  - Byte means 8 bits
  - Halfword means 16 bits (two bytes)
  - Word means 32 bits (four bytes)
- ↳ Most ARMs implement two instruction sets
  - 32 bit ARM instruction set
  - 16 bit Thumb instruction set

ARM has seven basic operating modes

- 1) - User: Unprivileged mode under which most tasks run
- 2) - FIQ (Fast Interrupt request): Entered when a high priority interrupt is raised.
- 3) - IRQ (Interrupt Request): Entered when low priority interrupt is raised.
- 4) - Supervisor: Entered on reset and when a software interrupt instruction is executed.

*Page 22*  
5) Abort: Used to access memory access violations

6) Undef: Used to handle undefined instructions.

7) System: Privileged mode using the same registers as user mode.

↳ ARM has three operand instruction:  
Two source operand registers and one result register.

## Registers of ARM processor

ARM has 37 registers, all 32-bits long.

There are upto 18 active registers:

↳ 16 data registers ( $r_0 - r_{15}$ )

↳ CPSR (Current program status Reg)

↳ SPSR (Saved program status Register)

Three registers  $r_{13}, r_{14}, r_{15}$  are assigned a particular task

$r_{13}$  — Stack pointer — store the address of the top of the stack

$r_{14}$  - Link register - Store the return address whenever it calls a subroutine.

$r_{15}$  - Program counter - Contain the address of next instruction to be fetched by the processor.

$r_{13}$ ,  $r_{14}$ , and  $r_{15}$  can also be used as general purpose registers.

|             |
|-------------|
| $r_0$       |
| $r_1$       |
| $r_2$       |
| $r_3$       |
| $r_4$       |
| $r_5$       |
| $r_6$       |
| $r_7$       |
| $r_8$       |
| $r_9$       |
| $r_{10}$    |
| $r_{11}$    |
| $A_{12}$    |
| $r_{13}$ SP |
| $r_{14}$ LR |
| $r_{15}$ PC |


|      |
|------|
| CSPr |
|      |

SANDEEP KUMAR  
DEPT. OF CSE  
CAMBRIDGE IT

Registers available in user mode  
[notes4free.in](http://notes4free.in)

## Current Program Status Register (CPSR)

- dedicated 32 bit register resides in the register file



CPSR has four fields.

Flags, Status, Extension, Control.

Conditional Code flags:

C (Carry flag): To indicate the ALU operation generated the carry.

V (Overflow): To indicate the ALU operation overflowed.

Z (Zero flag): To indicate the zero result from ALU.

N (Negative): To indicate the negative result from ALU.

Interrupt disable bit

I = 1: Disable IRQ (Interrupt Request)  
 F = 1: Disable FIQ (Fast Interrupt)

$T$ -bit  $T=0$ : Processor in ARM state  
 $T=1$ : Processor in Thumb state

Mode bits : Specify the processor mode

SS

## Bank Registers:


- Following fig shows all 37 registers in the register file
  - of those, 20 registers are hidden from a program at different times. These registers are called banked registers.
  - they are available only when the processor is in a particular mode
- For example: Abort mode has registers  $\text{R13\_ab}$ ,  $\text{R14\_abt}$  and  $\text{SPSR\_abt}$ .

→ Every processor mode except user mode can change mode by writing directly to the mode bits of the CPSR.

→ All processor modes except system mode have a set of associated banked registers that are a subset of main 16 registers.

- If you change the processor mode, the banked registers form the new mode will replace ~~the~~ an existing register.  
(maps one to one to user mode register)

Example - When the processor is in the Interrupt request mode, the instructions you execute still access registers R<sub>13</sub> and R<sub>14</sub>. However, these registers are the banked registers R<sub>13</sub>-irq and R<sub>14</sub>-irq. User mode registers R<sub>13</sub> and R<sub>14</sub> not affected.



| CSPP |
|------|
| -    |

SPSR-fiq

SPSR-irq

SPSR-SVC

SPSR-UNDY

SPSR-ABT

Register Bank.

PIPELINE

- ↳ ARM uses a pipeline in order to increase the speed of the flow of instructions to the processor.
- ↳ Allows several operations to be undertaken simultaneously, rather than serially.


Following fig shows the three stage pipeline



- Fetch loads an instruction from memory
- Decode identifies the instruction to be executed.
- Execute processes the instruction and writes the result back to a register

Following fig shows the pipeline using a simple example.

- It shows the three instructions (ADD, SUB & CMP) being fetched, decoded and executed by the processor



In cycle 1, core fetches ADD instruction from memory

In cycle 2, the core fetches the SUB instruction and decodes the ADD instruction

In cycle 3, ADD instruction is executed, the SUB instruction is decoded, and the CMP instruction is fetched.

This procedure is called filling the pipeline

Q.

(SOURCE DIGNOTES)

## Exceptions, Interrupts, AND the Vector Table

- When an exception or interrupt occurs, the processor sets the PC to a specific memory address. The address is a special address range called the **vector table**.
- The entries in the vector table are instructions that branch to specific routines (Interrupt Service Routine) designed to handle interrupt.
- The memory map address 0x0000 0000 is reserved for the vector table.
- When an exception or interrupt occurs, the processor suspends normal execution and starts decoding instructions from the exception vector table.
- Each vector table entry contains the form of branch instructions pointing to the start of a specific routine.
- When an exception occurs, the ARM copier CPSR into SPSR - mode
  - Sets appropriate CPSR bits
    - Change ARM state
    - Change to Exception mode

- Disable interrupts Page 30  
→ Store the return address in  
link register

→ Set PC to Vector address  
(i.e. Subroutine address)

To Return, exception handler needs to  
1) Return, exception from SPSR  
↳ Restore CPSR from SPSR  
↳ Restore PC from Link register

|             |                       |
|-------------|-----------------------|
| 001C        | FIQ                   |
| 0018        | IRQ                   |
| 0014        | (Reserved)            |
| 0010        | Data Abort            |
| 000C        | Prefetch Abort        |
| 0008        | Software interrupt    |
| 0004        | Undefined instruction |
| 0x0000 0000 | Reset                 |

Source: DIGITAL VECTORS TABLE

Reset Vector: location of the first instruction  
executed by the processor  
when power is ON.


- Undefined instruction Vector : is used when the processor cannot decode an instruction.
- Software interrupt Vector is called when you execute a SWI instruction. The SWI instruction is frequently used as the mechanism to invoke an operating system routine.
- Prefetch Abort Vector occurs when the processor attempts to fetch an instruction from an address without the correct access permissions.
- Data Abort Vector is raised when an instruction attempts to access data memory without the correct access permissions.
- Interrupt Request Vector (IRV) is used by external hardware to interrupt the normal execution flow of the processor.
- Fast Interrupt request vector is similar to the interrupt request but it is reserved for hardware requiring fast response times.

## Core Extensions Of ARM


- There are three hardware extensions around core, placed next to the ARM Core.
- They improve performance, manage resources, and provide extra functionality.
- Three hardware extensions are
  - ↳ 1) Cache and tightly coupled Memory
  - ↳ 2) Memory management
  - ↳ 3) Co processor interface.
- 1) Cache and tightly coupled Memory:
  - Cache is a block of fast memory placed between main memory and the core.
  - With a cache the processor core can run for the majority of the time without having to wait for data from slow external memory.
  - Most ARM based embedded system uses a single level cache internal to the processor.

→ ARM has two forms of cache;

→ First type combines both data and instruction into a unified cache shown in the following fig.



→ Second type, has separate caches for data and instruction shown in the fig.



## 2) Memory Management:

- Embedded Systems use multiple memory devices
- It is necessary to organize these devices and protect the system from applications trying to make inappropriate access to hardware
- This is achieved with the assistance of memory management devices/hardware
- ARM core has three types of memory management hardware
  - No extension providing no protection
  - Memory protection unit providing limited protection
  - Memory management unit providing full protection.

## 3) Coprocessors:

- A coprocessor extends the processing features of a core by extending the instruction set or providing configuration registers.
- More than one provider can be added via the co-processor interface

- The coprocessor can be accessed through a group of dedicated ARM instructions that provide load-store type interface.
- The coprocessor can also extend the instruction set by providing a specialized group of new instructions.

## Chapter 2 : Question Bank

- 1) Explain with a neat diagram, ARM core data flow model
- 2) Explain the seven basic operating modes of ARM.
- 3) Explain with a neat diagram, Registers of ARM processor.
- 4) Explain Current-Program Status Register (CPSR) of ARM / Explain Conditional code flags.
- 5) Explain with neat diagrams, the Register Bank of ARM core
- 6) Explain the pipeline execution of ARM instructions with an example.
- 7) Draw <sup>explain</sup> the Interrupt Vector Table of ARM core and also explain the steps taken by the ARM core when an exception/Interrupt occurs.
- 8) Explain the Core extensions of ARM with diagrams.

Data processing instructionsARM Instruction set

- MOVE Instructions
- Arithmetic Instructions
- Comparison Instructions
- Logical Instructions
- Multiply Instructions

Conditional Execution

- ARM instruction can be made to execute conditionally by post fixing them with the appropriate conditional code prefix
- This improves code density and performance by reducing the no of forward instructions.

exADD  $t_0, t_1, t_2 ; t_0 = t_1 + t_2$ 

Same ex can be written as

ADDEQ,  $t_0, t_1, t_2 ; \text{ if } Z=1, \text{ then perform } t_0 = t_1 + t_2$ 

The following table shows the possible conditional codes with postfix

| Postfix     | Description             | Flag tested  |
|-------------|-------------------------|--------------|
| EQ          | Equal                   | $Z=1$        |
| NE          | NOT Equal               | $Z=0$        |
| CS/HS (CMP) | Unsigned Higher or Same | $C=1$        |
| CC/LQ       | Unsigned lower          | $C=0$        |
| MT          | Minus                   | $N=1$        |
| PL          | positive or zero        | $N=0$        |
| VS          | Overflow                | $V=1$        |
| VC          | No-overflow             | $V=0$        |
| HJ          | Unsigned Higher         | $C=1 \& Z=0$ |
| LS          | Unsigned lower or same  | $C=0 \& Z=1$ |
| GE          | Greater or equal        | $N=V$        |
| LT          | Less than               | $N \neq V$   |

GT

Greater than

$Z=0 \& N=v$

LE

Less than or equal

$Z=1 \text{ or } N \neq v$

### Note

→ By default data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S" postfix.

→ But, By default CMP instruction will affect the flag after the execution.

Ex ADD  $t_5, t_6, t_{10}$ ;  $t_5 = t_6 + t_{10}$   
do not affect the flag after the execution.

ADD S  $t_5, t_6, t_{10}$ ;  $t_5 = t_6 + t_{10}$   
Do affect the flag after the execution.

### MOVE Instruction

MOV  
MVN

Syntax :- <Mnemonic> {<condition>} {S}.R<sub>d</sub>, N

N → is either a register or an immediate data

Ex

(i) MOV R<sub>5</sub>, R<sub>8</sub>;  $R_5 \leftarrow R_8$

(ii) MOV R<sub>5</sub>, #23;  $R_5 \leftarrow \#23$ .

MOV :- Move a 32-bit data into a register.

MVN :- Move a NOT 32 bit value into a Register

(iii) MVN R<sub>5</sub> #23;  $23 = 10111$

$23 \rightarrow 000000000000000000000000000010111$

1's comp 23 → 11111111111111111111111111111111 E 8  
F F F F F F

$R_5 \leftarrow 0xFFFFFFF8$


## Barrel Shifter

The ARM does not have actual shift instruction. Instead it has a barrel shifter which provides a mechanism to carry out shifts as part of other instructions.

Data processing instructions are processed within ALU.

ARM processor shifts the 32-bit binary pattern in one of the source registers left or right by a specific no of positions before it enters ALU.

This shift increases power & flexibility of many data processing operations.



e.g.- MOV Rd, RN, N [without barrel shift]

MOV Rd, RN LSL#N [with barrel shift]

Before execution

$$R_7 = 5$$


$$R_8 = 8$$

After execution : R8 = 8


$$R_7 = 5 \times 4 = 32$$

The following shift & Rotate Instructions support wld in  
Barrel shifter (DIGNOTES)


- 1) LSL : Logical shift left [multiply the power of two]



o) LSR :- Logical shift right [Divides the number by powers of two]



3. Arithmetic shift Right : ASR [Divide by powers of 2]  
It reserves sign bit.



4. Rotate right :- ROR

Similar to ASR but LSB is shifted to MSB



CAMBRIDGE  
INSTITUTE OF TECHNOLOGY

(SOURCE DIGINOTES)

Arithmetic Instructions

Syntax : < Mnemonic > {< Condition >} { s } . Rd , Rn , N

N → can be an immediate data, Register or barrel shifted reg. data

| Mnemonic | Description                                  | Operation                            |
|----------|----------------------------------------------|--------------------------------------|
| ADD      | Add two 32-bit vertices                      | $R_d = R_N + N$                      |
| ADC      | Add two 32-bit values with carry flag        | $R_d = R_N + N + \text{carry flag}$  |
| SUB      | Subtract two 32-bit value                    | $R_d = R_N - N$                      |
| SBC      | Subtract with carry two 32-bit value         | $R_d = R_N - N - \text{carry flag}$  |
| RSB      | Reverse Subtract two 32-bit value            | $R_d = N - R_N$                      |
| RSC      | Reverse subtract with carry two 32-bit value | $R_d = N - R_N - \text{carry flag.}$ |

N → can be an immediate data, Register, or a barrel shifted data.

Ex

i) ADD  $r_1, r_4, r_5$ ;  $r_1 = r_4 + r_5$  } Flags are not updated

ii) ADDEQ  $r_1, r_4, r_5$ ; if  $r_4 = r_5$ , ie  $Z=1$  } updated  
 $r_1 = r_4 + r_5$

iii) ADDS  $r_1, r_4, r_5$ ;  $r_1 = r_4 + r_5$ ; conditional flags are updated.

iv) SUB  $r_1, r_4, r_5$ ;  $r_1 = r_4 - r_5$

v) SBC  $r_1, r_4, r_5$ ;  $r_1 = r_4 - r_5 - \text{carry flag}$ .

vi) RSB  $r_1, r_4, r_5$  //  $r_1 = r_5 - r_4$

vii) RSC  $r_1, r_4, r_5$  //  $r_1 = r_5 - r_4 - \text{carry flag.}$

### 8. PRE [Before Execution]

$$: t_0 = 0x00000000$$

$$t_1 = 0x0000\ 0002,$$

$$t_2 = 0x0000\ 0001.$$

SUB  $t_0, t_1, t_2$ .

$$\therefore t_0 = t_1 - t_2$$

### Post POST [After Execution]

$$: t_0 = 0x0000\ 0001$$

$$t_1 = 0x0000\ 0002$$

$$t_2 = 0x0000\ 0001$$

Flags are not updated

9. PRE  $t_1 = 0x0000\ 0001$

SUBS  $t_1, t_1, \#1$

$$t_1 = t_1 - 1$$

$$t_1 = 0x0000\ 0001$$

$$1 = 0x0000\ 0001$$

$$\underline{Post\ t_1 = 0x0000\ 0000}$$

} flags are modified

flags. Z = 1, C = 0, N = 0, V = 0.

Using Barrel shifter with ~~shifter~~ Arithmetic Instruction

$$PRE: t_0 = 0x0000\ 0000$$

$$t_1 = 0x0000\ 0005.$$

ADD  $t_0, t_1, (t_1), LSL\ \#1$

Logical shift left by  $t_1$  by 1

Barrel shifted data.

$$t_1 = 0x0000\ 0005$$

$$t_1 = 0\ 0\ 0\ 0\ 0\ 0\ 0\ 1$$

$$\therefore t_1, LSL\ \#1 = 0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 0\ 0$$

$$\therefore r_0 = r_1 + r_2, LSL \# 1$$

$$\begin{array}{r} 1010 = r_1, LSL \# 1 \\ 0101 = r_2 \\ \hline 1111 \\ F \end{array}$$

$$\therefore r_0 = 0x0000\ 000F$$

2.  $r_1 = 0x0000\ 0008$   
 $r_2 = 0x0000\ 0043$

ADD  $r_0, r_1, r_2, LSL \# 2$ .

i)  $\oplus r_2 LSL \# 2$ .

$$\begin{array}{r} r_1 = 0000\ 0100\ 00101 \\ \oplus 0000\ 0010\ 00010 \\ \hline 0000\ 0110\ 00101 \\ \oplus 0000\ 0000\ 00000 \\ \hline 0000\ 0110\ 00101 \end{array}$$

$$\begin{array}{r} r_2 = \dots \ 0 \ 4 \ 3 \\ 0000\ 0100\ 0011 \\ 0000\ 1000\ 0100 \end{array}$$

$$R_0, r_2 = 0000\ 0000 + 100 \text{ after 2 shift} \\ 1. \ 0 \ C.$$

$$\therefore r_2 = 0x0000\ 010C$$

$$r_0 = r_1 + r_2, LSL \# 2$$

$$r_1 = 0x0000\ 0008$$

$$r_2, LSL \# 2 = \frac{0x0000\ 010C}{0x00\ 0001\ 11}$$

$$\therefore r_0 = \underline{\underline{0x0000\ 0114}}$$

$$3. \quad r_4 = 0x0000\ 0431$$

$$r_5 = 0x0000\ 0290$$

SUB  $r_2, r_4, r_5, LSR \# 2$

i)  $r_5, LSR \# 2$ .

$$\oplus r_5 = \dots \ 0\ 2\ 9\ 0.$$

$$\begin{array}{r}
 0000\ 0010\ 1001\ 0000 \\
 \underline{\oplus 000\ 0000\ 1010\ 0100} \\
 0\ 0\ A\ 4.
 \end{array}$$

$$r_5 = 0x0000\ 00A4.$$

$$\therefore r_2 = r_4 - r_5, LSR \# 2$$

$$\begin{array}{r}
 0x0000\ 0431 \\
 \underline{- 0x0000\ 00A4} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 0100\ 0001\ 0000\ 01 \\
 \underline{- 00001010\ 0100} \\
 \hline
 0101\ 1001\ 1100 \\
 \hline
 5\ 9\ D.
 \end{array}$$

$$r_2 = \underline{\underline{0x0000\ 059D}}$$

X

$$Ans = 38D$$

101s/11

Logical Instructions.  $\nearrow$  flag updation

Syntax :- <Mnemonic> {<condition>} {s} . Rd , Rn , N

N  $\rightarrow$  can be immediate data, or a barrel shifted data.  
description.

|     |                                          | Operation              |
|-----|------------------------------------------|------------------------|
| AND | logical bitwise AND of two 32-bit values | Rd = Rn Bitwise AND. N |
| ORR | logical bitwise OR of two 32-bit values  | Rd = Rn Bitwise N OR   |
| EOR | logical bitwise XOR of two 32-bit values | Rd = Rn Bitwise N XOR  |

BIC logical bit clear.  
(AND NOT)

$R_d = R_N \text{ AND NOT } R_T$

Right to

Left - propagate

Ex 1.

PREF:  $r_3 = 0x0000 0000$

$r_4 = 0x1020 3040$

$r_5 = 0x0307 0509$

ORR  $r_3, r_4, r_5$  //  $r_3 = r_4$  Bitwise  $r_5$ .

AND  
OR

& flags are not updated.

$r_4 = 0000 0000 0010 0000$      $0011 0000 0100 0000$   
 $r_5 = 0000 0011 0000 0111$      $0000 0101 0000 1001$   
 $\underline{\underline{0001 0011 0010 0111}}$      $\underline{\underline{0011 0101 0100 1001}}$   
1    3    2    7              3    5    4    9.

$\therefore r_3 = 0x1327 3549.$

Ex 2.

PREF:  $r_3 = 0x0000 0000$

$r_4 = 0x1020 3040$

$r_5 = 0x0307 0509.$

ANDS  $r_3, r_4, r_5$  //  $r_3 = r_4$  Bitwise  $r_5$ .

AND

updated.

$r_3 = 0x0000 0000$

$Z = 1, C = 0, V = 0, S = 0$

Ex 3

PREF:  $r_3 = 0x0000 0000$

$r_4 = 0x1020 3040$

$r_5 = 0x0307 0509.$

BIC  $r_3, r_4, r_5$  //  $r_3 = r_4$  AND [NOT  $r_5$ ]

notes4free.in

$$t_5 = 8$$

0000 0011 0000 0111 0000 0101 0000 100  
NOT t<sub>5</sub> = 111 1100 1111 1000 1111 1010 1111 0110  
t<sub>4</sub> AND t<sub>5</sub> = 0001 0000 0010 0000 0011 0000 0100 0000  
0001 0000, 0010, 0000, 0011, 0000, 0100, 0000  
1 0 2 0 3 0 4 0

$$t_3 = 0x10203040$$

4.  $t_1 = 0b1011$  } binary  
 $t_2 = 0b0110$  } value

$$EOR \ t_0, t_1, t_2 // t_0 = t_1 \ XOR \ t_2$$

$$\begin{array}{r} t_1 = 1011 \\ t_2 = 0110 \\ \hline t_0 = 1101 \end{array}$$

5.  $t_4 = 0x0001 \ 4538$ .  
 $t_5 = 0x0002 \ 3409$

$$AND \ t_0, t_4, t_5, LSL\#1$$

$$\begin{array}{r} t_5 = 0000 0010 0011 0100 0000 1001 \\ \downarrow \downarrow \\ t_5, LSL\#1 : 0000 0100 0110 1000 0001 0010 \\ t_4 : 0000 0001 0100 0101 0011 1000 \\ \hline AND : 0000 0000 0100 0000 0001 0000 \end{array}$$

$$\therefore t_0 = 0x00004010$$

$$AND \ t_0 = t_4 \ AND \ t_5 LSL\#1$$

## Comparison Instructions

Syntax : < Mnemonic > {< condition >} . Rn , N

- N : Immediate data or a register or a barrel shifted data
- By default flags are updated, S postfix not applicable // ~~as~~

|                           | Conclusion                                            | Operation      |
|---------------------------|-------------------------------------------------------|----------------|
| CMP                       | Rn = N Result not written but flags are updated       | Rn - N         |
| CMN<br>(compare negative) |                                                       | Rn + N         |
| TEQ                       | Rn = Bitwise Result not written but flags are updated | Rn . OR        |
| TST                       |                                                       | Rn Bitwise AND |

Ex

$$r_1 = 0x5$$

$$r_4 = 0x5$$

CMP r1, r4 // r1 - r4

$$0x5 - 0x5 \quad Z=1$$

12/5/17

## Multiply Instructions

- multiply the contents of a pair of registers and accumulate the result in another register.
- The long multiply accumulate the result in a pair of registers representing a 64-bit value.
- The final result is placed in a destination register or a pair of registers.

1) Small multiply [32-bit product]

Syntax :- MUL {< condition >} {S} Rd, Rm, Rs

MLA {< condition >} {S} - Rd, Rm, Rs, Rn

|     | Description              | Operation                    |
|-----|--------------------------|------------------------------|
| MUL | multiply.                | $R_d = R_m \times R_s$       |
| MLA | multiply and accumulate. | $R_d = R_m \times R_s + R_n$ |

Ex: PRE  $\cdot r_1 = 0x0000\ 0008$   
 $r_4 = 0x0000\ 0003$   
 $MUL \cdot r_5 r_1 r_4 // r_5 = r_1 \times r_4$ .

$$8 \times 3 = (24)_{10}$$

$$\begin{array}{r} 16 \longdiv{24} \\ \quad 1 \\ \hline \end{array} \quad 8$$

$$r_1 = 0x0000\ 0008$$

$$r_4 = 0x0000\ 0003$$

$$\therefore r_5 0x0000\ 0018$$

$$\begin{array}{r} 2 \longdiv{2} \\ \quad 1 \\ \hline \end{array} \quad , \quad ,$$

## 2. Long multiply [64-bit product]

i) Syntax: UMULL

UMULL {<condition>} {S} {RdLO, RdHI, Rm, Rs}  
 Unsigned Long

ii) UMLAL {<condition>} {S} {RdLO, RdHI, Rm, Rs}

| <u>Ex</u> | Description                | Operation                                                    |
|-----------|----------------------------|--------------------------------------------------------------|
| UMULL     | long multiply              | $(R_{dHI}, R_{dLO}) = R_m \times R_s$                        |
| UMLAL     | long multiply & accumulate | $(R_{dHI}, R_{dLO}) = (R_m \times R_s) + (R_{dHI}, R_{dLO})$ |

Ex  $r_1 = 0x0000\ 0000$   
PRE:  $r_4 = 0x0000\ 0001$   
 $r_5 = 0x0000\ 0003$   
 $r_6 = 0x0000\ 0002$

UMULL  $r_1, r_4, r_5, r_6$ .  
 $\begin{array}{c} \uparrow \quad \uparrow \quad \downarrow \\ R_{dL0} \quad R_{dH1} \quad R_m \end{array}$   $R_s$ .

$$(R_{dH1}, R_{dL0}) = (R_m \times R_s)$$

$$(r_4, r_1) = (r_5 \times r_6)$$

POST:  $\therefore r_4 = 0x0000\ 0000$  } 64-bit product  
 $r_1 = 0x0000\ 0006$   
 $r_5 = 0x0000\ 0003$   
 $r_6 = 0x0000\ 0002$

## B BRANCH INSTRUCTION

It changes the flow of Execution (or) used to call a subroutine.

→ subroutine is not called using call instruction in microcontroller.

### Syntax

i)  $B\{cond\} \{label\}$

(ii)  $BL\{cond\} \{label\}$

(iii)  $BX\{cond\} \cdot R_m$ .

iv)  $BLX\{cond\} \{label/R_m\}$

| Mnemonic | Description                                 | Operation                                                      |
|----------|---------------------------------------------|----------------------------------------------------------------|
| B        | Branch                                      | $PC = Label$                                                   |
| BL       | Branch with link [used for subroutine call] | $PC = Label$<br>$L = address of the next instruction after BL$ |

|     |                            |                                                                                     |
|-----|----------------------------|-------------------------------------------------------------------------------------|
| BX  | Branch with Exchange       | PC = Rm.                                                                            |
| BLX | Branch Exchange with Link. | PC = Rm<br>LR = address of the next ins "after BLX<br>ie LR = PC<br>PC = Rm / label |

Ex :- B SKIP ← Label  
 ADD r<sub>0</sub>, r<sub>2</sub>, r<sub>3</sub>. } Forward jump [Branch]  
 SUB r<sub>3</sub>, r<sub>0</sub>, #3 } Skip 2 ins.  
 SKIP: ADC r<sub>4</sub>, r<sub>5</sub>, #1

Ex BL DELAY ← subroutine name

DELAY }  
 MOV PC LR .

### LOAD STORE Instruction.

LOAD :- Memory to Processor register


STORE :- Processor register to Memory

We can move

Byte - 1 Byte (8-bits)

Halfword - 2 Bytes (16-bits)

Word - 4 Bytes (32-bits)



## LOAD OPERATION

Syntax LDR | LDRH | LDRB | LDRSB | LDRSH . Rd, addressing  
 word      ↓      ↓      ↓      ↓  
 word      Half word      Byte      signed Byte      signed Half word.

|       | Description                           | Operation                                                            |
|-------|---------------------------------------|----------------------------------------------------------------------|
| LDR   | load word into a register             | $R_d \leftarrow \text{mem } 32[\text{addr}]$                         |
| LDRH  | load half word into a register        | $R_d \leftarrow \text{mem } 16[\text{addr}]$                         |
| LDRB  | load byte into a register             | $R_d \leftarrow \text{mem } 8[\text{addr}]$                          |
| LDRSB | load signed byte into a register      | $R_d \leftarrow \text{Sign Extended } (\text{mem } 8[\text{addr}])$  |
| LDRSH | load signed half word into a register | $R_d \leftarrow \text{sign extended } (\text{mem } 16[\text{addr}])$ |

### Example

PRE:-  $r_0 = 0x0000\ 0000$   
 $r_1 = 0xFFFF\ FFFF$   
 $LDR\ r_0, [r_1]$

| POST:- |             |                                                  |
|--------|-------------|--------------------------------------------------|
| 12     | 0xFFFF FFFF | $r_0 \leftarrow [r_1]$                           |
| 13     | 0xFFFF EEEF | $r_0 \leftarrow [0xFFFF FFFF]$                   |
| 14     | 0xFFFF EEF0 | $r_0 \leftarrow \$5141312$                       |
| 15     | 0xFFFF EEF1 |                                                  |
|        |             | POST: $r_0 = \underline{\underline{0X15141312}}$ |

## STORE operation

### Syntax

STR | STRH | STRB . Rd, addressing

| MNemonic | Description.                                                              | Operation.                 |
|----------|---------------------------------------------------------------------------|----------------------------|
| STR      | Store/save a word from register to memory<br>Specified in the instruction | Mem32[addr] $\leftarrow R$ |
| STRH     | Store/save a Half word from register to specified to memory.              | Mem16[addr] $\leftarrow R$ |
| STRB     | Store/save a Byte from register specified to memory                       | Mem8[addr] $\leftarrow R$  |

Ex

$$\text{PRE : } R_0 = 0x0000\ 0000 \\ R_1 = 0x0FFF\ FFFF$$

STR  $R_0, [R_1]$

Post : -  $[R_1] \leftarrow R_0$

$$[0x0FFF\ FFFF] \leftarrow R_0$$

$$[0x0FFF\ FFFF] \leftarrow 0x0000\ 0000$$


|    |             |
|----|-------------|
| 00 | 0x0FFF FFFF |
| 00 | 0x0FFF EEEF |
| 00 | 0x0FFF EEE0 |
| 00 | 0x0FFF EEF1 |

### SWAP Instruction

It swaps the content of memory with the contents of a Register

Syntax :-

SWP / SWPB      Rd, Rm, [Rn]



|      | Description                                | Operation                          |
|------|--------------------------------------------|------------------------------------|
| SWIP | swap a word between memory and a register. | $R_d \leftarrow \text{mem}32[R_n]$ |
| SWPB | swap a Byte between memory & a register    | $\text{mem}32[R_n] \leftarrow R_m$ |

Assignment submission 16/5/17 8:30 AM.

1. Write the Data flow model of ARM processors & Explain.
2. Write the Register file of ARM based processors and Explain the purpose of each register.
3. Draw CPSR of ARM-based processors & Explain each bit's purpose of each bit.
4. Assume the content of the registers before execution

$$R_0 = 0x12403400$$

$$R_1 = 0x01123435$$

$$R_2 = 0x01125345$$

$$R_3 = 0x0001F3BC$$

$$R_4 = 0x000ABCDEF$$

Show the contents of the registers after the execution of each of the following instruction.

1) MOV R0, R1, LSR #3

2) ADD R3, R4, LSL #2

3) ADDS R3, R4, R2

4) ADC R4, R1, LSR #1

5) SUB R0, R1, R3 LSR #3

6) EOR R0, R1, R2 LSL #1

## Software interrupt instructions


It causes a Software Interrupt exception, which provides a mechanism for application to call on Os subroutines.

### Syntax

`SVC{<cond>} interrupt number`

|     | description        | Operation                                                                                                                                                                                             |
|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SWI | software interrupt | $sr \leftarrow SVC = \text{address of the instruction following SWI}$<br>$SPSR \leftarrow CPSR$<br>$PC = \text{Vector} + 0x8$<br>$SPSR \leftarrow \text{make } I=1$<br>$\text{(enable IRQ handling)}$ |

SVC is the name of the register in a mode.



## PROGRAM Status Register Instructions

It Transfers the contents of CPSR/SPSR to Register Register to CPSR/SPSR .

There are two instructions .

|     |                                           |                              |
|-----|-------------------------------------------|------------------------------|
| MRS | $CPSR / SPSR \rightarrow \text{Register}$ | $R_d \leftarrow SPSR / CPSR$ |
| MSR | $\text{Register} \rightarrow CPSR / SPSR$ | $CPSR / SPSR \leftarrow R_d$ |

Syntax :-

MRS {<cond>} .Rd , CPSR / SPSR .

MSR {<cond>} KPSR / SPSR , Rd .

### LOADING CONSTANTS

used to move a 32-bit constant value into a Register

Syntax :- LDR . Rd , = Constant .

ADR Rd , Label .

|     |                          |                                   |
|-----|--------------------------|-----------------------------------|
| LDR | Load constant<br>numbers | Rd = 32-bit constant .            |
| ADR | Load address             | Rd = 32-bit relative<br>address . |

Ex:- LDR . R1 , = Num .

ADR R3 , [PC, = Next] .

CAMBRIDGE  
INSTITUTE OF TECHNOLOGY

(SOURCE DIGINOTES)