
## Excess-3 to BCD Cocle Converter


Decina.	Excess -3 W X Y Z	BCD ABCD	Decimal Digita
3	0011		
4	0100	1940 10 100 10	3-3=0
5	0101	0001	4-3=1
	DOS N. 2001 M.	0010	5-3=2
6	0 110	0011	6-3=3
7	0 1 1 1	0100	7-3=4
S	1000	0101	8-3=5
9	1001	0110	9-3=6
10	1010	0111	10-3=7
11	1011	1000	
12	1100		11-3=8
-		1001	12-3=9

Excess -3 code minus 3 = BCD code

Again here also Excess-3 code is of 4-bit number, so it has to start from 0000 to 1111. But for Excess-3 code 0000, 0001, 00101, 1101, 1110, 1111 we get undefined, so for these numbers, output BCD code is clor't care conditions.



after mapping A.B.C.D in K-maps.



## Binary to Gray Code Converter.

Procedure to convert given binary (4 bit) rember to its equivalent 4-bit Cray cools number.

- 1) The MSB bit of the gray cocle will be exactly equal to the MSB bit of the given binary number.
- 2) The second bit of the gray code will be exclusive-or of the MSB bit & second bit of binary number.
- 3) The third bit of gray code cuil be the exclusive-OR of the second bit and third bit of binary number and goes on.

for example: Binary number: B3 B2 B1 B0

Gray code number: G3 G2 G1 G0

 $G_3 = G_3$ ;  $G_2 = G_3 \oplus G_2$ ;  $G_1 = G_2 \oplus G_1$ ;  $G_0 = G_1 \oplus G_0$ 

... In general Gi = Bi+1 + Bi where i=0,1,2,3....

Bs	32	В,	80	Ga	G2	G,	Gre
0	0	0	0	c	0	0	0
0	0	0	1	0	0	0	1
0	0	t	٥	0	0	1	1
0	0	I	1	0	0	1	0
O	1	0	O	0	1	1	0
0	1	0	1	0	1	1	I
0	1	t	0	0	1	0	1
0	U	1	1	0	1	0	0

P.T.0

# Code Converters, Binary Adders and Subtractor

#### COMBINATIONAL LOGIC & FUNCTIONS

#### CODE CONVERTERS

When a combinational circuit has two or more outputs, each output must be expressed seperately as a function of all the input variables.

An example of a multiple-output circuit is a Cocle Converter, which is a circuit that translates information from one binary code to another.

The inputs to the circuit provide the bit combination of the elements as specified by the first code, and the outputs generate the corresponding bit combination of the second code.

The combinational circuits performs the transformation from one code to the other is called CODE CONVERTER

#### BCD to Excess-3 code Convertor

#### Truth Table

Decimal Digit	Input BCD A B C D	Output Excess-3 W X Y Z
0	0 0 0 0	0011
2	0 0 0 1	0 1 0 0
3	0010	0101
4	0 1 0 0	0 1 1 0
5	0101	1 0 0 0
7	0110	1001
	0 1 1 1	1010
9	1000	1011

The excess 3 code for a decimal digit is the binary combination corresponding to the decimal digit plus 3.

for eg: excess -3 code for decimal digit 5 is the binary combination for 5+3=8, which is 1000.

Since both BCD and excess -3 use four bits to represent each decimal digit! there must be four ip variables and four Op variables.


Designate the ilps by A.B.C.D and the olps by W.X.Y.Z. The truth table is as shown above.


The excess -3 code word is easily obtained from a BCD code word by adding binary 0011(3) to it

Note that four binary variables may have 16 combinations, but only 10 are listed in the truth table.

The 6 combinations 1010 through 1111 are not listed under the ips. These combinations have no meaning in the BCD code, we can assume that they will never occur.

Hence, it does not matter what binary values we assign to the outputs, and therefore, we can treat them as don't care conditions.





63	В	2 (3	, 13 (	1	G3 G2 G1 G0					
l.	O	0	10		1 1	1 0	0			
t	0	0	1	1			1			
1	0	1	0	1						
1	0	1	1		1					
1	7	0	0	1	0					
1	1	0	1	1	0		1			
1	1	1	0	'i	0					
1	1		Ī	1	0	0	0			

When we map all the O/P Gray codes into a K-map and get their equations, we get the same what we listed as above.

### Gray to Briany Code Converter

Procedure to convert given gray code to its equivalent binary code number.

- to the MSB bit of the binary code will be exactly equal to the MSB bit of the given gray code number.
- 2) The second bit of the binary code will be exclusive -OR of the MSB bit of gray code and second bit of gray code
- 3) The third bit of the binary code will be exclusive -OR of the MSB bit, second bit and third bit of gray code
- 4) The fourth bit of the binary cocle will be exclusive-or of MSB bit, Second bit, third bit of fourth bit of gray code and goes on.

P.T.O

for example: Cray code number: G3 G2 G1 G0 Birary number: B3 B2 B1 B0

$$\beta_3 = G_3$$
;  $\beta_2 = G_3 \oplus G_2$ ;  $\beta_1 = G_3 \oplus G_2 \oplus G_1$ 

In simple way, we can rewrite these equations as

$$B_3 = G_3$$
;  $B_2 = B_3 \oplus G_2$ ;  $B_1 = B_2 \oplus G_1$   
 $A \oplus B_0 = B_1 \oplus G_0$ 


So In general B: = Bi+1 + Gi where i=0,1,2,3---

			-		_	_			6
Gз	$G_2$	$G_1$	$G_{\mathfrak{o}}$	1 3	3 B	23,	Bo		
0	0	0	0	0	0,	0	0		
0	0	0	1	0	0	0	1		
0	0	1	0	0	0	1	1		
0	0	1	1	0	0	1	0		
0	T.	0	0	0	1	1	1		
0	1	0	1	0	1	1	0		
0	1	1	0	0	1	0	0 1		
0	.1.	10	1	0	1	0	- 1		
1	0	0	0	1		1	1		
1	0	0	1	1	1	1	0	147	
1	0	1	0	1	1	0	0		
1	0	t	1	1	1	O	1		
1	1	0	0	1	0	0	0		
1	1	0	1	1	0	0	1		
1	t	1	0	1	0	1	1		
1	1	1	1	1	0	1	0		
				100					

Implementation of Binary to Gray code and Cray to Binary code conventer uning gates.


# Binary to Gray Code Converter

$$G_3=G_3$$
;  $G_2=G_3\oplus G_2$ ;  $G_1=G_2\oplus G_1$ ;  $G_0=G_1\oplus G_0$ .



# Gray Code to Binary Gode Converter

$$B_3 = G_3$$
;  $B_2 = B_3 \oplus G_2$ ;  $B_1 = B_2 \oplus G_1$ ;  $B_0 = B_1 \oplus G_0$ 




#### Combinational Functions


#### Arithmetic Operations:

#### Binary Addition


When we add two binary numbers, we get two binary cips sum and carry as shown above


Adding two 1-bit binary numbers is contect HALF ADDER






Adding 3 1-bit binary numbers is called FULL ADDER






FULL ADDER Using 2 HA's



## 4 - Bit Binary Adder Usma FA's

$$A = A_3 A_2 A_1 B_0 ; B_1 B_2 B_1 B_0 ; Cin = 0$$

$$C_2 \leftarrow \begin{cases} C_1 \leftarrow C_0 \land C_1 \land C_2 \land C_2 \land C_3 \land C_4 \land$$



#### 4-Bit Parallel Adder using FA's


hle can observe here, the FA's are cascaded to each other.

So the ith stage FA will be getting Carry bit cis input from (i-1)th stage along with A&B direct inputs.

So we can say that the correct result of addition of ith stage will occur only when the correct value of its previous stage (i-1)th appears.

The carry is rippling through each stages and hence this parallel adder is referred to as RIPPLE ADDER

## 8 bit Adder using 4-bit Adders



We observed that the outputs of any full adder strengly depends on the corry out of previous stage FA. So this leads to propagation delay in the Bystem. To overcome this we need to go for Breatal type of adders called FAST ADDERS

Look Ahead Carry Adder (CLA or Fast Adders)

. Consider the equ of Cout

$$C_{1+1} = AB_1 + BC_1 + C_1 A_1$$

$$C_{1+1} = AB_1 + (A+B_1)C_7 \longrightarrow \text{using only logic gates}$$

the term (A: B?) relates to the carry formed at its stage and is reffered to 125 the carry generate function

$$G_i^* = A_i^* B_i^*$$
  $\longrightarrow$  (2)

the term (AiBBi) or (Ai+Bi) relates to the carry (i generated at the previous stage and thus (AiBBi) or (Ai+Bi) is referred to as the carry propagate function.

Observe that both Gr & Pr are functions of only the partilled fips At & Bi. Comparing equations (1), (2) 4 (3) we can write

$$C_{i+1} = G_i + P_i C_i \longrightarrow (4)$$

Now let us look at the carry generated at every stage of the 4-bit perrallel adder.

for 
$$l=0$$
;  $C_1 = G_0 + P_0 C_0$   $\longrightarrow$  (5)

for  $l=1$ ;  $C_2 = C_1 + P_1 C_1$ 

$$= G_1 + P_1 (G_0 + P_0 C_0)$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$for  $l=2$ 

$$C_3 = G_2 + P_2 C_2$$

$$= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0)$$


$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$$$

for i=3 )  $C_4 = G_3 + P_3 C_3$  $= G_3 + P_3 \left[ G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 G_0 \right]$   $= G_3 + P_3 G_2 + P_3 P_3 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 G_0$ and so m. (8)


The boolean expression for C1, C2, C3, C4 etc can themselves be implemented using gates and the carry required at each stage of the parallel adder can be made available simultaneously, there by increasing the speed of addition.


P-T-0




# 4-bit Parallel Fast Adder (CLA)


The Lock Ahead Carry generator block is an implementation of eq D (5), (6), (7) & (8) where as Adder blocks are, the implementation of S=ADBEC,







P.T. 0





We can observe from these figures all carry outs are carried out only by two levels of gate structure.

"Much of the propagation cleany is removed and it can compute faster than compared to ripple carry culider.

#### BINARY SUBTRACTION

Binary Subtractors cambe configured on the same lines as adders. The block diagram of full Subtractor is as shown below





In the example, 100000 - 10101 = 01011

2n difference correct difference

Here n = no q bits of difference : n=5 m the example.

2 = 32 & its bring representation is 100000

In general, the subtraction of two n-digit numbers,

M-N, in base 2 can be done as follows.

i) Subtract the subtrahend N from minuend M.

ii) If no end borrow occurs, then M>N, 4 the result is

men negative (positive) and correct

iii) If an end borrow occurs, then NZM, and the difference N-M is subtracted from 2", & a minus sign is 1 appendend to the result

Subtraction of a binary number from 2° to obtain an n-dige result is called taking 2's Complement of the number. Complement of the number. Complement of the different N-M. Use of 2's complement in subtraction is illustrated by the following example.

Example: Perform binary Subtraction 01100100-10010110

- 10010110 - 10010110

Taking 2's complement of result

+ 00110001 ← 1's complement of result


- (00110010) ← Correct difference

To perform Subtraction using this method required a Subtractor for the initial Subtraction. In addition, when necessary, either the Subtractor must be used a second time to perform the correction, or a seperate 2's complementer circuit must be provided.

So, thus for, we require a subtractor, an adder, and possibly

The block diagram for a 4-bit addler-Subtractor using these functional blocks is shown below.

a 2's complementer to perform both addition and subtraction.



- The ilps are applied to both adder and subtractor, so both operations are performed in parallel.

If an end borrow value of 1 occurs in the Eubtraction, the theoretic 2's complementer neceives value of 1 is to its complement ilp. This circuit then takes the 2's complement of the Olp & Bubtractor.

The end borrow has value of 'O', the selective 2's complements of passes the opp of Subtractor through unchanged.

of the multiplener that selects the output of the complementer.

-If addition is the operation, then a o' is applied to s', thereby selecting the opp of the adder.

May 1

M 9

1

- N

As we observe, this circuit is more complex than necessary.

We know that Subtraction = 2's Complement Addition

So by this, we can define a binary Subtraction procedure that uses addition and the corresponding complement logic without using Subtractor

The Subtraction of two n-bit unsigned number, M-N, in binary can be done as follows:

N to the minuend (+ve number) M. ie; [M+2's comp of N)

ii) If M>N, the sum procluces an encl carry, Discard the encl carry, leaving result (M-N) which is correct

iii) If MLN, the Sum closs not produce end carry.

So perform the correction by taking 2's complement of initial result and append minus(-) sign in fromt to obtain the result - (M-N) correctly.

1010100-1000011 using 2's complement 1010100 0111101 1000011 -7 25 compay 0111100 4-1's comp (1)0010001 0111101 = 25 comp Discare Corract . Correct ans is 0010001 Y-X has to be done, ie, 1000011-1010100 1000011 ← Y + 0101100 + 2's comp & 1010100+X 1101111 0101011+1's comp. 1 +Add 1 .. Here no end corry is generated & the result is 0101100 +215 in we : to get correct ans Comp 9 take 2's comp & result and append (-) 1101111 - initial result 00 10000 + 1's comp & result ← Add 1 - (0010001) ← 2's compagnesult . Y-x = - 0010001 Correct ans Remember, in subtraction using 1's complement method, end carry is added back to result instead of discarding

to get the convect result

P.T-0

So in general, in 1's complement we add carry generated, to the sum of in 2's complement we add

5. finally Subtraction = 2's complement Addition

Using either 2's or 1's complement, we have eliminated the subtraction operation and need only the appropriate complementer and on adder.

When performing subtraction we complement the Subtrahend, and when performing addition we do not complement.

These operations can be accomplished by using a selective complementer and culder interconnected to form an Adoler-Bubtractor.

2's Complement = 1's Complement +1

1's complement = inversion of given binary number

Casity with inverter circuits and


we can add'1' to the sum by

making the tip carry of the parallel

adder equal to'1'.

Thus, by using 1's complement and an unused adder input, the 2's Complement is obtained inexpensively. The circuit for Subtracting (A-B) consists of parallel adder as shown below with inverters placed between each 'B' terminal and the corresponding full-adder input. The input carry Co must be equal to 1.

P.T.O.



#### Adder-Subtractor Circuit

The operation that is performed becomes

A plus 1's comp. of B plus 1

= A plus 2's Complement of B

For unsigned numbers, it gives A-B if A>B or the 2's complement of B-A if ACB.

The addition and Subtraction operations can be obtained into one circuit with one common binary adder. This is done by including XOR gate with each full adder.

4-bit adder-subtractor circuit is shown above Input 'S' controls the Operation.

when s=0, the circuit is an adder when s=1, the circuit becomes subtractor.

Each XOR gate receives input S and one of the inputs of B.

When S=0; we have Bi#0=Bi. If full adders receives

the value of B, and ip carry is o', the circuit performs

[A plus B] When S=1; we have Bi#1=Bi and Co=1.

The circuit performs the operation A plus 2's Complement of B.