


Flip-flops:

* Memory element

→ It can store 1 bit.

* Clock signal



Something which goes from $0 \rightarrow 1$ (Positive edge)

1 cycle $\Rightarrow T/t$ seconds (milliseconds)

$$t = \frac{1}{f}$$

Cycle is also called Duration.

$$T = t_1 + t_2 \quad (\text{If } t_1 = t_2, \text{ Square wave / square clock signal})$$

$t_1 \rightarrow$ width of +ve half


$t_1 \neq t_2$ (need not be).

→ Digital holds 0V/5V (0 or 1 value).

* Clock wave - is a square or an asymmetrical square wave produced by clock generator.

* All the Sequential ckt's need clock signal for operation.

S-R (or) R-S Flipflop: (present i/p's) $\times \times \times$
 (Basic Latch)
 Set Reset
 1 goes back to 0.



Back to back
 (or)
 Feedback
 connection

fig-①

NOR		
A	B	$A+B$
0	0	1
0	1	0
1	0	0
1	1	0

case 1. Assume

$$Q = 0, \bar{Q} = 1$$

$$R = 0, S = 1$$

$$\bar{Q} = 0, \therefore Q = 1 \text{ (latest value)}$$

case 2. Make $S = 0$ (Prev. $\bar{Q} = 0, Q = 1$)
 $R = 0, S = 0$

$$\bar{Q} = 0, Q = 1$$

No change in o/p.

case 3: $S = 0$, Make $R = 1$.

$$\bar{Q} = 1, Q = 0$$

case 4: $S = 1, R = 1$
 $\bar{Q} = 1, Q = 0$

New, $\bar{Q} = 0, Q = 0$.

* (1,1) neglected.

S	R	Q_{t+1} (Next state)	\overline{Q}_{t+1}
0	0	No change	P.S
0	1	0	1
1	0	1	0
1	1	X	X

$Q_{t+1} \rightarrow \text{Next state}$

* On this basic latch, other flipflops,

D
JK
T } flipflops are designed.

D \rightarrow Delay

T \rightarrow Toggle

JK \rightarrow Set \rightarrow Reset
J k

* JK f/f overcomes the last state of SR flipflop.
↓ most preferred
problems of


* In JK f/f, it is no more forbidden. (used instead)

Gate SR with clock:

fig-①

Clock	S	R	Q_{t+1}	\overline{Q}_{t+1}
0	X	X	X	X
1	0	0	Noch.	P.S
1	0	1	0	1
1	1	0	1	0
1	1	1	X	X

* Edge triggered:



Timing Diagram

----- \Rightarrow Forbidden.

(Should have clock
+ve / -ve edge
triggered)