

Excitation Table of all the FF are nothing but ^{desired} inputs required to make a transition from present state to next state

Shift Registers

1 Register can store information temporarily.

↳

2 Register with capability to shift is called shift register


left shift $\rightarrow \times 2$

right shift $\rightarrow \div 2$

MSB \leftarrow LSB is left shift

MSB \rightarrow LSB is right shift

data SISO [serial In serial out]




data is 1 for 1 clock cycle



at CLK 1, $Q_0 = 1$

at CLK = 2, Q_0 is shifted to D_1 & so on

at 4th pulse $Q_3 = 1$




Ring Counter




clk	D	Q ₀	Q ₁	Q ₂	Q ₃
1	1	1	0	0	0
1	0	0	1	0	0
1	0	0	0	1	0
1	0	0	0	0	1
1	0	1	0	0	0

Twisted Ring Counter (Johnson)




clk	D	Q ₀	Q ₁	Q ₂	Q ₃	$\overline{Q_3}$
1	1	1	0	0	0	1
1	0	0	1	0	0	1
1	0	0	0	1	0	1
1	0	0	0	0	1	0
1	0	0	0	0	0	1
1	1	1	0	0	0	1

SIPO



PIPO



PTSO

with SISO


→ ring counter / ring counter

Shift reg


used in multiplication / division

CISC → complex instruction set

A Synchronous Counter



x → frequency



The 3 bit up counter is converted to 4 bit binary up counter by adding 4th flipflop $J_3 K_3$.

P	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0

Properties:-

(i) Period of Clk is 10ms

$$F = \frac{1}{10 \times 10^{-3}} = 100 \text{ Hz} = x$$

(ii) Frequency Divider circuit

Down Counter

The same ckt can be converted to down counter
initially all o/p will be 1, 1, 1. The clock is
connected from \bar{Q}_0 to J_1, K_1 to \bar{Q}_1 in J_2, K_2


This becomes a 3 bit Down Counter.

All outputs are held to one if it counts down to
1, 1, 1

○ μ g divider ckt

Q)


what's diff b/w Synchronous / Asynchronous :-



Preset and Clear are Asynchronous input they are preset
& clear. without i/p J & K and clk, the output
Q has been set to 1 by connecting $\overline{\text{preset}}$ to 0.
o/p Q can set to 0 by enabling $\overline{\text{clear}}$ to 0.

Reset synchronization

Truncates



Module Counter

[Unit-5]

It counts from 0 to $n-1$

*) If $n=8$, 3-bit Binary ~~count~~ up counter counting 0 to 7

$n=6$ It counts from 0 to 5 & next state will be zero

Asynchronous Counter

- 2 3-bit up count & down counter
- 2 modulo counter
- 2 4-bit down/up counter

The same 3 bit counter can start from any other state, with 1 clock pulse $q_0=1$ $q_1=1$ $q_2=0$ then continuous clk is fed counts from 0 to 7 and resets to 0

Parallel loading / ~~Present~~



$J_0=1$, $K_0=0$, 1 clk pulse is fed q_0 becomes 1

At same time $J_1=0$, $J_2=0$, $q_0=1$, $q_1=0$

Then the continuous clk is fed & initial state is from 2-7 and resets at all zeros.

De Synchronous counter
 given diagram draw counter

lee
 a
 an



→ state assignment

Synchronous

Q) Design & modulate synchronous RF. Draw
 ckt, timing diagram, design, function table

Previous state			next state			Excitation Table		
Q_2	Q_1	Q_0	Q_{2+1}	Q_{1+1}	Q_{0+1}	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
0	0	0	0	0	1	0 X	0 X	1 X
0	0	1	0	1	0	0 X	1 X	X 1
0	1	0	0	1	1	0 X	X 0	1 X
0	1	1	1	0	0	1 X	X 1	X 1
1	0	0	1	0	1	X 0	0 X	1 X
1	0	1	1	1	0	X 0	1 X	X 1
1	1	0	1	0	1	X 0	X 0	1 X
1	1	1	0	0	0	X 1	X 1	X 1

WKT

Q_t	$\overline{Q_{t+1}}$	J	K
0	0	0	X
0	1	1	X
1	0	X	0
1	1	X	0

$$J_2 =$$

$Q_1 Q_0$	00	01	10	11
\bar{Q}_2	0	0	1	0
Q_2	0	0	0	0

$$J = Q_1 Q_0$$

$$K_2$$

$Q_1 Q_0$	00	01	10	11
\bar{Q}_2	X	X	X	1
Q_2	0	0	1	0


$$K_2 = Q_1 Q_0$$

$$J_1 =$$

Q_0	0	1	0	1
\bar{Q}_0	1	0	1	0

$$J_1 = Q_0$$

$$K_1 = Q_0$$



Q) design a counter to count 2, 3, 0, 1, 6

P S	NS				excitation table			
Q_3 Q_2 Q_1 Q_0	Q_{3+1}	Q_{2+1}	Q_{1+1}	Q_{0+1}	$J_3 K_3$	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
m_2 0 1 0	0	0	1	1	0 X	0 X	0 X	0 X
m_3 0 1 1	0	0	0	0	1 X	1 X	1 X	1 X
m_0 0 0 0	1	0	0	0	X 1	X 1	X 1	X 1
0 0 0 0	0	1	1	0	0 X	0 X	0 X	0 X
0 0 1 0	0	0	0	1	0 X	0 X	0 X	0 X
0 0 0 1	0	0	1	0	0 X	0 X	0 X	0 X

$$J_3$$


$Q_2 Q_1 Q_0$	000	001	010	011	100	101	110	111
\bar{Q}_3	1	0	0	0	1	1	1	1
Q_3	0	1	1	1	0	0	0	0

Unit - 5

Sequential circuit

1) Moore circuits [Basic steps]

The o/p will depend on state & the ip and the output is changed in next state.



sequence

state diagram

i/p	w	A	B	A	B	C	C	A	B	C	A
		0	1	0	1	1	1	0	1	1	0
o/p	Z	0	0	0	0	1	1	0	0	1	0

State diagram Table

Present state PS	Next state NS		output Z
	w=0	w=1	
A	A	B	0
B	A	C	0
C	A	C	1

state assignment

3 states, 2 digits (unique)

A = 00

B = 01

C = 10

	PS		NS				O/P
	Q_2	Q_1	$w=0$		$w=1$		Z
			Q_{2t+1}	Q_{1t+1}	Q_{2t+1}	Q_{1t+1}	
A	0	0	0	0	0	1	0
B	0	1	0	0	1	0	0
	1	0	0	0	1	0	1
C	1	1	x	x	x	x	x

state assignment (different form)

w	PS		NS		Z	consider Q_2 & Q_{2t+1}	
	Q_2	Q_1	Q_{2t+1}	Q_{1t+1}		D_2	D_1
0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	0	0	1	0	0
0	1	1	x	x	x	x	x
1	0	0	0	1	}	0	1
1	0	1	1	0		1	0
1	1	0	1	0		1	0
1	1	1	x	x		x	x

Q_2 & Q_1 are o/p of 2 flip flops
we will choose D-flip flop

excitation Table

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

equation for D_2 & D_1 using K-map

D_2

eg

w	$Q_2 Q_1$	00	01	11	10
0		0 ₀	0 ₁	X ₃	0 ₂
1		0 ₄	1 ₅	X ₇	1 ₆

consider x

$$D_2 = wQ_1 + wQ_2$$

$$D_2 = w[Q_1 + Q_2]$$

D_1


w	$Q_2 Q_1$	00	01	10	11
0		0	0	X	0
1		0 ₁	0	X	0

$$D_1 = w\bar{Q}_2\bar{Q}_1$$

Z

Q_2	Q_1	0	1
0		0	0
1		1	X

$$Z_2 = Q_2$$



w	Q_2	Q_1	Q_{2+1}	Q_{1+1}	J_2	K_2	J_1	K_1
0	0	0	0	0	0	X	0	X
0	0	1	0	0	1	X	X	1
0	1	0	0	0	X	1	0	X
0	1	0	X	X	X	X	X	X
1	0	0	0	1	0	X	1	X
1	0	1	1	0	1	X	X	1
1	0	0	1	0	X	0	0	X
1	1	1	X	X	X	X	X	X

excitation Table

Q_t	Q_{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J_2


w	$Q_2 Q_1$	00	01	11	10
0	0	0	0	X	X
1	0	0	1	X	X

$$J_2 = w Q_1$$

$$K_2 = \bar{w} Q_2$$

$$J_1 = w \bar{Q}_2$$

$$K_1 = 1$$




Mealy

1. O/P depends on present value of I/P and also on present state. I/P also on present state.

	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t_9	t_{10}
W	0	1	0	1	1	0	1	1	1	0	1
Z	0	0	0	0	1	0	0	1	1	0	0
	A	B	A	B	B	A	A	B	B	A	

$$i/p/o = w/z = \% \text{ and } 1/1 \text{ and } 0/0$$



It reduces number of states



State Table

PS		NS		O/P	
		w=0	w=1	w=0	w=1
0	A	A	B	0	0
1	B	A	B	0	1

State Assignment

[2 states 1 digit A=0, B=1]

PS		NS		O/P	
		w=0 Q_{t+1}	w=1 Q_{t+1}	w=0 Z	w=1 Z
A	0	0	1	0	0
B	1	0	1	0	1

only 1 flip flop

PS	NS	Z	D	J_1	K_1
$w \quad Q_1$	Q_{t+1}	0	0	0	x
0 0	0	0	0	x	1
0 1	0	0	1	1	x
1 0	1	1	1	x	0
1 1	1				

with D-flip flop

P_1


$w \quad Q_1$	0	1
0	0	0
1	1	1

$$D_1 = w$$

Z

$w \quad Q_1$	0	1
0	0	0
1	0	1

$Z = w Q_1$



114 for JK flip flop

J_1


$w \quad Q_1$	0	1
0	0	x
1	1	x

$$J_1 = w$$



K_1

$w \quad Q_1$	0	1
0	x	1
1	x	0

$$K_1 = \bar{w}$$



Serial adder . sequential type Addition binary.



Full adder Function Table

	C_{in}	a	b	Sum	carryout (C_o)	
S_0	0	0	0	0	0	S_0
S_0	0	0	1	1	0	S_0
S_0	0	1	0	1	0	S_0
S_0	0	1	1	0	1	S_1
S_1	1	0	0	1	0	S_0
S_1	1	0	1	0	1	S_1
S_1	1	1	0	0	1	S_1
S_1	1	1	1	1	1	S_1

$C_{in} = 0$ (for rows 1-4)
 $C_{in} = 1$ (for rows 5-8)


state diagram

case: $C_{in} = 0$

(S₀)

case 2: $C_{in} = 1$

(S₁)



FSM \rightarrow finite state machines

FSM remains in S₀ when ab = 01, 10, 01

FSM S₀ \rightarrow S₁ when ab = 11

FSM remain in S₁ when ab = 01, 10, 11

FSM S₁ \rightarrow S₀ when 00

State Table \rightarrow only (S₀ | S₁)

P S	NS							
	ab							
	00	01	10	11	00	01	10	11
S ₀ 0	S ₀	S ₀	S ₀	S ₁	0	1	1	0
S ₁ 1	S ₀	S ₁	S ₁	S ₁	1	0	0	1

State assignment Table \rightarrow only values

	0	0	0	1	0	1	1	0
	0	1	1	1	1	0	0	1

Design FP

	PS <small>states</small>			NS	
d	a	b	q_1	q_{t+1}	D_1
	0	0	0	0	0
	0	0	1	0	0
eg:	0	1	0	0	0
	0	1	1	1	1
	1	0	0	0	0
	1	0	1	1	1
	1	1	0	1	1
	1	1	1	1	1

D - K-map



a \ bq_1				
	00	01	10	11
0	0	0	1	0
1	0	1	1	1

$$D = bq_1 + aq_1 + ab$$

\Rightarrow

eqn same as carry out of Fulladder

Adder FSM



carry look ahead adder / carry save adder

Ripple carry adder propagates carry from one stage to another stage. Delay so to overcome we need fast adder

NC - no carry
CP - carry propagate

Full adder

A	B	Cin	Sum	Cout	
0	0	0	0	0	NC
0	0	1	1	0	NC
0	1	0	1	0	NC
0	1	1	0	1	CP
1	0	0	1	0	NC
1	0	1	0	1	CP
1	1	0	0	1	CP carry generate
1	1	1	1	1	carry generate

when
 $A \& B = 1$

Refer to figure in book

C →
P → propagate
G → generate

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

Carry generated when $A=1 \& B=1$

$$\begin{aligned} \text{Sum} &= P_i + C_i \\ C &= G_i + P_i + C_i \end{aligned}$$

→ fast adder equation