## Data dependence and Hazards

Determining how one instruction depends on another is certificated determining how much parallellum saiste in a program and how much parallellum can be exploited in a pamillar particular, to exploit instruction level we have to determine which instruction can be executed in parallel.

The two inst are in parallel, they can executed & Simultan ourly without causing stalls, then they are independent must

The two inst have to be executed, then it is not possible to execute computely ourlapping I just, then they are dependent inst

Dependents ist are executed in order by partially orwardaying.
There are different types of dependence among the instructions

Data dependence:

An inst j'is data dependence on Muti such that.

ist i produces the result that can be used by that i

2) inst k is dependent on j 4 j is dependent & on i.

be as long as the entire program.

Foreg consider the mips coole

LD RO, O(RI)

ADD R2, RO, R3

SD R2, O(RI)

DADDUI R1, R1, F1-84

BNE R1, R2, Loop.

Thur is data dependence blu LD ROLOCRI) ADD RZ, RZO, RZ SD RB, O(K)

Data

nex dependence must be preserved for the cornect execution It 2 inst are dependent, may must be executed in order & can't execute Simultaneously

Executing Simultaneously causes pipeline interioris to detect hozard & stall, there by suchering the oruntap

Dependence are the properties of programe, whether a dependence Tresult in actual hazard being detected or whether that hazard actually courses a stall, these are the proposition of the pipeline organization.

A data dependence convey 3 things

1) The possibility of a hozered 2) The order inworth susutte must be calculated. 3) The upper bound on water how much posallelism can be exploited.

A dependence can limit the amount of ILP. A data dependence can our come 2 ways

1) maintaining the dependence but avoiding a hazard

2) Eliminating the dependence by transforming the code

Name dependence!

A name dependence occurs when two inst uses same sugister or murrory location called a name, but there is no flow of data blw those inst allocialed with that name,

There are I lypes of Name dependence between I that preced met ).

i) Antidependence :- blw inst i and i occurs when i write a sugr or memory that instit suads, the original croter must be pouromed. Eg Sd RI, OCRE)

DADDUT RZ, RQL 4#8

2) 'aufait despendence: when both inst fries to write to Same rigit / memory, the ordering must be presented but first value gets updated by i then i.

They are just name dependences mot oppossed to me data dependences, Since there is no value being transmitted blo the instructions. So atter inst can be reordered & com the encented parallely.

Data Hogarde:

A Exists uneneus ethere is data dependence b/w two instructions, they are so done that changing the order ourlapping the int may change the order of accelling the operands involved in the dependence.

program order must be maintained while preserving the dependence. Executing the just in the order which it was executed exquentially

i) Present the paming order, if it's output The man goal is affects the swell of the program.

?) maintaing the data dependence.

3) Detecting and avoiding the hozaviols & stalls.

The possible data hazarde are.

1) RAW: inst i toils to suad the operand which was before. inst i waits it.

ADD RI, RZ, R3

to Ru, lott SUB RY, RI, R5.

Agm order shild be pouround such that subsceeds the updated data

waw: - inst i wait to a tries to write an operand, where that is it is uniting. The weits end up being performed in the whole occurs in pipelines that write in more than one pipe stayes

3) WAR: - (write after sread): - ins i true to write an operand before inst i greads it. So i incorrectly gets a new value. It occurs in pipeline whose it performs unite in pipestage Carly before other inst reads it.

RAR is not a hazard

Control dependence:

It defines ordering or inst ? related to branch inst so that instite shid be executed Decenect order and when it Should be . Every inst, except the tour block of the pamis

Inst under the branch should should be executed in order control dependent.

and branch dependence should be powerouned.

if PIKSI; Si is control dependent on PI

if P2 [52] y 52 is control dependent on P2

There are & constraints imposed by control dependence

i) inst & i inside the branch can not be put before the browneh so that it's paming order is niceated

ii) Any inst about the branch should not be executed

inside the branch parts because those just an not control

when provider executes there inst, it shed make sweethout pragram is executing in the order and also control dependence must be pereserved.

but it changing the order of the porgram doesn't the old of the program then we can compromise, for the Control dependence. The main out cal properties to maintain control dependence are i) data flow ii) Exceptions Poreserving the exceptions doesn't means their dury the Execution inst stild not could new exceptions Eg DADDU RI, RZ, R3 I have com though, there is no data depends that buist BEOZPRI, LI directly since after ADD LD R4, 10(R1) PI value is not changed but putting LD before BEUZ cause 411 memory printection violation exception it is only the name dependence , here ket shed execute only if branch is not taken because to persone control dependence, we shid not put LD before here. BECA is testing F4 BEQZ when Ry unctated all und by 2) Data flow. any inst. SUB R1, R2, R3 & but OR inst is data dependent on book SOD & ADD 1-e16 branch LO PEBEO2RY, LI takes place, then or shid ADD RI, RGIRS ADD R1, 82 812 hold the RI of sub elle the result produced by Bub Rufill 41 BERZER HAN ADD, -So here the control depart Sub Rr. PER is not the main criteria 400P Sbut preservy data depender 100 ADD 127, REING OR . R7, R1, R3 and pamis order is imported T6 Branchy us faren then Sub can be crulia before brands but speculation the is originas

Basic compiler Techniques for exploiting ILP

There Irelingues can be used to schedul instructions to exploit paraelelism.

Basic pipelining Scheduling and loop currolling".

TO keep the pipeling full, parallelium among inst can be obtained by executing the requence of unsulated inst that can be overlapped in the pipeline

To avoid pipeline state, dependent into must be executed separated from the source inst by a distance equal to the pipeline laterty of that source instruction.

The compiler ability to schedule the instructions depends on the amount of ILP available in the program and on the laterry of the functional units in the pipeline.

Eg consider for (1=9999) 1>=0; i+-)

XCIJ= XCIJ+S;

Each iteration is independent but dependence exist incide the instruction itself. To see how this iteration executes figuet me and connect this into alterably level language.

Doner F4, O(RI) highert adding ADD FU, FU, RZ Y TID+S SD FU O(RI) DADDUR RI, RI, #-8. BNG-R3 BNE RI, RZ Loop lowest element address

The unscheduled loop with stalls is given below. For this we consider the laterity of FP operations. Inst producing ourself insturing herself laterry in CC FPALU FP ALU OP stone FP ALUOP FP ALU operan load Store. Load . Scheduled loop 1 LD FU, OCRI) LD F4,0(R) -1 Stall DADDUT RI, RI, #-8-2 3 ADD.D PU, FU, R3 ADDO FU, FU, R3 -3 4 Stall Steeld Stell Stall SID THE QUED - 6 6 S.D. FL, OCRI) BNG RIPL -9 DADDUI PFU, PU, #-8. Hu we can complete Stell within Fec. BNE RIPL but 2 Halls & This will take to co for literation DADD is a onlineard for 4 = PEXU= 122. Back element is stoned in 7 ce but actual work MINE CD, DADD, SD Laky 3 CC SO PADDUL & BNG and testaly are ourhead wood 7 add gove (3) (4) ce is entra only sis enorgh

Another Scheme to increase the no of instructions (5) delatione to branch & oneshead myt is loop unrolling. adjusting the loop termination code correctly. Loop unrolling its used to improve the scheduling, It allows multiple iterations to be Scheduled rogether. In this case, we can eliminate the data stall by creating additional independent instructions. To create succentily there addition but is not possible is we we the same register, because it may be affect the performance of the Scheduling. different oregisters can used for Lachiteration. unrolled loop tes the previous ex LD FD, O(RI) ADD.D FO, FO, RZ S. D FO, OCPD. LD FI, OCT -8(R) ADD D EI, EI, R3 SD FI, 0-8(PI) LD F2, (CRI) 40010 F2, F2, R4 S.D F7, -16(P1) LD F3, -24(PI) ADD F9, F3, R5 SD F3, -24(R) DADDUZ RI, RI, #73-2 BNG RIPZ, LOOP.

were the unwilled loop without Schedule is 1 - FD, U(R1) 1 - FADD F1, F0, F2 2 SD F1, O(R1) LO -400 -50 + 14 Instruction loop + 1 Section panels 27 CC 14 Sugues LD F2, -8(P1) loop iteration is a lumination code ADD F4, F3, F5 in adjusted with 1d & sd & SD F4, -8(R) different sugres are used to avoid LD FG, -16 (RI) hazarde ADD F7, F6, F8 It optimizes the code by wing SD F7 -16(P) Substitution and Simplifications LD F9, -24(P) ADD FID, F9, FII If situally we do not know the SO FID, -24(P) upper bound on the aceday i eit BHE RI, RZ, 100P known during the compilation time BHE RI, RZ, LUOP Suppose if the six is N & we should unroll be copper of the iteration, then instead of Single longe unrolling root, Sim generate a paci of consentine loops first loop executer rot 17/1/2 times the second unrocked loop execute nik lines. For large value of H most of execution time is spent for loop unrolling unrolling loops imposeur the performance of loop our procking & eventhough tode lize it large. This loop will top LD FO, O(A) SD FIJOURD were without LD F3, -8(P) SD F4, -8 (P) any stalls. LD F6, -16(RI) SD F7, -16(R) LP R9, -24(R) 5 DIOF10, 24(B) A DD F1, F0, F2 DADUT PT RI, IT 32 ADD F4, F3, FT ST) F10, -24(Ri) ADD F7, F6 F8 ADD F10, F9, F11 BAE RI, RZ, TUOP J

are the unrolled loop without Schedule is LOOP PLD FO, U(RI) 374212 States incided LO - ADD - SD 2 SD FI, O(R) + 14 Instruction +. I Sate pandi LD B. -8(P1) 27 CC 1/2 Seguer ADD F4 F3, F5 loop iteration is a lumination code is adjusted with 1d25d & SD F4, -8(R) different sugres are used to avoid LD F6, -16(RI) hazardi ADD F7, F6, F8 It optimizes the code by wing SD F7 -16(P) Substitution and Simplifications LD F9, -24(F1) ADD FID, F9, FII If Actually we do not know the SD FID, -24(P) upper bound on the alexay i eit BHE RI, RZ, LOOP known during the compilation time BHE RI, RZ, LUOP Suppose if the six is H& we should unroll be copiery the iteration, then instead of Single large unrolling root, Sim gonerate a pacs of consentine loops first loop executer rep 1712 times the second unrocked topp execute nik lines. For largevalue of H most of execution time is spent ber loop unrolling Unrolling loops imposones the performance of loop ones procling b eventhough code lize is large. This loop will SD FIJORD 100p LD FO, O(A) ware without LD F3, -8(P1) SD F4, -8(P1) any stalls. LD F6, -16(RI) SD F7, -16(RI) LP F91 -24(R) 3 DOF10, -24(R1) A DD F1, F0, F2 DADUE PT, RI, #1 32 ADD F4, F3, +5 ST) F10, -24(Ri) ADD F7, F6 F8 BNE R1, R2, 100P. J ADD -10, F9, F11