# BCD Adder, Binary Multiplier, Multiplexers, De-Multiplexers, Decoders, Encoders, Parity Circuits and Comparators

#### BCD Adder

## The Rules for BCD addition:

- 1) When the BCD Sum is less than or equal to 1001 without a carry, the corresponding 1300 digit is correct. No correction needed.
- 2) When the BCD Sum is greater than 1001, without a carry. the result is invalid. The addition of binary 6(0110) to the Sum converts it to the correct digit.
- 3) When the BCD Bum is less than or equal to 1001, but with a carry '1', the result is again invalid. The addition of binary 6 (0110)2 to the Sum converts it to the correct digit.

example: Perform BCD addition of 448 & 489.


P.T. 0

CIO

J

1

A BCD adder that adds two BCD digits and produces a Sim digit in BCD is shown below.



It has two 4-bit binary adders and correction logic. The two decimal digits, together with an input carry, are added in the first 4-bit binary adder, to produce the binary sum.

The condition for correction can be expressed by the C= K+ Z3 Z1 + Z3 Z2 boolean function

Here C is the output carry from the BCD adder, & K is the output carry from the first binary adder. The two terms with the Z' variables detect the binary outputs from 1010 through 1111.

When the BCD carry is equal to 0', 0000' is cadded to the binary sum. This condition occurs if the sum of two BCD numbers and carry is less than or equal to 1001

When the BCD carry is equal to 1', 0110' is acked to the binary sum through the second 4-bit binary. adder. This condition occurs when the sum of BCD is greater than 1001 without carry and also for when BCD sum is less crequal to 1001 without carry.

#### BINARY MULTIPLIERS

Multiplication of binary numbers is performed in the same & way as with decimal numbers.


The multiplicand is multiplied by each bit of the multiplier, starting from the least significant bit.

Each Such multiplication forms a partial product.

Successive partral products are shifted one bit to the left. The final product is obtained from the sum of the partral products.

To See how a briany multiplier can be implemented with a combinational circuit, consider the multiplication of two 2-bit numbers, as shown below.

The multiplicand bits are B1 & B0, the multiplier bits are A1 & A0, and the product is P3 P2 P3 P0.



-

10

A 2x2 Binary Multiplier

The first partial product is formed by multiplying BLBo by Ao.

The multiplication of two bits such as Av and Bo produces I' if both bits are I', otherwise it produces a'o'. This is iclentical to an AND operation. Therefore, the partial product can be implemented with AND gates as shown above.

The second partial product is formed by multiplying B1B0 by

As and is shifted one position to the left: The two partial products are added with two half adder (HA) circuits. Note that the least significant of the product goes not have to go through an adder, since it is formed by the O/P g 1st AND gate.

A combinational circuit binary multiplier with more bits can be constructed in a similar fashion.

A bit of the multiplier is ANDed with each bit of the multiplier and in as many levels as there are bits in multiplier.

The binary o/p in each level of AND gates is added in parallel with the partial product of the previous level to form a new. partial product. The last level produces the product. M multiplier bits and N multiplicand bits, we need MXN AND gates (M-1), N bit addlers to produce a product of M+N bits. for example: Let Multiplicand is B3 B2 B1 B0 & Multiplier is A2 A1 A0 Since M=3 & N=4, we need 3x4=12 AND gates (3-1) 4 bit Adders 2, 4-bit Adders to Produce a product 3+4=7 bits. 183 B2 B1 A1 1B3 1B2 1B1 1B0 Addend Augend. 4-bit Adder Carry out - Sum 183 | B2 | B1 | B0 Addend Augend 4-bit Adder Carry out - Sum P3 P4

C

4 X3 bit Brany Multiplier

# MULTIPLEXERS (MUX)

Multi Inputs: Single Output

A multiplexer is a combinational circuit that selects binary information from one of many input lines and sends the information to a single output line.

The solution of a service insert line is controlled by


The selection of a particular input line is controlled by a set of input variables, called Selection inputs.

Normally, there are '2" input lines an 'n' selection inputs whose bit combinations determine which input is Selected. (2":1 is the MUX configuration). symbol

inputs output.

ilps Air cip

A simple 2:1 MUX is as shown below (2:1 = 2:1




Tr	uth	Tab	le			m=1 select line
s	do	di	1 4		-	select inc
0	1	0	do		S	J Y
1	0	1	di	OR	0	do
	l				1	q1

Note: In MUX any one input bit will be high at an instant


From the truth table, it is seen that if S=0, do imput is selected and sent to the opp. S=1, d1 input is selected and sent to the opp.

Y = Sdo + Sd1


Realization of 2:1 MUX using gates ->



# 4:1 MUX (22:1, n=2)




0	0	do	
0	0	di	
1	1	d2	
1	,	d3	




Realization of 4:1 MUX

4:1 MUX Circuit diagram


8:1 MUX (23:1, m=3)



Si	50	IY
0	0	do
O	1	di
1	0	d2
1	1	do
0	0	103
0	1	d3
1	0	105
1	1	17
	5.001-001-	0 0 0 0 1 1 0 1 1



Exercise 1 Configure 4:1 MUX using 2:1 MUX.




Let us say address or select lines  $S_1S_0=10$  then for  $S_1=1$  places  $x_1$  at  $d_1$  y  $x_3$  at  $d_1$  for  $S_0=0$  places  $x_1$  at the final output

Exercise : Configure 16:1 MUX using 4:1 MUX.

Sol 27 20\_ 23-152 24 -do d, 4:1 dr 4:1 S3 | S2 2 MUX 29 de 451 H2 MUX 53 | 52 SI So To see x13 at the fmal d, 4:1 output, select lines should be 74to MUX S3S2S1S0 = 0111 : e, with S3S2 = 01 X15 - d3 x1, x5, x9, & x13 are selected and sent like ips to second level 4:1MUX, sisc=11, 23 is selected at y. Exercise: Implement the following function using 8:1 MUX \$(0,6) = \(\overline{\text{Zm}}\) (0,4,5.6)

> Let do = d4 = d5 = d6 = 1 & d1 = d2 = d3 = d7 = 0 in a 8:1 MUX



Exercise: Implement the following function using 4:1 MUX

f(a bc) = Im (0,1,2,7)

Solt. The given function is 3 variable function i.e., we get 8 combination of i/p variables. So it can be directly implemented using 8:1 MUX as we did in previous example. But asked is to implement using 4:1 MUX. So we have to minimize the given function.

The algebraic form of given function is

$$f(abc) = \overline{a}\overline{b}\overline{c} + \overline{a}\overline{b}c + \overline{a}b\overline{c} + abc$$

$$= \overline{a}\overline{b}(\overline{c} + c) + \overline{a}b\overline{c} + abc$$

$$f(abc) = \overline{a}\overline{b}(1) + \overline{a}b\overline{c} + abc$$

Let's compare this equ with 4:1 Mux general equation


$$\mathring{f} = \overline{s_i} \overline{s_c}(d_0) + \overline{s_i} \overline{s_c}(d_1) + \overline{s_i} \overline{s_c}(d_2) + \overline{s_i} \overline{s_c}(d_3)$$

" Here a & b will be acting as select lines & 'C' will be the data lines

do = 1, 
$$d_1 = \overline{c}$$
,  $d_2 = 0$ ,  $d_3 = C$ 

as we that have


ab combination
in the Simplified
equation for  $d_2$ 




Exercise: Implement f(a bc) = Im (1, 4,5,7) using 4:1 Mux b' and 'c' as select lines

b=0, C=0 corresponds to cells 0 & 4 b = 0, C=1 corresponds to cells 145


b=1, C=0 Corresponds to cells 2\$ 6 b=1, C=1 Corresponds to cells 347




P.T.0



Home 'a' is acting as data line & (b,c) acting as Select lines. . do d, d2 d3 takes values only intoms of 'a'.



Example: Implement the following function using 8:1 Mux. Treat a, b & c as select lines.




0

10


P.T.O.


From the map.

d=1, d1=0, d2=d, d3=1, d4=d, d5=d, d6=0, d7=d



exercise: Implement f (a b cd = Im (0,1,5,6,7,9,10,15) usmo 4:1 Mux with a g b as select Ima.





Exercise: Implement the boolean function

f(a bcd) = Im (0,2,4,5,7,9,10,14) using Multiplexers
with two 4:1 MUX with variables (a,d) connected to
their select lines in the first level and one 2:1 MUX
with variable 'C' connected to its select line in the
Second level.

Sol<sup>2</sup>: 
$$f(a b cd) = \sum_{m} (0, 2, 4, 5, 7, 9, 10, 14)$$


ab  $\begin{pmatrix} cd \\ oo \\ 01 \end{pmatrix} \begin{pmatrix} 11 \\ 0 \\ 1 \end{pmatrix} \begin{pmatrix} 10 \\ 0 \\ 1 \end{pmatrix} \begin{pmatrix} 11 \\ 0 \\ 1 \end{pmatrix} \begin{pmatrix} 10 \\ 0 \\ 1 \end{pmatrix} \begin{pmatrix} 11 \\ 0 \\ 1 \end{pmatrix} \begin{pmatrix} 1$ 

Such problems can be solved in simpler way. Divide the whole K-map with single variable acting as select line in the problem definition. From problem clefnition, variable 'c' is acting as a select line of 2:1 MUX in Second level.

C = 0 & C=1 if its a select line for 2:1 MUX

So when we divide K-map, we get as shown above.

Let us consider the C=0 map for final 2:1 MUX




(a=0, d=0) represents do (a=0, d=1) represents di (a=1, d=0) represents do (a=1, d=1) represents do (a=1, d=1) represents do (a=1, d=1)

Here a & d are select lines of 4:1 MUX in first level.

Let us write do, di, dz, d3 in terms of 'b'

These will be the ips of first 4:1 MUX in first level.

Now Let us look at C=1 map






These will be the ipps of second 4:1 MUX in first level.

P.T.0

o". The implementation is shown below.



## DEMULTIPLEXERS (DEMUX)


A demultiplemer is a digital function that performs the inverse of the multiplemer operation. i.e., a demultiplemer receives information from a single line and transmits it to one of 2<sup>n</sup> possible output lines.

The selection of the specific output is controlled by the bit combination of 'm' selection lines.


Single Input : Multi Outputs

P.T.0

# 1:2 DeMUX (1:2, n=1)



50	Yo	$y_1$
0	D	0
1	0	D
-		




NOTE: In DeMUX any one OIP bit will be high at an instant of time.

From truth table,


if S=0, D is sent to Yo S=1, D is sent to Y1


Realization of 1:2 Demux usmoj gates

# 1:4 DeMUX (1:2, n=2)



# 1:8 DeMUX (1:23, n=3)







## DECODERS


A clecocler is a combinational circuit that converts binary information from the 'n' cocled ips to a maximum of  $2^n$  unique ops. i.e., n inputs =  $2^n$  output  $(n:2^n)$ .

## Multi Input = Multi Output



# 2:4 Decoder (2:2, n=2)






Note: Any one OIP will be high at an instant of time

#### 3:8 Decoder (3:23, n=3)

		0 > y0	az	91	ao	140	у,	Y2	Y3	Y4	Ys	46	77	
	4	1 -> 41	0	0	O	1	0	0	0	0	0	0	0	
		2 > y2	0	0	1	0	1	0	0	0	0	0	0	
$a_2 \longrightarrow$	3:8	3 -> 43	0	1	0	0	0	1	0	0	0	0	0	
ai ->	DEC	4 > 44	0	1	1	0	0	0	ı	0	0	0	0	
00	1	5 -> 40	1	0	0	0	0	0	0	1	0	O	0	
		6 > 46	· l	0	1	0	0	0	0	0	1	0	0	
		7 347	-1	-1	0	0	0	0	0	0	0	1	0	
		_1 0'	1	1	1	O	0	0	0	0	0	0	1	

We can observe here in decoders, that is the ip is sent to the particular output depending on the value of input . for eg's 000 is to only yo; 110 is sent to only yo



#### Logic Design Using Decoders.

Me observe that each 0112 of the clecoder generates a minterm (i.e., product of i125 combinations)

2:4 DEC generates 4 minterms using two input variables.

3:8 DEC generates 8 minterms using three input variables.


Thus, n:2 DEC generates 2 minterms using three input variables.

4 finally realized a sop expression.


Exercise: Implement f(abc) = abc+abc+abc+abc

using 3:8 Decoder.

Sol fabc) =  $\overline{abc} + \overline{abc} + \overline{abc} + \overline{abc}$  $f(abc) = \overline{Zm(1, 2, 5, 6)}$ .



Exercise: Implement  $f_1(abc) = \sum_{m} (0,4,6,7) & f_2(abc) = \sum_{m} (1,4,5)$ . using 318 Decoder



55

Observe that the no. of inputs to each OR-gate would be the no. of minterms in the expression.

We can reduce the no of 1/ps by taking complement of given function (i.e., f) instead of f and finally invert the OR 0/p by f. This can simply be done by replacing the ORgate with a NOR gate.

This can be adopted when the no of minterms in a function is more than half the total no of possible minterms.

Exercise: Implement the following functions using a decoder minimizing the nord ilps to be summed:

$$f_1(abc) = Im(0,2,3,5,6,7).$$
  
 $f_2(abc) = Im(1,3,4,6,7).$ 

8012


Here no g minterms are more than half of the total minterms

$$\therefore$$
  $f(abc) = Im(1, 4)$  in sop form.

We can use any one of the two forms to implement.

P.T.0

The implementation is shown below.




Exercise, Implement the following functions expressed in mainterm canonical form using 2 to 8 line decoder minimizing the no of ips.

soly: By looking into the expressions, both have its terms more than half of the possible total term.

or we take complement of these functions.

: 
$$f_1 = \sum_{m} (0,1,6) + f_2 = \sum_{m} (1,3,5)$$




Note: for SOP., out goal is to get '1' for Pos, our goal is to get 'o'

In the first example, sop is converted to Pos .. out goal is to get 'o', & to get 'o' we have to use NOR gate In the second example, pos is converted to sop & our goal is to get '1', to get '1' we have to use OR gate

or In general, we have to concentrate only on the complemented function, if its POS use NOR gate if its sop use or gate.

Decoders in IC packages usually have an active low cutput. The truth table and symbol of such 2:4 decoder is shown below.




oo These generate maxterm's at their outputs and are Pos expressions.

Inpo	its		Outputs				
ai	90	Yo	У,	Y 2	. y 2		
0	0	0	1	1	i		
0	1	1	0	1	- 1		
I	0 1				- 1		
1	, /	-1	1	0	1		
1	1 /	4	1	1	0		


useful in implementing

Exercise: Implement the following functions in muniterm canonical form using 2:4 decoder with active low outputs. f, (a,b) = Tm (1,3) f2(a,b) = TTM(0,2,3).



Exercise: Implement the following functions using 3:8 decoder with active low outputs.


$$f_1(abc) = \sum m(2,4,7)$$
  
 $f_2(abc) = \sum m(0,1,6)$ 



Exercise!  $f_1 = \overline{11}M(1,2,5)$ ,  $f_2 = \overline{11}M(0,1,3,5,7)$ . Implement using 318 Dec. with active low o/ps.

5012: f1 is having its terms less than the half of its total possible terms. 00 No need of complementing;


fz is having more than half of its total terms of It has to be complemented.



Excercise: f(Cabc) = Zm(0,2,4);  $f_2(abc) = Zm(1,2,4,5,7)$ 

Implement with uncomplemented OIPs (active high.

 $f_1(abc) = Zm(0,2,4)$  $f_2(abc) = IIm(0,3,6)$ 



Note: In active high output decoder

Use OR gate to implement SOP form

Use NOR gate to implement POS form

In active low output decoder

Use NAND gate to implement SOP form

Use AND gate to implement POS form

#### BCD to Seven Segment Decoder

Digital readouts found in electronic calculators and digital watches use LEDs. Each digit of the readout is formed from seven segments, each consisting of one LED that can be illuminated by digital signals.

A BCD-to-Seven segment decoder is a combinational circuit that accepts a digits in BCD and generates the appropriate

that accepts a digits in BCD and generates the appropriate olps for the selectron of segments that display the digit. The seven outputs of the decoder (a,b,c,d,e,f,g) select the corresponding segments in the display as shown below.

fight of the state of the state

	u										
Cell No.	IW	×	У	Z	1a	Ь	C	d	e	f	Q
0	0	0	0	0	-1	-1	1	1	1	1	0
1	0	0	0	1	0	1	1	C	0	0	0
2	- 0	0	-1	0	li	1	Ó	1	1	0	1
3	0	0	1	. 1	1	1	1	1	C	0	1
4	0	1	0	0	0	1	1	0	.0	1	1
5	0	1.	0	138	1	0	á	1	10	1	1
6	0	1	1	01	1	^	1	1	1	1	1
7	0	-1	1	1	l i		,	0	0	0	0
8	1	0	0	1	l i	1	- 1	1	1	1	1
9	Dile	0	0	1	1	1	m,	- 1	C	1	ı
2,13,14,	All of	her	- 1	IPS.	X	×	×	×	×	X	X

When we map all the seven segment variables into K-map inclividually, we get expression as.

$$\alpha = \omega + y + xz + \overline{x}\overline{z}$$

$$b = \overline{x} + \overline{y}\overline{z} + yz$$

$$c = x + \overline{y} + z$$

$$d = \omega + y\overline{z} + \overline{x}\overline{z} + \overline{x}y + x\overline{y}z$$

$$e = y\overline{z} + \overline{x}\overline{z}$$

$$f = \omega + y\overline{z} + x\overline{y} + x\overline{z}$$

$$g = \omega + x\overline{y} + \overline{x}y + y\overline{z}$$

#### Decoders with Enable Input

Observe that in the decoders dealt with so, fax, one of the o/ps is always 1 in the uncomplemented o/p version (active high o/p version) or one of the o/p is always or in the complemented o/p version (active low o/p version). There are several applications where we would want all the o/ps to be b' or 1 respectively. This can be acheived by including an enable i/p to the decoder.

The enable i/ps are also useful in cascading decoders to increase their i/p-o/p lines.

For eg: In cascacing 2:4 decoders to obtain 4:16 line decoder.

- → Wilhenever enable pin is high (1), Decoder is said to be activated and it is enabled to perform operation.
- → Whenever enable pm is low (0), Decoder is said to be de-activated and it is not-enabled to perform operation.

## 2:4 Decoder with Enable

	Inpu	ts		Dutpi	uts				
E	$\alpha_1$	ao			Y2	<b>У</b> 3			
0	X	×	0	0	0	0		0	Yo
1	0	0	- [	0	0	O.	a1 -	2:4	Y
1	0	1	0	1	0	0	ao		Y2
1	ı	0	0	0	1	0	E —		43
1	1	1	0	0	0	1			

figur 2: 4 line Active High O/P (Un complemented) Decoder.

2	Inpu	u	22.5	wtpi						
E	aı	ao	Y <sub>0</sub>	Yı	Y2	43		-		
t	X	X	1	1	l	1		01	,	00-
0	0	0	O	l	1	1		u1	2:4	4 1 0-1
0	0	1	1	0	1	1		20 _	Dec	20-
0	1	0	1	1	0	1		E		30-
0	1	1	1	1	1	0		170		
रहे।	(b):	2:4	Activ	e L	ow c	PIP (	Cor	nplem	ented)	Decode

One important application of a decoder is its use as a demultiplemer.

The ips of decoder acts as select lines of demux senable of decoder acts as ips line of demux

Select 
$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$
Dec  $\begin{cases} y_1 = (\overline{a_1 a_0})E \\ -y_2 = (a_1 \overline{a_0})E \end{cases}$ 

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -y_1 = (\overline{a_1 a_0})E \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 2:4 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 3 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 3 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 3 \end{cases}$$

$$\begin{cases} -a_1 & o - y_0 = (\overline{a_0 a_0})E \\ -a_0 & 3 \end{cases}$$

Decoder as a Demultiplemer.

# 4:16 Decoder using 2:4 Decoders. azazaiao = Yo 00 2:4 - a3 a2 a1 a0 = Y3 a3a2 a3 a2 a1 a0 = Y4 a3020,00 = y6. a3a2a1a0 = 47 9392 03 2:4 2 02 Dec 2:4 0302 a3a2a1a0=412 a3 a2 a1 a0 = y13 a3 a2 a1 a0 = y14

This 4:16 Decoder generates 16 minterms from. a3 a2 a, a0 to a3 a2 a, a0.

9392

Dec 2

#### ENCODERS

An encoder is a digital function that performs the inverse operation of a decoder.


An encoder has 2" input lines an 'n' output lines.

eg: 4:2 Encoder, 8:3 Encoder

8:3 Encoder (23:3, n=3)

NOTE: Any one ip will be high at an instant of time

0 0 1	η <sub>3</sub> Ο Ο	χ <sub>4</sub> 0 0	75 0 0	9K 0 0	0 0	Y <sub>2</sub> 0 0	y, 00.	0
0	0	0	0	0	0	0		1
1				760		120000	0	1
1	0	0	0	0	0	()		^
						O	1	0
	1	0	0	0	0	0	1	1
0	0	ĺ	0	0	0	1	0	0
0	0	0	1	0	0	1	0	1
0	O	0	0	1	0	1	1	0
. 0	0	.0	0	0	1	1	1,	1
	0 0	000	000	0000	00000	000000	0000001	



There are some problems associated with encoders. It is possible that when more than one inputs are at logic 1 (high) there may be an error in the output cate

For eq: if  $x_3=x_4=1$ , then  $y_2y_1y_0=111$ , whereas this opp should have resulted for only  $x_7=1$ .

The other problem is that the opp is 000 when all the ipps are at logic O(10w) as well as when  $\infty_0=1$ .

These problems can be overcome by the priority encoder with a validity indicator. The truth table of a 8:3 priority encoder is shown below.

ROW NO.	1		In	out	s				ı	Ou	tpu	ts	
Row No.	K	2 2(	×2	2(3	24	+ 24	5 X	6 ×7	Y2	2 Y,	y0	Valid.	
٥	0	0	0	0	0	0	12/0	110711	0	_	0	0	8 8
1	1	0	0	0	0	0	C	0	0	0	0	1	
2	X	1	0	0	0	0	C	0	0	0	1	1	
3	X	X	1	0	0	0	0	0	0	1	0	1	
4	X	X	X	1	0	0	0	0	0	1	1	1	
5	X	×		×	1	0	0	0	1	0	0	1	
6	X	×	×	X	X	1	0	0	1	0	1	1	· I
7	X	×,	X	X	×	×	1 1		1	1	0	1	84
8	X	x.	X	×	X	X	X	1	1	1	1	1	

Observe in the table that higher order bits have higher priority. For eg: if x3 is at logic 1, then irrespective of the logic values of x0, x1, \$ x2 the old that the ilp code is valid.


The row 0 & row 1 olps are now distinguished by the logic level of the 'Valid' output.

Exercise: Write the condensed truth table for 4:2.

Priority encoder with a valid of where the highest Priority is given to the highest bit position or input with highest index and obtain the minimal sum expressions for the opps.

8012	Cell No.	Xo	21	×2	×3	Υı	Уο	Valid.
	0	0	0	0	0	0	0	0
	8	1	0	0	0	0	0	1
	4,12	×	1	0	0	0	1	1
2	, 6, 10, 14	x	×	1	0	1	0	1
1,3,5,7	, 9,11, 13,15	X	X	×	1	1	1	1

Let us now construct the K-maps for the OIPS.



Exercise: 4:2 priority encoder with highest priority to the lowest significant ip or lower index.

So 12)									
	Cell No.	260	2(1	22	2 2/3	Y.	Y <sub>o</sub>	Val	id.
	0	0	0	0	0	0	0	0	_
15, 8, 9, 10,	1,12,13,14	1	×	X	X	0	0	4	
	6,7	0	1	X	×	0	1	1	
2,	3	0	0	1 )	×	1	0	1	
1		0	0.	0	1	1	1	1	
-	- 1	U	O.	0	1	1	1	1	

After constructing K-maps for outputs, we get . minimal sum empressions as

$$y_1 = \overline{\chi_0} \overline{\chi_1} \chi_2 + \overline{\chi_0} \overline{\chi_1} \chi_3$$

$$y_0 = \overline{\chi_0} \chi_1 + \overline{\chi_0} \overline{\chi_2} \chi_3$$

$$Valid = \chi_0 + \chi_1 + \chi_2 + \chi_3$$

## PARITY CIRCUITS (Generator & Checker)

A parity bit is an extra bit included with a binary message to make the no-of 1's either odd or even.

The message, including the parity bit, is transmitted and then checked at the receiving end for errors.

An error is detected if the parity of the data bits in the message does not correspond to the parity bit transmitted.

The circuit that generates the parity bit in the transmitter is called a PARITY GENERATOR

The circuit that checks the parity bit in the receiver is called a PARITY CHECKER

# Even Parity Generator

Consider a 3-bit message to be transmitted with an even parity bit.

Row No.	3-b	y y	nesso Z	ige.	Parity	Bif
0	0	0	0		0	_
1	0	0	1		1	
. 2	0	t	0		1	
3	0	1	1		0	
4	1	0	0		1	
5	1	0	1		0	
6	1	1	0		0	•
7	1	.1	1	. 1	Ī	
	1			- 1	(40)	

P.T. 0

From truth table, 3 bits X, Y & Z constitute the message and are the inputs to the circuit

The parity bit, P is the output.

For even parity, the bit 'P' must be generated to make the total number of 1's (including P) even.


# Odd Parity Generator

3-bit message to be transmitted with an odd parity bit

Row No	3- X	bit 1 Y	Mess Z	age	Parity	Bít
0	0	0	0		. 1	
1	0	0	1		0	
2	0	1	0		. 0	
3 .	0	1	1		- 0	
4	1	0	0		1	
5	1	0	1	1	0	
6	1	1	0		1	
/	1,	1	1	1	0	

P.T.0

From truth table, for odd parity, the bit 'P' must be generated to make the total no. of 1's (including P) odd.



The 3-bits in the message, together with the parity bit, are transmitted to their clestination, where they are applied to a parity checker circuit to check for possible errors in the transmission.

The information transmitted with even parity (odd parity), the 4 bits received must have an even (odd) no-of 1's.

An error occurs if these bits have an odd (even) mo. of 1's, indicating that at least one bit has changed its value during transmission.

If such error occurs, the olp of the parity checker will be equal to 1.

P.T.0

# Even Parity Checker

Row No.				mation bit P) P	c		¥				
0	0	0	0	0	0	7	P				
1	0	0	0	1	1	XX	00	01	11	10	
2	0	0	1	0	1	00	0	1	0	1	
3	0	0	1	1	0	01	(1)°	05	1)7	06.	
5	0	1	0	0	1	11	012	1		1 4	
5	0	1	0	1	0	**	- 4		0 11	(0	
	0	1	1	0	0	10	(1)°	0	1	0	
7	0	1	1	1	1						
8	1	0	0	0	1	٠.	C	= X	£) y (£)	Ðze	P:
9	1	0	0	1	0		Ceven	8 /1 /8			
10	1	0	1	0	0	Х					:
11	1	0	1	1	1	^		1	$\perp$		
12	1	1	0	8	18	Y		1	L	7	- 10
13	1	1	_	C-	0	7			_	1)	
14	1	_	O	1	1	_	_	))		e	ven.
15	1	1	1	0	1	Ρ.					
	1	1	1	1	0						

Here , tc=0 -> no errors, if no. of 1's in the stream (x y zp) are even.

& C=1 -> error, if no-of 1's in the Stream (x y z,p) are odd.


# Odd Parity Checker

Row No.	4 bit Information (3 bit +1 bit P)	5.7 mm
	XYZP	<u> </u>
0	0000	L
1	0001	0 xy 2 00 01 11 10
2	0 0 1 0	
3	0011	
4	0100	0 01 0 (1) 0 (1)
5	0 1 0 1	1 11 (1) (2) (3) (1) (5) (4)
6	0110	1 8 09 0 11 010
7	0 1 1 1	0 10 0 10 0
8	1000	0
9	1001	$\frac{1}{1} : C_{\text{odd}} = (X \oplus Y) \odot (Z \oplus P)$
10	1010	1 Godd = (XF) (201)
11	1011	0
12	1100	1 ×
13	1 1 0 1	10 Y-12 4) Do
14	1 1 1 0	o Z The Codd.
. 15	1 1 1 1	1 P -

Here if C=0 -> no errors, if no. of 1's in the Stream (XYZP) are odd.

§  $C=1 \rightarrow error$ , if no of 1's in the Stream (xyzp) are even.

Exercise: Construct 3:8 Decoder usmo 2:4 decoders.




A <sub>2</sub>	$A_1$	Ao	) y	7 Y	s ys	- Y	4 Y	3. y	2	y, y <sub>o</sub>	
0	0	0			0						-
0	0	1			0						
0	1	0	0				0			200	
0	1	1	0	0	0						
l	0	0	0		0						
l	0	1	0				0				
1	1	0	1000	_							
21			0	1	0	0	0	0	0	0	
l	1	1	1	0	0	0	0	0	0	0	


#### COMPARATORS

Comparators are clesigned to compare the magnitude of two binary number and indicate whether one is greater than, less than or equal to the other.


## One Bit (1-Bit) Comparator




a	Ь	A7B	A=B	ALB
0	0	0	1	0
0	1	0	0	1
1	1	1	0	0
		0	l	0



## 2-bit Comparator



Cel	1 no.1	ai	ao	ы	bo	1	4>B	A =	-B	A	LB.
-	0	0	0	0	0	1	0	- 1		0	
	1	0	0	0	1	1	0	C	)	1	
	2	0	0	1	0		0	O		1	
e.	3	0	Ó	1	1		0	0		1	
	4	0	1	0	0		1	0		0	
	5	0	l	0	1		0	1		0	
	6	0	ı	ι	0		0	0		1	
	7	0	ı	- 1	1		0	0		1	
	8	1	0	0	0		1	0		0	
	9	l.	0	0	1		1	0		٥	
	10	l	0	1	0	1	0	. 1			
	11	ı	0	1	1		0	0	-1		
	12	1	1	0	0	-	1	0	O		
	13	1	t	0	1		ı	0	0		
i.	14	l	1	.1	0		ı	0	0		
	15	1	1	l	1		0	1-	0		
	Į				1						




$$(A > B) = Im(4,8,9,12,13,14)$$
  
 $(A \le B) = Im(1,2,3,6,7,11)$   
 $(A = B) = Im(0,5,10,15)$ 

We observe that (A=B) minterms are the uncovered minterms of (A7B) &(ALB).

$$\therefore (A=B) = Complement of [A7B+ALB]$$


$$\therefore (A=B) = (A7B) + (ALB)$$



Most often there is a requirement to compare two 4-bit, 8-bit or higher bit binary numbers.

It is worthwhile to look at a 1-bit comparator with inputs and outputs which can be used to cascade several of these to configure multiple-bit comparators.

The block diagram of 1-bit comparator at ith stage, of such a cascade is shown below.




xi = A>B , yi = A=B, Zi=ALB of previous stage Mi+1 = A7B, yi+1 = A=B, Zi+1 = A LB of mont stage

Note: Any one of (21, y, z) will be high at an instant of time


No two of them will be high at an instant of time If Such condition occurs, the outputs are don't care conditions -

#### 4 Bit Comparator



Zº			•	- 24			6	+	1
2°= ALB							6		-
21+1 = A	LB	of r	next s	3tag	e		0	I	
will be	hig	gh o	rt an	met	ant		0		
							0		-
1 30.0	at o	an 1	nstan	4	Dine	9		-	-
nigh (			7				64		-
high of the outp	uts	ar	e dor	it c	are		A		6
, the outp	uts	ar	e clor	itc	ase		000		9
the outp	uts	ar	e clor	low	tose		000		-
the <b>cut</b>	uts	ascad 7B.A	e clor	low	tose		0000		
the other mparing its	os G	ar iuscad 7B.A:	e clor ling i/ps =B A46	low	tputs. 3 A=10				
the outp	O C	ar iuscad 7B.A:	e clor ling i/ps =B A48	out out	tputs. 3 A=10				
The $00$ tp $A$ , $B$ $A > B$ . $A = B$	A CO	ar iuscad 7B.A:	e clor  ling i/ps  =B A44  O	1 O	tputs.	C C	0000		

## 8-bit Comparator Using 4-bit Comparator



8-bit Comparison output

When Higher order bits of A & B are different, we can directly say that (A7B) or (ALB). Here it doesn't carmy about the lower order bit and also the cascacing ips its getting.

When Higher order bits of A&B are same, at that time Comparator Compares the lower order bits of A & B and according to that it says output (A=B).

The final 8-bit Comparator Olp will be the cascading Comparing Ilps Cascading Ilps inputs values.