
1-ly-flops. * Clock signal + clock signal * Memory element Positive edge négative edge (0 → 1) Something which goesfrom 0 -> 1 (Positive edge) 1 cycle => T/t seconds (milliseconds) Cycle is also called Ducation. $T = t_1 + t_2 (4 + t_1 = t_2)$, Square waref square clock square clock signal) t, - width of the half ti # t2 (need not be) → Digital holds OV/SV(O Pl 1 Value). * Clock wave - is a square or an assymmetrical square wave produced by clock generator.

Sequential chts need clock signal for operation -R on R-S Flipflop: (present yp's) (Baxic Latch goes back to 0 Back to back Feedback 8=0, 8=01 No change in o/p. (S=0), Make R=1 8=0,8=0 百=1,0=0 New, 8=0,8=0 * (T.) reglected



12 41 Ideal Practical propagation delay Prev. State Diagram

(Should have clock

+ve/-ve edge

triggered) ⇒ Forbidden

* Edge triggered: