


### Half adder

It is a combination circuit which adds only 2 bits, and produces sum and carry.




Draw stair using Basic gate & NAND gate also

### Full adder

It is a combinational ckt which adds 3 bits giving x, y, and  $C_{in}$  from another circuit.


Full adder produces 2 outputs sum & carry



## Add 2 numbers of 2 digit (Parallel adder)

$$\text{Num 1} = x_1, x_0$$

$$\text{Num 2} = y_1, y_0$$




Parallel adder adds any 2 numbers, binary digit


if there are 2 numbers with 4 digits each. It requires 4 full adders connected in cascade. Such adder circuit is called as parallel adder (or ripple carry adder).

8) difference b/w sequential & combination logic gates.

a) Advantages & disadvantages of sequential & combination gates



## 2 Numbers 4 bits Each / Ripple / parallel carry adder



Advantage:  
easy to construct.

disadvantage:

→ There might be delay in carry from 1 stage to another stage.

→ If number is large, say 16 bits then 16 full adders shd be cascaded which may introduce more propagation delay.

$$\begin{array}{r}
 \text{A} \quad \begin{array}{cccc} \text{MSB} & & & \text{LSB} \\ A_3 & A_2 & A_1 & A_0 \end{array} & 1100 \\
 \text{B} \quad \begin{array}{cccc} B_3 & B_2 & B_1 & B_0 \end{array} & 1110 \\
 \hline
 & 1010
 \end{array}$$

## Subtractor

① A 1001

B - 1000  $\xrightarrow{1's}$  0111  $\downarrow 2's$

$$\begin{array}{r}
 1001 \\
 + 1000 \\
 \hline
 10001
 \end{array}$$

② 1 - 1001

11 - 1011  $\xrightarrow{1's}$  0100  $\xrightarrow{2's}$  1001  $\xrightarrow{1's}$  0001  $\downarrow 2's$

In digital systems subtraction is done using 2's complement method.

eg: B subtract B from A


→ generate 1's complement of B

→ generate 2's complement of B by adding 1 in LSB.

→ add number A with two's complement of B to obtain final answer.

→ If may be in ~~two~~ two form, else take 2's complement

Adder/Subtractor Circuit



If control = 0, then Addition

control = 1, subtraction

eg: This is Adder/subtractor circuit



if control is 1 the XOR gates do 1's complement and 1 is added in LSB to get 2's complement.

during subtraction the final carry is discarded.

HW: Half subtractor

Half subtractor is a combination circuit which subtracts B from A.


Full subtractor subtracts B from A also borrows in from A. It generates diff & borrow.



A	B	diff	borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Full subtractor subtracts B from A also borrows in from A. It generates diff & borrow.

A	B	Cin	diff	Bor
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




$$B = A' \cdot C_{in} + A' \cdot B + B \cdot C_{in}$$



## Decoder


has  $n$  i/p and  $2^n$  o/p  
decodes  
decoder is a combination ckt which selects & assigns code one of the input and assigns it to anyone of the output.

eg: If there are 4 inputs <sup>unique code</sup>  $n$  i/p only 1 is selected at a time




## De multiplexer

anyone of i/p code is selected at a time.




## Encoder

The function of encoder is opp of decoder assigns a code for any 1 of the input at a time. There is special encoder called as priority encoder.



## Multiplexer

It is a combination ckt which directs any one of input to output depends on state of select line



## code converter

code converter is a combi ckt which converts 1 form of code to another form

eg: BCD to 7 segment  
gray to BCD



## Decoder

$n = 2$


n	IP	OP			
		$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \bar{x} \bar{y}$$

$$D_1 = \bar{x} y$$


$$D_2 = x \bar{y}$$

$$D_3 = x y$$



## Demultiplexer

implement a full adder using Decoder




x	y	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

$$C_o = \sum m(3, 5, 6, 7)$$

$$S = m(1, 2, 4, 7) \quad C = m(3, 5, 6, 7)$$



o)

$$y = \bar{a}b + cd$$

	$\bar{c}\bar{d}$	$\bar{c}d$	$cd$	$c\bar{d}$
$\bar{a}\bar{b}$	0	0	1	0
$\bar{a}b$	1	1	1	1
$ab$	0	0	1	0
$a\bar{b}$	0	0	1	0


$$y = \sum m(4, 5, 6, 7, 3, 15, 11)$$

Applicati:

- o) higher order decoder can be constructed using lower order decoder
- o) boolean exp can be implement
- o) combination ckt adder, subtractor
- o) most of integrated ckt have enable line, therefore they can be treated as demultiplexer also




# Multiplexer



	$S_1$	$S_0$	$Y$
$m_0$	0	0	$I_0$
$m_1$	0	1	$I_1$
$m_2$	1	0	$I_2$
$m_3$	1	1	$I_3$

	$I_0$	$I_1$	$I_2$	$I_3$
$\pi$	0	①	②	3
$\pi$	④	5	6	⑦
	$\pi$	$\pi$	$\pi$	$\pi$




multiplexing is process of combining the different comm channels and transfer it over a single transmission medium called multiplexer


## Implement Carry using MUX

Q)  $y = \sum m(0, 2, 4, 6, 7)$  using 8:1 MUX

	$a$	$b$	$c$	$y$
$m_0$	0	0	0	1
$m_1$	0	0	1	0
$m_2$	0	1	0	1
$m_3$	0	1	1	0
$m_4$	1	0	0	1
$m_5$	1	0	1	0
$m_6$	1	1	0	1
$m_7$	1	1	1	1




If  $a$  is input



Mux Reduction Table

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{a}$	0	1	2	3
$a$	4	5	6	7
	1	0	1	$a$

If  $c$  is input




	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{c}$	0	2	4	6
$c$	1	3	5	7
	$\bar{c}$	$\bar{c}$	$\bar{c}$	1

If  $b$  is input

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{b}$	0	1	4	5
$b$	2	3	6	7
	1	0	1	$b$

# Design Binary to Grey code converter

3bits



I/P			O/P		
$2^2$	$2^1$	$2^0$	$G_2$	$G_1$	$G_0$
$B_2$	$B_1$	$B_0$			
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	1	0
1	0	1	1	0	1
1	1	0	1	0	1
1	1	1	1	0	0

$G_0$

$B_2 \backslash B_1 B_0$	00	01	11	10
0	0	1	0	1
1	0	1	0	1

$$G_2 = B_2$$

$$G_0 = \overline{B_1} B_0 + B_1 \overline{B_0}$$

$$G_0 = B_1 \oplus B_0$$


$G_1$

$B_2 \backslash B_1 B_0$	00	01	11	10
0	0	0	1	1
1	1	1	0	0

$$B_1 = G_1$$

$$G_1 = B_1 \overline{B_2} + \overline{B_1} B_2$$

$$G_1 = B_1 \oplus B_2$$



Similarly a 4bit binary to grey can be done

# gray to binary

$G_2$	$G_1, G_0$			
	00	01	11	10
0	0	0	1	1
1	1	1	0	0

$$B_1 = \overline{G_2} G_1 + G_2 \overline{G_1}$$

## Binary to BCD

a	b	c	d	$B_2$	$B_2$	$B_1$	$B_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	x	x	x	x
1	0	1	1				
1	1	0	0				
1	1	0	1				
1	1	1	0				
1	1	1	1				

# BCD to 7 segment




BCD i/p	a	b	c	d	e	f	g	
0000	1	1	1	1	1	1	0	0
0001	0	1	1	0	0	0	0	1
0010	1	1	0	1	1	0	1	2
0011	1	1	1	1	0	0	0	3
0100	0	1	1	0	0	1	0	4
0101	1	0	1	1	0	1	1	5
0110	1	0	1	1	1	1	1	6
0111	1	1	1	0	0	0	0	7
1000	1	1	1	1	1	1	0	8
1001	1	1	1	0	0	1	1	9

For B

B <sub>3</sub> B <sub>2</sub> \ B <sub>1</sub> B <sub>0</sub>	00	01	11	10
$\bar{B}_3\bar{B}_2$ 00	1	1	1	1
$\bar{B}_3\bar{B}_2$ 01	0	0	1	0
$\bar{B}_3\bar{B}_2$ 11	X	X	X	X
$\bar{B}_3\bar{B}_2$ 10	X	1	X	X

$$b = \bar{B}_2 + \bar{B}_1\bar{B}_0 + B_1B_0$$

Similarly K-map is plotted for output a, c, d, e, f, g.  
Once the expression is obtained implementation is done using suitable logic gates



→ ckt with resistor



# COMPARATOR

Design 1 bit comparator

comparator is combi ckt which compares 2 numbers  $a$  &  $b$  and produce output of 2 numbers  $a=b$ ,  $a < b$  &  $a > b$ .



A	B	A = B	A < B	A > B
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

$X \text{ Nor}$        $\overline{A \cdot B}$        $\overline{AB}$

2 bit

A <sub>1</sub> A <sub>0</sub>	B <sub>1</sub> B <sub>0</sub>	A = B	A < B	A > B
0 0	0 0	1	0	0
0 0	0 1	0	1	0
0 0	1 0	0	1	0
0 0	1 1	0	1	0
0 1	0 0	0	0	1
0 1	0 1	1	0	0
0 1	1 0	0	1	0
0 1	1 1	0	1	0
1 0	0 0	0	0	1
1 0	0 1	0	0	1
1 0	1 0	1	0	0
1 0	1 1	0	1	0
1 1	0 0	0	0	1
1 1	0 1	0	0	1
1 1	1 0	0	0	1
1 1	1 1	1	0	0

$A > B :-$


For		$B_1 B_0$			
		$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$
$A_1 \bar{A}_0$	$\bar{A}_1 \bar{A}_0$	00	01	11	10
	$\bar{A}_1 A_0$	00	01	11	10
$\bar{A}_1 A_0$	$\bar{A}_1 \bar{A}_0$	00	01	11	10
	$\bar{A}_1 A_0$	00	01	11	10
$A_1 \bar{A}_0$	$\bar{A}_1 \bar{A}_0$	00	01	11	10
	$\bar{A}_1 A_0$	00	01	11	10

$$A > B = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

similarly a n bit comparator can be designed

## Encoder

It is a combinational circuit with  $2^n$  inputs and n outputs. The function is opposite of decoder



for every single input it assigns a unique code

eg: Input  $I_3$  code is 00

Input  $I_1$  code is 10

This is called as

4:2 encoder

Similarly 8:3 & 16:4

encoder can be designed

Table


$I_3$	$I_2$	$I_1$	$I_0$	x	y
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	1	1	1

$$x = I_1 + I_0$$

$$y = I_2 + I_0$$

$$x = I_2 + I_3$$

$$y = I_1 + I_3$$



The same encoder can be converted to priority encoder

eg: If  $I_3$  has to get highest priority the code assigned

$I_3$  has highest value.  $I_0$  \_\_\_\_\_

These encoders can be designed with simple

OR gate.