


Flip-Flops

- Basic storage element is a latch
- NOR S-R latch



when $S=R=1$ $Q^+ = 0$ $\bar{Q}^+ = 0$ (Not possible)

but if $S=0$ $R=0$ applied

w/ Q

$Q^+ = 1$

$\bar{Q}^+ = 0$

w/ \bar{Q}


$Q^+ = 0$

$\bar{Q}^+ = 1$

} for same input 2 different o/p's
∴ forbidden state


S	R	Q	\bar{Q}
0	0	Q	\bar{Q} (memory state)
0	1	0	1
1	0	1	0
1	1	forbidden state	

- NAND S-R latch




S	R	Q	\bar{Q}
0	0	forbidden state	
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q} (memory state)

- Gated SR latch (NAND)



$$S^* = \bar{S} + \bar{Ck}$$

$$R^* = \bar{R} + \bar{Ck}$$




Truth Table :-

Ck	S	R	Q	\bar{Q}	Q_{n+1}
0	x	x	memory state		Q_n → previous state
1	0	0	memory state		Q_n
1	0	1	0	1	0
1	1	0	1	0	1
1	1	1	forbidden state		Invalid

characteristic table :-

clk = 1


Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	X



excitation table :-

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

• D flip flop



truth table

clk	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

Char table


Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{n+1} = D$

excitation table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Jk flip flop



$Ck = 1 \quad J = 1 \quad K = 1$

assume $Q = 0$
 $\bar{Q} = 1$

$Q = 0, 1, 0, \dots$
 $\bar{Q} = 1, 0, 1, \dots$
 $Q_{n+1} = Q_n$


toggling very fastly

truth table:

Ck	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}_n (toggle)

characteristic table:

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0




$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$

excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Race around condition

due to the feed-back ^{uncontrolled} the value of Q & \bar{Q} keeps on changing / toggling, this condition is known as race around condition



condition for racing


- i) $J=1$ $K=1$
- ii) delay of generation & propagation $< T/2$
- iii) $\Delta t \ll T$

condition to overcome racing

- i) $T/2 < \text{prop delay of FF}$
- ii) edge trig \rightarrow { in edge trig, there is not enough time for this circuit to race.
- iii) Master-slave \rightarrow


⊗ (same as -ve edge trig)

Master slave JK flip flop




the feedback is given back to master but the clock is low at that time \therefore no change is noticed \therefore eliminating race around condition.

o/p change only 1 in clock ~~edge~~ cycle



T-Flip flop



truth table:

clk	T	Q_{n+1}	
0	0	Q_n	memory
1	0	Q_n	
1	1	$\overline{Q_n}$	toggle

Char. table

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Circuit. table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{n+1} = Q_n \oplus T$$

flip flop Conversion

- Steps:
1. Id avail & required ff
 2. Make char table for required ff
 3. Make excitation table for avail ff
 4. Write boolean exp for avail ff
 5. Draw the circuit

eg → JK to D ff

Step 1

Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

Step 3


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_n	J	K
0	0	X
1	X	0

$$J = D$$

$$K = \bar{D}$$

Step 5



- T to D ff


reg - D ff
 avail - T ff

Q_n	D	Q_{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

	\bar{D}	D
\bar{Q}_n	0	1
Q_n	1	0

$$T = Q_n \oplus D$$



g SR to JK ff

reg - JK
 avail - SR

Q_n	J	K	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1


Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

	$\bar{J}\bar{K}$	$\bar{J}K$	$J\bar{K}$	JK
\bar{Q}_n	0	0	1	1
Q_n	X	0	0	X

	$\bar{J}\bar{K}$	$\bar{J}K$	$J\bar{K}$	JK
\bar{Q}_n	X	X	0	0
Q_n	0	1	1	0

$$S = \bar{Q}_n + J$$

$$R = \bar{Q}_n K$$






eg SR to T

neg - T
 avoid - SR

Q_n	T	Q_{n+1}	S	R
0	0	0	0	x
0	1	1	1	0
1	0	1	x	0
1	1	0	0	1



Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0



Registers

- > group of ff is known as register
- > n -bit register will consist of n ff

data format :- data can be entered in serial form
or parallel form



Classification of Register :-


i) depending on i/p & o/p :-

- SISO
- SIPO
- PISO
- PIPO

ii) Applications -

- shift reg
- storage reg

Shift reg. (SISO)



i/p = 1111

Clk	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1

