

16/12/21

Unit 3

Combinational circuit

1) Doesn't depend on past input and output

2) No feedback circuit

3) No memory

4) Speed is more

5) Easy to design.

Eg: Address, encoders

Sequential

1) Depends on past inputs

2) Feedback circuit is present

3) Memory is present.

4) Speed is less

5) Complicated design.

Eg: Latches . . .

Latch: Basic component of flip flop.

↳ stores only one bit (0 or 1).

→ level sensitive

flip flop:

→ edge sensitive

→ output changes only when clock signal is present.

SR NOR latch:

$S=0$ $R=1$ $Q=0$ $\bar{Q}=1$ (Reset)


$S=1$ $R=0$ $Q=1$ $\bar{Q}=0$ (Set)

$S=0$ $R=0$ $Q=1$ $\bar{Q}=0$


$S=0$ $R=0$ $Q=0$ $\bar{Q}=1$ (No change)

$S=1$ $R=1$ $Q=\bar{Q}=0$ (Invalid state)

SR NOR gate latch:



SR NAND latch:



$$S = 0 \quad R = 0 \quad Q = \bar{Q}$$

$$S = 1 \quad R = 0 \quad Q = 1 \quad \bar{Q} = 0$$


$$S = 0 \quad R = 1 \quad Q = 0 \quad \bar{Q} = 1$$

$$S = 1 \quad R = 1 \quad Q = 1 \quad \bar{Q} = 1$$


Gated latch (enable input for NAND latch)

Active high, $E = 1$


Active low, $E = 0$




SR flip flop:




clk	S	R	Q	\bar{Q}	Comments
0	x	x	Q	\bar{Q}	No change
1	0	0	Q	\bar{Q}	"
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	0	0	Invalid



JK flip flop:







clk	J	K	Q	\bar{Q}	Comments
0	X	X	Q	\bar{Q}	NC
1	0	0	Q	\bar{Q}	"
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	\bar{Q}	Q	Toggling

D flip flop:

D \rightarrow delay or data




Flip flop:




To avoid racing condition:

- * $T/2 < \text{propagation delay of the flip flop}$
- * Master slave flip flop
- * edge triggering flip flop.

D flip flop | data flip flop:




clk	D	Q	\bar{Q}
0	X	Q	\bar{Q}
1	0	0	1
1	1	1	0



T flip flop:

$T \rightarrow$ toggling



clk	T	Q	\bar{Q}
0	x	Q	\bar{Q}
1	0	Q	\bar{Q}
1	1	\bar{Q}	Q

characteristic table / excitation table:

\rightarrow Defines the behaviour of the flip flop. \rightarrow characteristic table

\rightarrow excitation table - shows what i/p's necessary to generate a given o/p.

For SR flip flop:

\rightarrow Truth table:

clk	S	R	Q_{n+1}
0	x	x	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid.

Characteristic table: \rightarrow write from truth table.

Q_n	S	R	Q_{n+1}	
0	0	0	0	} $Q_n = 0$ then $Q_{n+1} = 0$
0	0	1	0	
0	1	0	1	} see 10 and 11 in TI
0	1	1	X	
1	0	0	1	} $Q_n = Q_{n+1}$
1	0	1	0	
1	1	0	1	
1	1	1	X	

Excitation table: (write from characteristic table)

check for Q_n and Q_{n+1} value
and write correspondingly
 S and R value)

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Characteristic eqn

	00	01	11	10
0	0	0	x	1
1	1	0	x	1

$$Q_{n+1} = S + Q_n R$$

2) For JK flip flop:

Truth table:

clk	J	K	Q	\bar{Q}	Q_{n+1}
0	x	x	Q	\bar{Q}	Q_n
1	0	0	Q	\bar{Q}	Q_n
1	0	1	0	1	0
1	1	0	1	0	1
1	1	1	Q	\bar{Q}	\bar{Q}_n

Characteristic table

Q_n	J	K	Q_{n+1}
0	0	0	0 previous state
0	0	1	0
0	1	0	1
0	1	1	1 complement of prev state
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

excitation table:

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

3) for D flip flop:

T.T.

clk	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

characteristic table:

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table:

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

$Q_n \backslash D$	0	1
0	0	1
1	0	1

$$Q_{n+1} = D$$

a) T flip flop:

clk	T	Q_{n+1}
0	X	Q_n
1	0	Q_n
1	1	\bar{Q}_n

Charac table:

clk = 1

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation table:

Q	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n \backslash T$	0	1
0	0	1
1	1	0

$$Q_{n+1} = \bar{Q}_n T + Q_n \bar{T}$$

$$= Q_n \oplus T$$

Q. Convert JK flip flop to D flip flop:

Solution: Step 1 - available \rightarrow JK
required \rightarrow D

Step 2 - Characteristic table \rightarrow for required D/f

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Step 3 - excitation table for available D/f

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 4 - Truth table (combine the characteristic table and excitation table)

Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

For J:

Q_n	D	J
0	0	0
0	1	1
1	0	X
1	1	X

$$J = D$$

For K:

Q_n	D	K
0	0	X
0	1	X
1	0	1
1	1	0

$$K = \bar{D}$$

convert SR flip to JK flip flop:

step 1: available \rightarrow SR flip
seq \rightarrow JK flip flop

step 2: Characteristic table for JK flip

Q_n	J	K	Q_{n+1}
0	0	0	0 (previous)
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1 (previous)
1	0	1	0
1	1	0	1
1	1	1	0

step 3: excitation table for SR flip

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

step 4: Truth table (combine step 2 and 3)


Q_n	J	K	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

Q_n JK				
0	0	0	1	1
x	0	0	0	x

$$S = \bar{Q}_n J$$

x	x	0	0
0	1	1	0

$$R = Q_n K$$



Convert SR f/b to T flip flop:

Step 1: available - SR

required - T flip flop

Step 2: Characteristic for req (T f/b):

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Step 3: Excitation table for SR:

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Step 4:

Q_n	T	Q_{n+1}	S	R
0	0	0	0	x
0	0	1	1	0
0	1	0	0	1
0	1	1	x	0
1	0	0	0	1
1	0	1	x	0
1	1	0	0	1
1	1	1	x	0

Write characteristic
from step 2 and
add S and R
values
according to
 Q_n, Q_{n+1}

→ from (step 2)

Q_n	T	Q_{n+1}	S	R
0	0	0	0	x
0	1	1	1	0
1	0	0	x	1
1	1	1	0	x

Q_n	T	S
0	0	1
0	1	0
1	0	1
1	1	0

$$\bar{Q}_n T = S$$

Q_n	T	R
0	0	1
0	1	0
1	0	1
1	1	0

$$Q_n T = R$$

Convert T b/w data b/w;

Step 1: available: T b/w
required: D b/w

Step 2: characteristic table for D b/w:

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Step 3:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 4:

Q_n	D	Q_{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

Write step 2 table as K-map and add T column of step 3

Q_n	D
0	0
1	0

$$T = \bar{Q}_n D + Q_n \bar{D}$$

$$T = Q_n \oplus D //$$

g) Convert JK to D

g) Convert D to SR B/G

g) T_K to T ($J = T, K = T \rightarrow \text{Ans}$)

g) JK to D

Step 1: available $\rightarrow JK \ 0/6$
required $\rightarrow 0 \ 0/6$

step 2: characteristic table for D b/b:

q_n	D	q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

step 3: pivotation table for JK 116:

q_n	q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 4:

Q_n D Q_{n+1} J K
 0 0 0 0 X
 0 1 1 1 X
 1 0 0 X 1
 1 1 1 X 0



$Q_n \backslash D$ 0 1
 0 0 1
 1 X X

$J = 0$

$Q_n \backslash D$ 0 1
 0 X X
 1 1 0


$K = \overline{D}$

Master slave JK flip flop:



CLK	J	K	Q	\bar{Q}
0	x	x	Q	\bar{Q}
1	0	0	Q	\bar{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	\bar{Q}	Q

clk	D	R	S	Q _{n+1}	Comment
0	0	1	1	Q	NC
0	1	1	1	Q	NC
1	0	1	0	0	Reset
0	X	ϕ	1	1	Set NC
1	1	0	1	1	Set
1	1	1	0	0	Reset







Registers:

↓
group of flip flops, to increase the storage capacity.


N bit register consists of N flip flops \Rightarrow capable of storing N bit words.


Registers




shift left & rotate.

1) SISO mode:







110 → requires 7 clock pulse for 4 bit.




Assignment: Design SISO left shift.

Serial in parallel out (SIPO)




1010

4 clock pulses for SIPO



Parallel in parallel out (PIPO)



load mode: 1 0 1 0
B₀ B₁ B₂ B₃

Shift = 0
→ B₀ = 1

To perform PIPO makeshift = 0,
load the data.

And ① → 0
② → B₁ } OR, B₁ = 0

And ③ → 0
④ → B₂ } OR → B₂ = 1

And ⑤ → 0
⑥ → B₃ } OR → B₃ = 0

→ ~~Makeshift = 0, load data as 1010~~
shift for all 1


When shift = 0, load operation
· shift = 0, serial operation

AND ① 0
② B₁ = 1 } B₁ = 1


AND

③ 0 } $b_2 = 1$
④ R_2

⑤ 0 } $b_3 = 1$
⑥ R_3



Bidirectional shift registers:




Bi-directional shift register

Mode

D_r

clk

out



Universal shift register:

* Mode control		Comment
S_1	S_0	
0	0	NC
0	1	shift right
1	0	shift left
1	1	Parallel loading

Bidirectional:

Right shift:


	Q_A	Q_B	Q_C	Q_D
ip	0	0	0	0
clk 1	0	0	0	0
2	0	0	0	0
3	0	0	0	0
4	1	0	0	0
5	0	1	0	0
6	0	0	1	0
7	0	0	0	1

Left shift

	Q_A	Q_B	Q_C	Q_D
	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	1	0	0
4	1	0	0	0
5	0	0	0	0
6	0	0	0	0
7	0	0	0	0

Q)	Mode control		Comment
	S_1	S_0	
①	0	0	N.C
②	0	1	Complement
③	1	0	clear to 0
④	1	1	load II Data.

Design a universal shift register for the given table with 4:2 Mux with mode selection shift S_1, S_0 .



Design a universal shift register for
Operation

Mode		Operation
S_1	S_0	
0	0	
0	1	
1	0	
1	1	


NC

synchronous clear

Complement

circular shift right.


$Q_A \rightarrow Q_B \rightarrow Q_C \rightarrow Q_D$



Asynchronous inputs or direct inputs or overriding i/p's:

Preset and clear inputs overrides the input from S, R and CLK.

Basically output is irrespective of S and R inputs.




Active low:

Pr	Clr	Qn
0	0	Not used
0	1	1
1	0	0
1	1	b/b work normally

Active high:

Pr	Clr	Qn
0	0	b/b works normally
0	1	1
1	0	0
1	1	Not used

Counters:



Asynchronous: easier, simpler
slower

Synchronous: complex
faster


Asynchronous

a) flip flops are connected in such a way that the o/p of first fl/f is clk for the next fl/f.

b) flip flops are not clocked simultaneously

c) circuit is simple for more no. of states.

d) speed is low




Synchronous

a) there is no connection b/w o/p of first fl/f and clock.

b) flip flops are clocked simultaneously.

c) circuit becomes complicated as no. of states increases.


d) speed is high.



+ve edge } \rightarrow up counter $\rightarrow \text{clk} \rightarrow \bar{Q}$
 \rightarrow down counter $\rightarrow \text{clk} \rightarrow Q$

-ve edge } \rightarrow up counter $\rightarrow \text{clk} \rightarrow Q$
 \rightarrow down counter $\rightarrow \text{clk} \rightarrow \bar{Q}$

Q) Design a 3 bit negative edge triggered asynchronous up counter.




CLK	QC	QB	QA
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

(For example)


[For whenever bit clk is given it becomes LSB
 \therefore here \rightarrow QA is LSB]

Q) Design a four bit asynchronous upcounter using negative edge triggered T flip flop.




	Q_D	Q_C	Q_B	Q_A
Initially	0	0	0	0
clk 1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Waveform:



Q1 Design a 3 bit ripple counter (down) using T flip flop: (negative trigger)

logic 1



	QC	QB	QA
initial	1	1	1
clk 1	1	1	0
2	1	0	1
3	1	0	0
4	0	1	1
5	0	1	0
6	0	0	1
7	0	0	0
8	1	1	1

$\bar{Q}_A, \bar{Q}_B, \bar{Q}_C$ 0 → change
1 → No change

Design of ripple counter / Asynchronous counter.

- Step 1: determine the no. of flipflops needed (n)
 Step 2: Choose the type of flipflop to be used. (T or JK)
 Step 3: Write truth table for counter.
 Step 4: derive reset logic by Kmap simplification.
 Step 5: draw the logic diagram

Q) Design decade ripple counter using JK flipflop or BCD ripple counter using JK flipflop.

1) $2^n \geq N$

$N = 10$ (0-9)


$n = 4$

2) JK flipflop

Q_D	Q_C	Q_B	Q_A	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1

$Q_D Q_C$	$Q_B Q_A$			
	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	0	0	0	0
10	1	1	0	0

$$Y = \bar{Q}_D + \bar{Q}_C + \bar{Q}_B$$



Q) Design mod 6 counter using T flip flop. (0 to 5)

a	b	c	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

LSB \rightarrow CLK


$N=6$ (0-5)

$n=3$

00 01 11 10

1	1	1	1
1	1	0	0

$$Y = \bar{b} + \bar{a}$$



Q) Determine the no. of flip flops and type.

X Synchronous counter:

a) Determine the no. of flip flops and type of f/f

b) Write excitation table of f/f.

c) Write State diagram and write excitation table

d) obtain eqn using Kmap

e) Draw logic diagram.


Q) Design 3 bit synchronous binary up counter.

Step 1: $n=3$ type: T f/f

Step 2:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Steps:



Present State (Ps)			Next State			Output of the 1/6		
QC	QB	QA	QC ⁺	QB ⁺	QA ⁺	TC	TB	TA
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	0	1
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0			

QA QA

QC	00	01	11	10
0	0	0	1	0
1	0	0	1	0

$$T_C = Q_B' Q_A$$

QA QA


QC	00	01	11	10
0	0	1	1	0
1	0	1	1	0

$$T_B = Q_A$$

QA QA

QC	00	01	11	10
0	1	1	1	1
1	1	1	1	1


$$T_A = 1$$



Q1) Design mod 5 counter using JK b/b:

$n=3$, JK b/b

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



Present state

Q_A	Q_B	Q_C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Next state

Q_A^+	Q_B^+	Q_C^+
0	0	1
0	1	0
0	1	1
1	0	0
1	0	0
1	0	0
X	X	X
X	X	X
X	X	X
X	X	X

i/p to b/b

$J_A K_A$	$J_B K_B$	$J_C K_C$
0 X	0 X	1 X
0 X	1 X	X 1
0 X	X 0	1 X
1 X	X 1	0 X
X 1	0 X	0 X
X X	X X	X X
X X	X X	X X
X X	X X	X X
X X	X X	X X

$$J_A = Q_B Q_C$$

$$K_A = 1$$

$$J_B = Q_A$$


$$K_B = Q_A$$

$$K_C = 1$$

Q) Design the synchronous counter using JK b/b for the following sequence . 0, 1, 3, 7, 6, 4, 0

$n=3$, JK b/b

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
0	0	X	1
1	1	X	0



Present State			Next State			i/p to JK b/b		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	$J_A K_A$	$J_B K_B$	$J_C K_C$
0	0	0	0	0	1	0 X	0 X	1 X
0	0	1	0	1	1	0 X	1 X	X 0
0	1	0	X	X	X	X X	X X	X X
0	1	1	1	1	1	1 X	X 0	X 0
1	0	0	0	0	0	X 1	0 X	0 X
1	0	1	X	X	X	X X	X X	X X
1	1	0	1	0	0	X 0	X 1	0 X
1	1	1	1	1	0	X 0	X 0	X 1



QA


	00	01	11	10
0	0	0	1	X
1	X	X	X	X

$$J_A = Q_B$$

$$K_A = \overline{Q_B} \quad |$$


$$J_B = Q_C \quad \cdot \quad J_C = \bar{Q}_A$$

$$K_B = \overline{Q_C} \quad K_C = \overline{Q_A}$$



up/down - T 8/6.

M	Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	T_A	T_B	T_C
0	0	0	0	0	0	1	0	0	1
	0	0	1	0	1	0	0	1	1
	0	1	0	0	1	1	0	0	1
	0	1	1	1	0	0	1	1	1
	1	0	0	1	0	1	0	0	1
	1	0	1	1	1	0	0	1	1
	1	1	0	1	1	1	0	0	1
	1	1	1	0	0	0	1	1	1
	0	0	0	1	1	1	1	1	1
	0	0	1	0	0	0	0	0	1
	0	1	0	0	1	0	0	1	1
	0	1	1	0	1	1	0	1	1
	1	0	0	1	0	1	0	1	1
	1	0	1	1	0	0	0	1	1
	1	1	0	1	0	1	0	1	1
	1	1	1	0	0	0	0	0	1



$$T_C = 1$$

$$T_B = M \oplus Q_C$$


$$T_A = \bar{M} Q_C Q_B + M \bar{Q}_B \bar{Q}_C$$

$$= M \oplus Q_C$$

Self starting counter:

g) 0, 2, 3, 6, 5, 1, 0...

PSA			MS			IP to 6/6		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	D_A	D_B	D_C
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	0
0	1	0	0	1	1	0	1	0
0	1	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0	0
1	0	1	0	0	1	0	0	1
1	1	0	1	0	1	1	0	1
1	1	1	0	0	0	0	0	0



QA

Q _A \ Q _B Q _C	00	01	10	11
0	0	0	1	0
1	0	0	0	1

$$P_A = \bar{Q}_A Q_B Q_C + Q_A Q_B \bar{Q}_C$$

QA

Q _A \ Q _B Q _C	00	01	10	11
0	1	0	1	1
1	0	0	0	0

$$P_B = \bar{Q}_A \bar{Q}_C + \bar{Q}_A Q_B$$

QA

Q _A \ Q _B Q _C	00	01	10	11
0	0	0	0	1
1	0	1	0	1

$$P_C = Q_B \bar{Q}_C + Q_A \bar{Q}_B Q_C$$

Ans:

Q) Design a ^{self starting} synchronous decade counter using T flip flop for 0, 2, 6, 8, 9, 0

T flip flop

excitation table:

Q	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

(In self starting counters)

if there's no next state it goes to zero, whereas in normal counters it goes to don't care)


PS				MS				1/P to 1/6			
q_A	q_B	q_C	q_D	q_A^+	q_B^+	q_C^+	q_D^+				
0	0	0	0	0	1	0	0	0	1	0	0
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	0	0	1	1	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	1	1
0	1	0	0	0	0	0	0	0	1	0	0
0	1	0	1	0	0	0	0	0	1	0	1
0	1	1	0	1	0	0	0	1	1	1	0
0	1	1	1	0	0	0	0	0	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1
1	0	1	0	x	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x				
1	1	0	0	x	x	x	x				
1	1	0	1	x	x	x	x				
1	1	1	0	x	x	x	x				
1	1	1	1	x	x	x	x				

Kmap, circuit --

Ring Counter:

→ 4 bit

→ Preset or clear inputs are called Overriding inputs.




	QA	QB	QC	QD	
	0	0	0	0	...
	1	0	0	0	...
	0	1	0	0	...
	0	0	1	0	...
	0	0	0	1	...

Circular shift (indicated by arrows showing the sequence of states)

In Ring counter, no. of bits = no. of states.

Johnson Counter:



In Johnson, no. of states = $2 \times n$

(n =) no. of ~~bits~~ flip/flops

clk	Q _A	Q _B	Q _C	Q _D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

Ring

1) Initialization required.

Johnson

1) Initialization not req
since the O/P is taken from
Q. as feed
back
to first ff.

Mooore and Mealy model:


Mooore model

- * The output is for present state only.
- * The input changes does not affect the output.
- * It requires more no. of states for implementing the ~~same~~ same func

Mealy model

- * The output is for present ^{state} and as well as present input.
- * Input changes may affect the output.
- * It requires less no. of states for implementing the same func.

Mealy model:



Q) Design a synchronous circuit using the edge triggered JK b/b with minimal combinational gating to generate the following sequence: 0-1-2-0 if i/p $n=0$
0-2-1-0 if i/p $n=1$