


Class	••	BE - 8
Roll. No	:	42410
Assignment No.	••	1.f
Assignment Name	••	Half Adder
Date of Performance	:	21-11-2020






BLOCK DIAGRAM




LAYOUT




WAVEFORMS

1. V vs T Waveform



V out, I out Waveform



Conclusions:

Thus, we have:

- 1) Drawn the LAYOUT for Half adder by using an EX-OR gate and an AND gate constructed by Multiplexers in 90 nm Foundry.
- 2) Simulated the LAYOUT to observe waveforms.
- 3) Verified its functionality as per TRUTH-TABLE.