TITLE PAGE

Class	• •	BE-08
Roll No.	:	42410
Assignment No.	:	01
Assignment Name	:	4 -bit ALU (Arithmetic Logic Unit)
Date of Performance	:	

Block Diagram:

A ⇒		/> y
B +>	alu_add-8mb	-> carry/borrow
3 F />		

AIB: 4 bit operands

f: 3 bit function bus

Y: 4 bit sum / difference logic 0/P

carry - 60000: carry or borrow


Truth Table:


tur	chor	الالان	operations
f(2	P(1)) f(o)	
0	0	Ь	A·B
0	0	1	A.B
0	١	0	A+B
0	1	1	A+B
1	0	0	A + B
1	0	1	ABB
1)	0	A and B
,	,		A-B


MAIN VHDL PROGRAM


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
use IEEE.NUMERIC_STD.ALL;
entity alu_add_sub is
  Port ( A: in STD_LOGIC_VECTOR (3 downto 0);
      B: in STD_LOGIC_VECTOR (3 downto 0);
      F: in STD_LOGIC_VECTOR (2 downto 0);
                        Carry_borrow : out STD_LOGIC;
      Y: out STD_LOGIC_VECTOR (3 downto 0));
end alu_add_sub;
architecture alu_add_sub_arch of alu_add_sub is
signal result: std_logic_vector(4 downto 0):="00000";
begin
               PROCESS(A,B,F)
                       BEGIN
                               CASE F IS
                                      WHEN "000" =>
                                              result <= '0' & (A AND B);
                                      WHEN "001" =>
                                              result <= '0' & (A NAND B);
                                      WHEN "010" =>
                                              result <= '0' & (A OR B);
                                      WHEN "011" =>
                                              result <='0' & (A NOR B);
                                      WHEN "100" =>
                                              result <= '0' & (A XOR B);
                                      WHEN "101" =>
                                              result <= '0' & (A XNOR B);
                                      WHEN "110" =>
                                              result<=('0'& A )+('0'& B );
                                      WHEN OTHERS =>
                                              if a<b then
                                                      result<=not(('0' \& A)+('0' \& not(B)+1))+1;
                                              else
                                                      result<=('0'& A )-('0'& B );
                                              end if;
                               END CASE;
               END PROCESS;
                              Y <= result(3 downto 0);
               Carry_borrow <= result(4);</pre>
end alu_add_sub_arch;
```

RTL SCHEMATIC











TECHNOLOGY SCHEMATIC





SYNTHESIS REPORT

a) **Device Utilisation Summary**

* Final	Report	*
Final Results RTL Top Level Output Top Level Output File Output Format Optimization Goal	File Name : alu_add_ Name : alu_add_su : NGC	sub.ngr
Design Statistics # IOs	: 16	
# LUT1 # LUT3 # LUT4 # MUXCY # MUXF5 # MUXF6 # XORCY # IO Buffers # IBUF	: 4 : 9 : 4 : 5 : 16 : 11 : 5	
Selected Device: 3s25 Number of Slices: Number of 4 input LU Number of IOs: Number of bonded IC	19 out of 244 Ts: 35 out of 16	4896 0%
Partition Resource Sur	mmary:	
No Partitions were fo	ound in this design.	


b) <u>Timing Report</u>

====
TIMING REPORT
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
0 • • · · · · · · · · · · · · · · · · ·
Speed Grade: -5
Speed Grade: -5 Minimum period: No path found
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path delay: 13.714ns
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path delay: 13.714ns Timing Detail:
Speed Grade: -5 Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path delay: 13.714ns

TESTBENCH PROGRAM

```
LIBRARY ieee;
              USE ieee.std_logic_1164.ALL;
             use ieee.std_logic_unsigned.all;
                ENTITY alu_add_sub_tb IS
                  END alu_add_sub_tb;
 ARCHITECTURE alu add sub arch OF alu add sub tb IS
  -- Component Declaration for the Unit Under Test (UUT)
                 COMPONENT alu add sub
                           PORT(
             A: IN std_logic_vector(3 downto 0);
             B: IN std_logic_vector(3 downto 0);
             F: IN std_logic_vector(2 downto 0);
                Carry_borrow : OUT std_logic;
             Y: OUT std_logic_vector(3 downto 0)
                               );
                     END COMPONENT;
                          --Inputs
     signal A: std_logic_vector(3 downto 0) := "1000";
     signal B: std_logic_vector(3 downto 0) := "1001";
  signal F : std_logic_vector(2 downto 0) := (others => '0');
                            --Outputs
              signal Carry_borrow : std_logic;
          signal Y : std_logic_vector(3 downto 0);
-- No clocks detected in port list. Replace <clock> below with
                 -- appropriate port name
                          BEGIN
             -- Instantiate the Unit Under Test (UUT)
               uut: alu_add_sub PORT MAP (
                            A \Rightarrow A,
                            B \Rightarrow B,
                             F \Rightarrow F,
                Carry_borrow => Carry_borrow,
                             Y => Y
                              );
                    stim_proc: process
                       begin
                          F <= F+1;
                             wait for 40 ns;
                        end process;
                           END;
```

ISIM WAVEFORMS



UCF FILE

PlanAhead Generated physical constraints

```
NET "A[3]" LOC = P205;

NET "A[2]" LOC = P206;

NET "A[1]" LOC = P203;

NET "A[0]" LOC = P200;

NET "B[3]" LOC = P192;

NET "B[2]" LOC = P193;

NET "B[1]" LOC = P189;

NET "B[0]" LOC = P190;

NET "F[2]" LOC = P179;

NET "F[1]" LOC = P177;

NET "F[0]" LOC = P177;

NET "Y[3]" LOC = P165;

NET "Y[2]" LOC = P163;

NET "Y[1]" LOC = P163;

NET "Y[0]" LOC = P164;
```

CONCLUSION:

Thus, we have:

- 1)Modelled 4-Bit ALU Interfacing using Behavioural Modelling Style.
- 2)Observed following Schematics: **RTL & Technology Schematics** generated **Post-Synthesis.**
- 3)Interpreted **Device Utilisation Summary** in terms of LUTs , SLICES , IOBs ,
- Multiplexers & D FFs used out of the available device resources.
- 4)Interpreted the <u>TIMING Report</u> in terms of <u>Maximum combinational delay</u> as indicative of the <u>Maximum Operating Frequency</u>.
- 5)Written a <u>TESTBENCH</u> to verify the functionality of 4-Bit ALU Interfacing & verified the functionality as per the TRUTH-TABLE, by observing <u>ISIM Waveforms</u>.
- 6)Used PlanAhead Editor for pin-locking.
- 7)<u>Prototyped</u> the FPGA <u>XC3S250EPQ208-5</u> to realize 4-Bit ALU Interfacing & verified its operation by giving suitable input combinations.