

Class	:	BE - 8
Roll. No	••	42410
Assignment No.	••	B.1 (b, c)
Assignment Name	••	CMOS NAND and AND Gate
Date of Performance	:	12-11-2020

	æ) (1.6)	CMOS	2 I/P NAMP CIATE				
	(I.C) CMOS ZIIP AND CHOICE								
				F	=90nm	Fave's	7		
	S	ME	sols:	_					
15	2	2 ire	MAN	CATE		2	IP AN	D CAME	
	A -		1	_	- YNAND	A -		1	_ YAND
	в —		-	1		B -		/	Cipa Mil
		YN	and	= A-B	A 12 WY 1003	4.	= dua	A-B	
20									
	4/8/8	100	1.00	1/1/2	TRUTH TABLES	Alles		3-19	
		A	В	YAMO	3 MAR 993	A	В	YOUD	
		0	0	1		0	0	0	
		0	1	1	100 100 100 100 100 100 100 100 100 100	0	1	0	3
25		1	0)		1	0	0	
		1	1	0	A CONTRACTOR OF THE PARTY OF TH	1	1	1	

Block Diagram




LAYOUT




WAVEFORMS

1. V vs T Waveform



SR.NO.	PARAMETER	VALUE
1)	Pdynamic	17.996 μW
2)	f _{max}	2.5 GHz

2. V out, I out Waveform



SR.NO.	PARAMETER	VALUE
1)	Pdynamic	17.660 μW
2)	f _{max}	2.5 GHz

Conclusions:

Thus, we have:

- 1) Drawn the LAYOUT for CMOS NAND and AND Gate using 90 nm Foundry.
- 2) Simulated the LAYOUT to observe waveforms.
- 3) Verified its functionality as per TRUTH-TABLE.
- 4) Noted the values of Pdynamic and fmax.