
Class	:	BE - 8
Roll No	:	42410
Assignment No	:	4
Assignment Name	:	LCD FPGA Interfacing
Date of Performance	:	17-10-2020

## **Block Diagram:**




## **Function Table:**


STUNEAL NAME	XC3S250E-PQ 208	XC 56 LX9-TBG144	
LCD-RS	P48	p 77	
LCD-EN	P49	P7 L	
LC D_ DATA O	P 47	NC	
	PYI	NC	
LCD - DATA 1	P39	NC	
LC D_ 0414 L	P35	NC	
LCD_DATA3		RE6	
LCD-DATAY	P 33	PG1	
LC D-DATA 5	P3)	P 59	
LCD_DATAG P29		<b>158</b>	


```
MAIN VHDL PROGRAM
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity LCD FSM is
Port ( rst : in std_logic;
                              -- reset
     clk_12Mhz : in std_logic;
                                -- high freq. clock
     lcd_rs : out std_logic; -- LCD RS control
     Icd en: out std logic; -- LCD Enable
     lcd data : out std logic vector(7 downto 0)); -- LCD Data port
end LCD_FSM;
architecture Behavioral of LCD FSM is
signal div: std logic vector(20 downto 0); --- delay timer 1
signal clk_fsm,lcd_rs_s: std_logic;
-- LCD controller FSM states
type state is (reset,func,mode,cur,clear,d0,d1,d2,d3,d4,hold);
signal ps1,nx : state;
signal dataout_s: std_logic_vector(7 downto 0); --- internal data command multiplexer
begin
---- clk divider -----
process(rst,clk 12Mhz)
begin
if(rst = '1')then
    div <= (others=>'0');
elsif( RISING_EDGE(clk_12Mhz) and clk_12Mhz ='1')then
    div \le div + 1;
    end if;
end process;
clk fsm <= div(20);
----- Presetn state Register ------
process(rst,clk fsm)
begin
if(rst = '1')then
    ps1 <= reset;
elsif(RISING_EDGE(clk_fsm) and clk_fsm ='1')then
    ps1 \le nx;
end if;
end process;
---- state and output decoding process
process(ps1)
begin
case(ps1) is
when reset =>
             nx <= func;
         lcd rs s <= '0';
                                            -- 38h
             dataout s <= "00111000";
when func
             =>
             nx <= mode;
             lcd_rs_s <= '0';
```

```
dataout s <= "00111000"; -- 38h
when mode =>
            nx <= cur;
            lcd_rs_s <= '0';
            dataout_s <= "00000110"; -- 06h
when cur=>
            nx <= clear;
            lcd_rs_s <= '0';
            dataout_s <= "00001100"; -- 0Ch curser at starting point of line1
when clear=>
            nx <= d0;
            lcd rs s <= '0';
            dataout s <= "00000001"; -- 01h
when d0 =>
            lcd_rs_s <= '1';
            dataout s <= "01010000";
                                             -- P
            nx <= d1;
when d1 =>
            lcd_rs_s <= '1';</pre>
            dataout s <= "01001001";
                                              -- |
            nx <= d2;
when d2 =>
            lcd_rs_s <= '1';
            dataout_s <= "01000011"; -- C
            nx <= d3;
when d3 =>
            lcd_rs_s <= '1';</pre>
            dataout_s <= "01010100";
                                             -- T
            nx <= d4;
when d4 =>
            lcd_rs_s <= '1';</pre>
            dataout_s <= "00100000"; -- space
            nx <= hold;
when hold
            lcd_rs_s <= '0';
            dataout s <= "00000000"; -- hold
            nx <= hold;
when others=>
            nx <= reset;
            lcd rs s <= '0';
            dataout_s <= "00000001"; -- CLEAR
end case;
end process;
lcd_en <= clk_fsm;</pre>
lcd_rs <= lcd_rs_s;</pre>
lcd_data <= dataout_s;</pre>
end Behavioral;
```


# **RTL SCHEMATIC**







# **TECHNOLOGY SCHEMATIC**



```
TESTBENCH PROGRAM
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY LCD_Test IS
END LCD_Test;
ARCHITECTURE behavior OF LCD Test IS
  -- Component Declaration for the Unit Under Test (UUT)
  COMPONENT LCD FSM
  PORT(
    rst: IN std_logic;
    clk_12Mhz: IN std_logic;
    lcd_rs : OUT std_logic;
    lcd_en : OUT std_logic;
    lcd_data : OUT std_logic_vector(7 downto 0)
    );
  END COMPONENT;
 --Inputs
 signal rst : std logic := '0';
 signal clk_12Mhz : std_logic := '0';
    --Outputs
 signal lcd_rs : std_logic;
 signal lcd_en : std_logic;
 signal lcd_data : std_logic_vector(7 downto 0);
 -- Clock period definitions
 constant clk_12Mhz_period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
 uut: LCD_FSM PORT MAP (
     rst => rst,
     clk_12Mhz => clk_12Mhz,
     lcd rs => lcd rs,
     lcd en => lcd en,
     lcd_data => lcd_data
    );
    clk_12Mhz_process :process
 begin
         clk 12Mhz <= '0';
         wait for clk_12Mhz_period/2;
         clk 12Mhz <= '1';
         wait for clk_12Mhz_period/2;
 end process;
 -- Stimulus process
 stim_proc: process
 begin
   rst <= '1';
   wait for 20 ns;
  rst <= '0';
  -- insert stimulus here
   wait;
 end process;
END;
```

# ISIM WAVEFORMS:-8 180 ms 54 60 ms 80 ms 100 ms 120 ms 140 ms 43 49 ᆼ 40 ms X1: 186.422320833 ms 0 ms 88

## PIN-LOCKING REPORT

# PlanAhead Generated physical constraints

```
NET "clk_12Mhz" LOC = P80;

NET "rst" LOC = P204;

NET "lcd_rs" LOC = P48;

NET "lcd_en" LOC = P49;

NET "lcd_data[0]" LOC = P47;

NET "lcd_data[1]" LOC = P41;

NET "lcd_data[2]" LOC = P39;

NET "lcd_data[3]" LOC = P35;

NET "lcd_data[4]" LOC = P33;

NET "lcd_data[5]" LOC = P31;

NET "lcd_data[6]" LOC = P29;

NET "lcd_data[6]" LOC = P29;
```

## **Conclusion:**

Thus we have:

- 1) Modeled a LCD-FPGA Interfacing using Behavioral Modeling Style.
- 2) Observed following Schematics: RTL & Technology Schematics generated Post-Synthesis.
- 3) Interpreted **Device utilization Summary** in terms of LUTs, SLICES, IOBs, Multiplexers & D FFs used out of the available device resources.
- 4) Interpreted the TIMING Report in terms of Maximum combinational delay as indicative of the Maximum Operating Frequency.
- 5) Written a TESTBENCH to verify the functionality of LCD-FPGA Interfacing & verified the functionality as per the TRUTH-TABLE, by observing ISIM Waveforms.
- 6) Used Plan Ahead Editor for pin-locking.
- 7) Prototyped the FPGA **XC3S250EPQ208-5** to realize LCD-FPGA Interfacing & verified its operation by giving suitable input combination.