

מבוא למחשבים

Lecture 4

Concrete RTN Control Signals

Dr. Ron Shmueli

חלק נכבד מהשקפים מבוסס על הספר:

·Heuring and Jordan: "Computer System Design and Architecture", Prentice Hall, 2004

2013 Dr. Ron Shmueli


Chapter 4 Topics

- The Design Process
- A 1-bus Microarchitecture for SRC
- Data Path Implementation
- Logic Design for the 1-bus SRC
- The Control Unit
- The 2- and 3-bus Processor Designs
- The Machine Reset Process
- Machine Exceptions

2013 Dr. Ron Shmueli 2

Abstract and Concrete Register Transfer Descriptions

- The abstract RTN for SRC in Chapter 2 defines "what," not "how"
- A concrete RTN uses a specific set of real registers and buses to accomplish the effect of an abstract RTN statement
- Several concrete RTNs could implement the same ISA



2013

The Design Process

- informal description Abstract RTN
- Block diagram architectures to support the abstract RTN, (HW) then we will:
 - Write concrete RTN steps consistent with the architecture
 - Keep track of demands made by concrete RTN on the hardware
- Design data path hardware and identify needed control signals
- Design a control unit to generate control signals

2013 Dr. Ron Shmueli

Fig. 4.1 Block Diagram of 1-bus SRC

CPU

Figure 4.12

Control Unit

Base Path


To memory subsystem

Memory bus

Figures 4.2, 4.3

Copyright © 2004 Pearson Prentice Hall, Inc.


Dr. Ron Shmueli



Lec 4 2013

Fig. 4.2 High-Level View of the 1-Bus SRC Design


- One bus limitations
- **Registers Access**
- **Memory data and Address**
- **ALU** capabilities
 - · first operand always in A,
 - Second operand from bus
 - result goes to C



(31..0)

2013

Fig. 4.7 The ALU and Its Associated Registers




Copyright © 2004 Pearson Prentice Hall, Inc.

2013 Dr. Ron Shmueli 8

Abstract and Concrete RTN for SRC add Instruction

Abstract RTN: (IR \leftarrow M[PC]: PC \leftarrow PC + 4; instruction_execution); instruction_execution := (• • • add (:= op= 12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]:



Parts of 2 RTs (IR ← M[PC]: PC ← PC + 4;) done in T0

Lec 4

2013 Dr. Ron Shmueli

Concrete RTN Gives Information about Subunits

- The ALU must be able to add two 32-bit values
- ALU must also be able to increment B input by 4
- Memory read must use address from MA and return data to MD
- Steps T0, T1, and T2 constitute instruction fetch, and will be the same for all instructions
- With this implementation, fetch and execute of the add instruction takes 6 clock cycles

2013 Dr. Ron Shmueli 10

MD – Mem. Data

אותות התפעול של ה MD בכתיבת ה- (Control signals

■ העברת נתון מ- CPU BUS ל- MD

- מידע זמין בערוץ
- Mdbus + Strob) MD דוגם מידע ל MDin פנימי ביחידת בקרה)

רברת נתון מ-MD ל- CPU BUS ■

- MD מידע זמין ב
- .(פתיחת חוצץ לערוץ). MDout ■

לזיכרון) און MD כתיבה לזיכרון (העברה מ

- פתיחת ה MA
- MDwr) Write פנימי ליחידת בקרה).
- שמדיכרון ביחידת done מהזיכרון ביחידת (ממתין לאות הבקרה)

קריאה מהזיכרון (העברה מהזיכרון ל MD)

- פתיחת ה MA
- שנימי ליחידת בקרה). MDrd) Read ■
- מהזיכרון done כאשר מגיעה האות) Wait המידע נדגם על MD המידע הבקרה)

רפשטה של בעית תזמון -אוגר מוציא מידע (הפשטה של בעית תזמון -אוגר שוון _{Dr. Ron Shmue} נעלית שעון

ight © 2004 Pearson Prentice Hall, Inc

2013

From Concrete RTN to Control Signals: The Control Sequence

Tbl 4.6—The Instruction Fetch

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC: C \leftarrow PC+4;$	PC _{out} , MA _{in} , Inc4, C _{in}
T1.	$MD \leftarrow M[MA]: PC \leftarrow C;$	Read, Cout, PCin, Wait
T2.	$IR \leftarrow MD;$	MD _{out} , IR _{in}
T3.	Instruction execution	

- The register transfers are the concrete RTN
- The control signals that cause the register transfers make up the control sequence
- Wait prevents the control from advancing to step T3 until the memory asserts Done

2013 Dr. Ron Shmueli 12


Control Steps, Control Signals, and Timing


- Within a given time step, the order in which control signals are written is irrelevant
 - In step T0, C_{in} , Inc4, MA_{in} , $PC_{out} == PC_{out}$, MA_{in} , Inc4, C_{in}
- The only timing distinction within a step is between gates and strobes
- The memory read should be started as early as possible to reduce the wait
- MA must have the right value before being used for the read
- Depending on memory timing, Read could be in T0


2013 Dr. Ron Shmueli 13

Abstract and Concrete RTN for SRC add Instruction

Abstract RTN: (IR \leftarrow M[PC]: PC \leftarrow PC + 4; instruction_execution); instruction_execution := (• • • add (:= op= 12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]:








- Parts of 2 RTs (IR ← M[PC]: PC ← PC + 4;) done in T0
- Single add RT takes 3 concrete RTs (T3, T4, T5)
 Dr. Ron Shmueli

Dr. Ron Shmueli

14

7

Fig. 4.4 The SRC Register File and Its Control Signals



Control Sequence for the SRC add Instruction

add (:= op= 12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]:

Tbl 4.7 The Add Instruction

<u>Step</u>	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC: C \leftarrow PC+4;$	PC _{out} , MA _{in} , Inc4, C _{in} , Read
T1.	$MD \leftarrow M[MA]: PC \leftarrow C;$	C _{out} , PC _{in} , Wait
T2.	$IR \leftarrow MD;$	MD _{out} , IR _{in}
T3.	$A \leftarrow R[rb];$	Grb, R _{out} , A _{in}
T4.	$C \leftarrow A + R[rc];$	Grc, R _{out} , ADD, C _{in}
T5.	$R[ra] \leftarrow C;$	C _{out} , Gra, R _{in} , End

- Note the use of Gra, Grb, & Grc to gate the correct 5 bit register select code to the regs.
- End signals the control to start over at step T0

2013 Dr. Ron Shmueli 16


Lec 4 2013


Concrete RTN for Arithmetic Instructions: addi

Abstract RTN:

addi (:= op= 13) \rightarrow R[ra] \leftarrow R[rb] + c2 \langle 16..0 \rangle {2's comp. sign extend} :

Tbl 4.2 Concrete RTN for addi:






17

- Differs from add only in step T4
- Establishes requirement for sign extend hardware 2013

Dr. Ron Shmueli

Fig. 4.5 Extracting c1, c2, and op from the **Instruction Register**



Control Sequence for the SRC addi Instruction

addi (:= op= 13) \rightarrow R[ra] \leftarrow R[rb] + c2 \langle 16..0 \rangle {2's comp., sign ext.} :


Tbl 4.8 The addi Instruction

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC: C \leftarrow PC + 4;$	PC _{out} , MA _{in} , Inc4, C _{in} , Read
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$	C _{out} , PC _{in} , Wait
T2.	$IR \leftarrow MD;$	MD _{out} , IR _{in}
T3.	$A \leftarrow R[rb];$	Grb, R _{out} , A _{in}
T4.	$C \leftarrow A + c2\langle 160 \rangle \{ sign ext. \};$	c2 _{out} , ADD, C _{in}
T5.	$R[ra] \leftarrow C;$	C _{out} , Gra, R _{in} , End

 The c2_{out} signal sign extends IR(16..0) and gates it to the bus

2013 Dr. Ron Shmueli 19

Fig. 4.3 More Complete view of Registers and Buses in 1-bus SRC Design—Including Some Control Signals



- Concrete RTN lets us add detail to the data path
 - Instruction register logic & new paths
 - Condition bit flip-flop
 - Shift count register

Keep this slide in mind as we discuss concrete RTN of instructions.

2013 Dr. Ron Shmueli 20

Abstract and Concrete RTN for Load and Store

```
\begin{split} &\text{Id } (:= op=1) \rightarrow R[ra] \leftarrow M[disp]:\\ &\text{st } (:= op=3) \rightarrow M[disp] \leftarrow R[ra]:\\ &\text{where}\\ &\text{disp}\langle 31..0\rangle := ((rb=0) \rightarrow c2\langle 16..0\rangle \{\text{sign ext.}\}:\\ &(rb\neq 0) \rightarrow R[rb] + c2\langle 16..0\rangle \{\text{sign extend, 2's comp.}\}): \end{split}
```

Tbl 4.3

Step	RTN for ld	RTN for st
T0-T2		nstruction fetch
T3.	$A \leftarrow (rb =$	$0 \rightarrow 0$: $rb \neq 0 \rightarrow R[rb]$);
T4.	$C \leftarrow A + C$	(16@IR(16)#IR(150));
T5.	ļ	MA ← C;
T6.	$MD \leftarrow M[MA];$	$MD \leftarrow R[ra];$
T7.	$R[ra] \leftarrow MD;$	$M[MA] \leftarrow MD;$


2013 Dr. Ron Shmueli

Notes for Load and Store RTN

- Steps T0 through T2 are the same as for add and addi, and for all instructions
- In addition, steps T3 through T5 are the same for Id and st, because they calculate disp
- A way is needed to use 0 for R[rb] when rb=0 (BAout)
- 15 bit sign extension is needed for IR(16..0)
- Memory read into MD occurs at T6 of Id
- Write of MD into memory occurs at T7 of st

2013 Dr. Ron Shmueli 22

Fig. 4.4 The SRC Register File and Its Control Signals



Control Sequence for the SRC st Instruction

```
st (:= op= 3) \rightarrow M[disp] \leftarrow R[ra] : disp\langle 31..0 \rangle := ((rb=0) \rightarrow c2\langle 16..0 \rangle {sign ext.} : (rb\neq0) \rightarrow R[rb] + c2\langle 16..0 \rangle {sign extend, 2's comp.}):
```

The st Instruction

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch Instruc	ction fetch
T3.	$A \leftarrow (rb=0) \rightarrow 0: rb \neq 0 \rightarrow R[rb];$	Grb, BA _{out} , A _{in}
T4.	$C \leftarrow A + c2(160) \{sign ext.\};$	c2 _{out} , ADD, C _{in} address arithmetic
T5.	$MA \leftarrow C;$	C _{out} , MA _{in}
T6.	$MD \leftarrow R[ra];$	Gra, R _{out} , MD _{in} , Write
T7.	$M[MA] \leftarrow MD;$	Wait, End

Note BA_{out} in T3 compared to R_{out} in T3 of addi

2013 Dr. Ron Shmueli 24

Concrete RTN for Conditional Branch

```
\begin{array}{lll} \text{br } (:= \text{op= 8}) \rightarrow (\text{cond} \rightarrow \text{PC} \leftarrow \text{R[rb]}): \\ \text{cond} := (\text{ } \text{c3}\langle 2..0\rangle = 0 \rightarrow 0: & \text{never} \\ \text{ } \text{c3}\langle 2..0\rangle = 1 \rightarrow 1: & \text{always} \\ \text{ } \text{c3}\langle 2..0\rangle = 2 \rightarrow \text{R[rc]} = 0: & \text{if register is zero} \\ \text{ } \text{c3}\langle 2..0\rangle = 3 \rightarrow \text{R[rc]} \neq 0: & \text{if register is nonzero} \\ \text{ } \text{c3}\langle 2..0\rangle = 4 \rightarrow \text{R[rc]}\langle 31\rangle = 0: & \text{if positive or zero} \\ \text{ } \text{c3}\langle 2..0\rangle = 5 \rightarrow \text{R[rc]}\langle 31\rangle = 1: & \text{if negative} \\ \end{array}
```

Tbl 4.4

Step	Concrete RTN			
T0-T2	Instruction fetch			
T3.	$CON \leftarrow cond(R[rc]);$			
T4.	$CON \rightarrow PC \leftarrow R[rb];$			

2013 Dr. Ron Shmueli 25

Notes on Conditional Branch RTN

- c3(2..0) are just the low order 3 bits of IR
- cond() is evaluated by a combinational logic circuit having inputs from R[rc] and c3(2..0)
- The one bit register CON is not accessible to the programmer and only holds the output of the combinational logic for the condition
- If the branch succeeds, the program counter is replaced by the contents of a general reg.

2013 Dr. Ron Shmueli 26

Branching


```
\begin{array}{l} \text{cond} := ( \ \text{c3}\langle 2..0\rangle = 0 \to 0 \text{:} \\ \text{c3}\langle 2..0\rangle = 1 \to 1 \text{:} \\ \text{c3}\langle 2..0\rangle = 2 \to \text{R[rc]} = 0 \text{:} \\ \text{c3}\langle 2..0\rangle = 3 \to \text{R[rc]} \neq 0 \text{:} \\ \text{c3}\langle 2..0\rangle = 4 \to \text{R[rc]}\langle 31\rangle = 0 \text{:} \\ \text{c3}\langle 2..0\rangle = 5 \to \text{R[rc]}\langle 31\rangle = 1 \text{):} \end{array}
```

This is equivalent to the logic expression

$$\begin{array}{l} cond = (c3\langle 2..0\rangle = 1) \lor (c3\langle 2..0\rangle = 2) \land (R[rc] = 0) \lor \\ (c3\langle 2..0\rangle = 3) \land \neg (R[rc] = 0) \lor (c3\langle 2..0\rangle = 4) \land \neg R[rc]\langle 31\rangle \lor \\ (c3\langle 2..0\rangle = 5) \land R[rc]\langle 31\rangle \end{array}$$

2013 Dr. Ron Shmueli 27

Fig. 4.10 Computation of the Conditional Value CON



Copyright © 2004 Pearson Prentice Hall, Inc.

NOR gate does =0 test of R[rc] on bus

2013 Dr. Ron Shmueli 28

Tbl 4.11 Control Sequence for SRC Branch Instruction, br

br (:= op= 8)
$$\rightarrow$$
 (cond \rightarrow PC \leftarrow R[rb]):

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$CON \leftarrow cond(R[rc]);$	Grc, R _{out} , CON _{in}
T4.	$CON \rightarrow PC \leftarrow R[rb];$	Grb, R_{out} , $CON \rightarrow PC_{in}$, End

- Condition logic is always connected to CON, so R[rc] only needs to be put on bus in T3
- Only PC_{in} is conditional in T4 since gating R[rb] to bus makes no difference if it is not used

2013 Dr. Ron Shmueli 29

Abstract and Concrete RTN for SRC Shift Right

```
\begin{array}{l} \text{shr} \ (:= op = 26) \rightarrow R[ra]\langle 31..0 \rangle \leftarrow (n @ 0) \ \# \ R[rb]\langle 31..n \rangle : \\ n := ( \quad (c3\langle 4..0 \rangle = 0) \rightarrow R[rc]\langle 4..0 \rangle : \ \text{shift count in reg.} \\ (c3\langle 4..0 \rangle \neq 0) \rightarrow c3\langle 4..0 \rangle ): \qquad \qquad \text{or const. field} \end{array}
```

Tbl 4.5

```
Concrete RTN
       Step
       T0-T2
                     Instruction fetch
       T3.
                     n \leftarrow IR\langle 4..0 \rangle;
       T4.
                     (n=0) \rightarrow (n \leftarrow R[rc]\langle 4..0 \rangle);
       T5.
                     C \leftarrow R[rb];
      T6.
                     Shr (:= (n\neq 0) \rightarrow (C\langle 31..0 \rangle \leftarrow 0\#C\langle 31..1 \rangle: n \leftarrow n-1; Shr) );
       T7.
                     R[ra] \leftarrow C;
                               step T6 is repeated n times
2013
                                                      Dr. Ron Shmueli
```

Dr. Ron Shmueli 15

30


Notes on SRC Shift RTN

- In the abstract RTN, n is defined with :=
- In the concrete RTN, it is a physical register
- n not only holds the shift count but is used as a counter in step T6
- Step T6 is repeated n times as shown by the recursion in the RTN
- The control for such repeated steps will be treated later

2013 Dr. Ron Shmueli 31


Fig. 4.9 The Shift Counter

- The concrete RTN for shr relies upon a 5 bit register to hold the shift count
- It must load, decrement, and have an = 0 test



2013 Dr. Ron Shmueli 32

Fig. 4.14 Branching in the Control Unit



- 3-state gates allow 6 to be applied to counter input
- Reset will synchronously reset counter to step T0

2013 Dr. Ron Shmueli 33

Tbl 4.10 Control Sequence for the SRC shr Instruction—Looping

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$n \leftarrow IR\langle 40 \rangle$;	c1 _{out} , Ld
T4.	$(n=0) \rightarrow (n \leftarrow R[rc]\langle 40\rangle);$	$n=0 \rightarrow (Grc, R_{out}, Ld)$
T5.	$C \leftarrow R[rb];$	Grb, R_{out} , C=B, C_{in}
T6.	Shr (:= $(n\neq 0) \rightarrow$	$n\neq 0 \rightarrow (C_{out}, SHR, C_{in},$
	$(C\langle 310\rangle \leftarrow 0\#C\langle 311\rangle$:	Decr, Goto6)
	$n \leftarrow n-1$; Shr));	
T7.	R[ra] ← C;	C _{out} , Gra, R _{in} , End

Conditional control signals and repeating a control step are new concepts

2013 Dr. Ron Shmueli 34

Summary of the Design Process

Informal description ⇒ formal RTN description ⇒ block diagram arch. ⇒ concrete RTN steps ⇒ hardware design of blocks ⇒ control sequences ⇒ control unit and timing

- At each level, more decisions must be made
 - These decisions refine the design
 - Also place requirements on hardware still to be designed
- The nice one way process above has circularity
 - Decisions at later stages cause changes in earlier ones
 - Happens less in a text than in reality because
 - Can be fixed on re-reading
 - Confusing to first time student

2013 Dr. Ron Shmueli 35

דוגמא

- כתוב תוכנית asm המבצעת פעולת XOR (מצגת 2 שקף 37)
- תן R[ra]← R[rb] xor R[rc] חדשה המבצעת XOR חדשה XOR תכנן פקודת XOR חדשה המבצעת קונקרטי ואותות בקרה.
 - כאשר ניתן להוסיף יכולת XOR ל ALU
 - ALU ל XOR כאשר לא ניתן להוסיף יכולת 2
 - .. מה זמן הביצוע בכל אחד מהמקרים (הסבר עלות תועלת)

2013 Dr. Ron Shmueli 36





Fig. 4.12 Control Unit Detail with Inputs and Outputs

Dr. Ron Shmueli

2013



Copyright © 2004 Pearson Prentice Hall, Inc.

2013 Dr. Ron Shmueli 38

Synthesizing Control Signal Encoder Logic

Step T0. Control Sequence PCout, MA_{in}, Inc4, C_{in}, Read T1. C_{out}, PC_{in}, Wait T2. MD_{out}, IR_{in}

	add		addi		st		shr	
Step	Control Sequence	Step_	Control Sequence	Step	Control Sequence	Step	Control Sequence	
T3.	Grb, R _{out} , A _{in}	T3.	Grb, R _{out} , A _{in}	T3.	Grb, BA _{out} , A _{in}	T3.	c1 _{out} , Ld	
T4.	Grc, R _{out} , ADD, C _{in}	T4.	c2 _{out} , ADD, C _{in}	T4.	c2 _{out} , ADD, C _{in}	T4.	$n=0 \rightarrow (Grc, R_{out}, Ld)$	• • •
T5.	Cout, Gra, Rin, End	T5.	Cout, Gra, Rin, End	T5.	C _{out} , MA _{in}	T5.	Grb, R _{out} , C=B	
				T6.	Gra, Rout, MDin, Write	T6.	$n\neq 0 \rightarrow (C_{out}, SHR, C_{in},$	
				T7.	Wait, End	T7.	Decr, Goto7) Court Gra, Rin, End	

Design process:

- Comb through the entire set of control sequences.
- Find all occurrences of each control signal.
- Write an equation describing that signal.

Example: Gra = $T5 \cdot (add + addi) + T6 \cdot st + T7 \cdot shr + ...$

2013 Dr. Ron Shmueli 39


Use of Data Path Conditions in Control Signal Logic

	add		addi		st		shr	
Step	Control Sequence	Step	Control Sequence	Step	Control Sequence	Step	Control Sequence	
T3.	Grb, R _{out} , A _{in}	T3.	Grb, R _{out} , A _{in}	T3.	Grb, BA _{out} , A _{in}	T3.	c1 _{out} , Ld	
T4.	Grc, Rout, ADD, Cin	T4.	c2 _{out} , ADD, C _{in}	T4.	c2 _{out} , ADD, C _{in}	T4.	$n=0 \rightarrow (Grc, R_{out}, Ld)$	• • •
T5.	C _{out} , Gra, R _{in} , End	T5.	Cout, Gra, Rin, End	T5.	C _{out} , MA _{in}	T5.	Grb, R _{out} , C=B	
				T6.	Gra, R _{out} , MD _{in} , Write	T6.	n≠0 → (C _{out} , SHR, C _{in} ,	
				T7.	Wait, End		Decr, Goto7)	
						1/	C Gro P End	

Example: $Grc = T4 \cdot add + T4 \cdot (n=0) \cdot shr + ...$

2013 Dr. Ron Shmueli 40

Fig. 4.13 Generation of the logic for C_{out} and G_{ra}



Copyright © 2004 Pearson Prentice Hall, Inc.

2013 Dr. Ron Shmueli 4

Have Completed One-Bus Design of SRC

- High level architecture block diagram
- Concrete RTN steps
- Hardware design of registers and data path logic
- Revision of concrete RTN steps where needed
- Control sequences
- Register clocking decisions
- Logic equations for control signals
- Time step generator design
- Clock run, stop, and synchronization logic


2013 Dr. Ron Shmueli 42

Other Architectural designs will require a different RTN

- More data paths allow more things to be done in one step
- Consider a two bus design
- By separating input and output of ALU on different buses, the C register is eliminated
- Steps can be saved by strobing ALU results directly into their destinations

2013 Dr. Ron Shmueli 43

Fig. 4.16 The 2-bus Microarchitecture




- Bus A carries data going into registers
- Bus B carries data being gated out of registers
- ALU function C=B is used for all simple register transfers

44

2013

תכנון רעיוני של יחידת בחירת אוגרים בשני ערוצים



2013 Dr. Ron Shmueli 45

Tbl 4.13 Concrete RTN and Control Sequence for 2-bus SRC add

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC;$	PC _{out} , C=B, MA _{in} , Read
T1.	$PC \leftarrow PC + 4: MD \leftarrow M[MA];$	PC _{out} , Inc4, PC _{in} , Wait
T2.	$IR \leftarrow MD;$	MD _{out} , C=B, IR _{in}
T3.	$A \leftarrow R[rb];$	Grb, R _{out} , C=B, A _{in}
T4.	$R[ra] \leftarrow A + R[rc];$	Grc, Rout, ADD, Sra, Rin, End

- Note the appearance of Grc to gate the output of the register rc onto the B bus and Sra to select ra to receive data strobed from the A bus
- Two register select decoders will be needed
- Transparent latches will be required for MA at step T0

2013 Dr. Ron Shmueli 46

Performance Measures

- MIPS: Millions of Instructions Per Second
 - Same job may take more instructions on one machine than on another
- MFLOPS: Million Floating Point OPs Per Second
 - Other instructions counted as overhead for the floating point
- Whetstones: Synthetic benchmark
 - A program made-up to test specific performance features
- Dhrystones: Synthetic competitor for Whetstone
 - Made up to "correct" Whetstone's emphasis on floating point
- SPEC: Selection of "real" programs
 - Taken from the C/Unix world

מדידת ביצועים משולבת Composite Performance Measure

■ המדד העיקרי במדידת ביצועים הוא מהירות

Response time, Execution time or Latency

Execution time $= T = IC \times CPI \times \tau$

IC = how many instructions have executed

CPI = the average number of clock cycles per instruction.

τ = clock period, (700Mhz Pentium, 600MHz Alpha ...)

יש תלות בין הפרמטרים –פקודה עם CPI נמוך ככל הנראה מבצעת פחות ויתכן ויידרש IC גבוה יותר.

2013 Dr. Ron Shmueli 48

Performance and Design

$$\%Speedup = \frac{T_{old} - T_{new}}{T_{new}} \times 100$$

2Bus (new) ל 1Bus (old) כאשר הכנסנו שיפור במעבד (מעבר מ

%Speedup =
$$\frac{T_{1-bus}-T_{2-bus}}{T_{2-bus}} \times 100$$

Where

$$T = Exec' n.Time = IC \times CPI \times \tau$$

2013 Dr. Ron Shmueli 49

Speedup Due To Going to 2 Buses

- •Assume for now that IC and t don't change in going from 1 bus to 2 buses
- •Naively assume that CPI goes from 8 to 7 clocks.

%Speedup =
$$\frac{T_{1-bus}-T_{2-bus}}{T_{2-bus}} \times 100$$

$$=\frac{IC \times 8 \times \tau - IC \times 7 \times \tau}{IC \times 7 \times 7 \times \tau} \times 100 = \frac{8-7}{7} \times 100 = 14\%$$

Class Problem:

How will this speedup change if clock period of 2-bus machine is increased by 10%?


2013 Dr. Ron Shmueli 50

3-bus Architecture Shortens Sequences Even More

- A 3-bus architecture allows both operand inputs and the output of the ALU to be connected to buses
- Both the C output register and the A input register are eliminated
- Careful connection of register inputs and outputs can allow multiple RTs in a step

2013 Dr. Ron Shmueli 5

Fig. 4.17 The 3-Bus SRC Design




- A-bus is ALU operand 1, B-bus is ALU operand 2, and C-bus is ALU output
- Note MA input connected to the Bbus

52

2013 Dr. Ron Shmueli

תכנון רעיוני של יחידת בחירת אוגרים בשלושה ערוצים



Tbl 4.15 SRC add Instruction for the 3-bus Microarchitecture

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC: PC \leftarrow PC + 4:$	PC _{out} , MA _{in} , Inc4, PC _{in} ,
	$MD \leftarrow M[MA];$	Read, Wait
T1.	$IR \leftarrow MD;$	MD _{out} , C=B, IR _{in}
T2.	$R[ra] \leftarrow R[rb] + R[rc];$	GArc, RA _{out} , GBrb, RB _{out} ,
		ADD, Sra, R _{in} , End

- Note the use of 3 register selection signals in step T2: GArc, GBrb, and Sra
- In step T0, PC moves to MA over bus B and goes through the ALU Inc4 operation to reach PC again by way of bus C
 - PC must be edge triggered or master-slave
- Once more MA must be a transparent latch

2013 Dr. Ron Shmueli 54

Performance and Design

- How does going to three buses affect performance?
- Assume average CPI goes from 8 to 4, while τ increases by 10%:

%Speedup =
$$\frac{IC \times 8 \times \tau - IC \times 4 \times 1.1\tau}{IC \times 4 \times 1.1\tau} \times 100 = \frac{8 - 4.4}{4.4} \times 100 = 82\%$$

2013 Dr. Ron Shmueli 55

Other Performance Measures

- MIPS: Millions of Instructions Per Second
 - Same job may take more instructions on one machine than on another
- MFLOPS: Million Floating Point OPs Per Second
 - Other instructions counted as overhead for the floating point
- Whetstones: Synthetic benchmark
 - A program made-up to test specific performance features
- Dhrystones: Synthetic competitor for Whetstone
 - Made up to "correct" Whetstone's emphasis on floating point
- SPEC: Selection of "real" programs
 - Taken from the C/Unix world

Native MIPS: Millions of Instructions Per Second

$$MIPS \equiv \frac{Instruction\ Count}{CPU\ Time\ x\ 10^6} = \frac{Instruction\ Count}{ICxCPIx[Clock\ cycle\ Time]x\ 10^6} = \frac{IC\ x\ [Clock\ Rate]}{ICxCPIx 10^6}$$

$$MIPS = \frac{[Clock\ Rate]}{CPIx10^6}$$

- Native MIPS .
 - פופולרי -
- IC אינו לוקח בחשבון את ה
- . לא ניתן להשוות בעזרתו מכונות עם סט פקודות שונה.
- מדד MIPS גבוהה יותר מעיד על ביצועים טובים יותר •

2013 Dr. Ron Shmueli 5

Native MIPS vs. Composite Performance Measure

דוגמא

נתון ה- IC של תוכנית שעברה קומפילציה בשני מהדרים שונים ומורצת ע"י אותו CPU

A,B,C בתוכנית 3 סוגי פקודות ■

Hardware specifications give the following CPI:

instruction type	CPI per instruction type		
A	1		
В	2		
C	3		

instruction counts (millions)

code from	A	В	C
compiler 1	5	1	1
compiler 2	10	1	1

המשך דוגמא

■ חישוב מספר הפקודות IC ■

■ IC1=(5+1+1)10⁶ =7x10⁶ IC2=(10+1+1)10⁶= 12 x10⁶

• CPI 1 =
$$\frac{((5x1)+(1x2)+(1x3)) \times 10^6}{(5+1+1) \times 10^6} = \frac{10}{7} = 1.428$$
 CPI - 1.428

• CPI 2 =
$$\frac{((10x1)+(1x2)+(1x3)) \times 10^6}{(10+1+1) \times 10^6} = \frac{15}{12} = 1.25$$

SU=(T2-T1)/T4=(15-10)/15 =33% 33% a ¬

מכאן קומפיילר 1 טוב יותר ב 33% -

שימוש ב MIPS לאומדן ביצועים נותן את ההיפך

MIPS 1 = 100 MHz / (1.428 X 10⁶) = 70

f=100 MHz

MIPS 2 = 100 MHz / (1.25 X 106) = 80

כלומר קומפיילר 2 טוב יותר

Dr. Ron Shmueli

דוגמא

- מתכנת של קומפיילר בוחן שתי אפשרויות ליישום פקודה בשפה עילית,
 - ? מהי האפשרות המועדפת

Instruction count per Type					
Sequence	Α	В	С		
Option 1	2	1	2		
Option 2	4	1	1		

HW Specification give the following CPI					
Instruction Type	Α	В	С		
CPI per Instruction	1	2	3		


IC1=(2+1+1) = 5 IC2=(4+1+1) = 6

CPI1=(2*1+1*2+2*3)/5=2 CPI2=(4*1+1*2+1*3)/6=1.5

SU=100*(T1-T2)/T2= 100*(10-9)/9= 11% - ב- מהירה יותר ב- מהירה יותר ב- 100∗(10-9)/9= 11% - 20⋅000⋅000 + 20⋅0000 + 20⋅0000 + 20⋅0000 + 20⋅0000 + 20⋅0000 + 20⋅0000 + 2

: שימוש ב MIPS ייתן מדד דומה


$$MIPS = \frac{[Clock\ Rate]}{CPIx10^6} \qquad MIPS2 = \frac{[Clock\ Rate]}{1.5x10^6} > MIPS1 = \frac{[Clock\ Rate]}{2x10^6}$$
Dr. Ron Shmueli




דוגמא ממבחן -

- ה- SRC בארכיטקטורת ערוץ יחיד הותאם לתמיכה בשפות תכנות עיליות ע"י הגדלת SRC בארכיטקטורת ערוץ יחיד הותאם לתמיכה ב- Register file ל- 104 אוגרים ושימוש בטכניקה Register Windows
- לתוכנית הראשית ממופים 32 האוגרים R0-R31. בקריאה לשגרה A, 32 האוגרים R24-R55 ממופים לשגרה A. כאשר האוגרים R24-R31 משותפים לתוכנית הראשית R24-R55 ממופים לשגרה A. השגרה A ניגשת לאוגרים ע"פ R0-R31 ואלו ממופים בחומרה לכתובות R4-R55 בהתאמה. כאשר מתבצעת קריאה ע"י השגרה A לשגרה B, ממופים 20 האוגרים R48-R55 משותפים לשגרה A לשגרה B לשגרה B, שמונת האוגרים R48-R55 משומים לשגרה B פונה לאוגרים ע"פ R0-R31 ואלו ממופים בחומרה לכתובת ולשגרה B. השגרה B פונה לאוגרים צורה אם בעבור קריאה לשגרה C ע"י B ימופו האוגרים R72-R103
 באותה צורה זה מאפשר קריאה מקוננת של שגרות בשלוש רמות.
 - לצורך התאמת המעבד ליכולת החדשה,הוסיפו את הפקודות הבאות:
- -הפקודה call_st, זהה ל brl, וגורמת גם לקו בקרה נוסף call_st לעלות ל 1 לוגי לצעד זמן אחד.
 - הפקודה ret_st , זהה ל br, וגורמת גם לקו בקרה נוסף ret_st לעלות ל 1 לוגי לצעד, ret זמן אחד.

- מבלי לשנות את מיבנה הפקודות הקיימות ב- SRC, ובעזרת קווי הבקרה הנוספים. נדרש לתכנן יחידה מתאמת הממפה את מספרי האוגרים R0-R31 המצוינים בפקודות האסמבלי, לאוגרים הפיסיים בהתאם לרמת הקינון של השגרה המתבצעת (ראה איור).
- א. תן תכנון מפורט של היחידה המתאמת ל Register File המתוארת באיור (15 נק), ובכלל זה –תן את שינוי החומרה הנדרש לטיפול בסיגנל BAout בכל רמות הקינון (תכנן רמה אחת וציין במפורש באלו אוגרים מתבצע שינוי) (10 נק).
- במידת הצורך ניתן להשתמש ביחידה מסכמת המבצעת סיכום עם ערכים קבועים, אשר אופן
 פעולתה מתואר בטבלה. (d1,d2,d3 קבועים לבחירתך).
 - ב. כתוב תוכנית באסמבלי של ה- SRC המשודרג המאפסת את האוגרים (10 נק). R10,R34,R58,R82





■ <u>שאלה 2 סעיף ב</u> main: la r0, L1 la r10, 0 call r24, r0 L1: la r0,L2 la r10,0 call r24, r0 L2: la r0,L3 la r10,0 call r24, r0 L3: la r10,0 ret r0, r1 .end April 13 Ron Shmuelu 65