## The I/O subsystem

Dr. Ron Shmueli

8-1

Chapter 8 - Input and Output

#### **Chapter 8 Overview**

- The I/O subsystem
  - I/O buses and addresses
- Programmed I/O
  - · I/O operations initiated by program instructions
- I/O interrupts
  - · Requests to processor for service from an I/O device
- Direct Memory Access (DMA)
  - · Moving data in and out without processor intervention
- · I/O data format change and error control
  - · Error detection and correction coding of I/O data

Computer Systems Design and Architecture by V. Heuring and H. Jordan

Chapter 8 - Input and Output

# Three Requirements of I/O Data Transmission

- 1) Data location
  - · Correct device must be selected
  - · Data must be addressed within that device
- · 2) Data transfer
  - · Amount of data varies with device & may need be specified
  - · Transmission rate varies greatly with device
  - · Data may be output, input, or either with a given device
- 3) Synchronization
  - For an output device, data must be sent only when the device is ready to receive it
  - For an input device, the processor can read data only when it is available from the device

Computer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V Heuring and H Jorda


8-3

Chapter 8 - Input and Output

#### Location of I/O Data

- Data location may be trivial once the device is determined
  - · Character from a keyboard
  - · Character out to a serial printer
- Location may involve searching
  - Record number on a tape drive
  - · Track seek and rotation to sector on a disk
- Location may not be simple binary number
  - · Drive, platter, track, sector, word on a disk cluster

Computer Systems Design and Architecture by V. Heuring and H. Jordan



Chapter 8 - Input and Outpu

## Synchronization—I/O Devices are not Timed by Master Clock

- Not only can I/O rates differ greatly from processor speed, but I/O is asynchronous
- Processor will interrogate state of device and transfer information at clock ticks
- I/O status and information must be stable at the clock tick when it is accessed
- Processor must know when output device can accept new data
- Processor must know when input device is ready to supply new data


Computer Systems Design and Architecture by V. Heuring and H. Jordan

Chapter 8 - Input and Output

## Reducing Location and Synch. to Data Transfer

- Since the structure of device data location is device dependent, device should interpret it
  - · The device must be selected by the processor, but
  - Location within the device is just information passed to the device
- Synchronization can be done by the processor reading device status bits
  - Data available signal from input device
  - · Ready to accept output data from output device
- Speed requirements will require us to use other forms of synchronization: discussed later
  - Interrupts and DMA are examples

Computer Systems Design and Architecture by V. Heuring and H. Jordan




8.5

Chapter 8 - Input and Output

## Memory Mapped I/O

- Combine memory control and I/O control lines to make one unified bus for memory and I/O
- This makes addresses of I/O device registers appear to the processor as memory addresses
- Reduces the number of connections to the processor chip
  - Increased generality may require a few more control signals
- Standardizes data transfer to and from the processor
  - Asynchronous operation is optional with memory, but demanded by I/O devices

Computer Systems Design and Architecture by V. Heuring and H. Jordan





Chapter 8 - Input and Output


#### Programmed I/O


- Requirements for a device using programmed I/O
  - · Device operations take many instruction times
  - · One word data transfers—no burst data transmission
- Program instructions have time to test device status bits, write control bits, and read or write data at the required device speed
- Example status bits:
  - Input data ready
  - · Output device busy or off-line
- · Example control bits:
  - Reset device
  - · Start read or start write


Computer Systems Design and Architecture by V. Heuring and H. Jordan






















#### Program Fragment for 80 Character per Line Printer





Chapter 8 - Input and Output

#### **Multiple Input Device Driver Software**


- 32 low speed input devices
  - · Say, keyboards at -10 characters/sec
  - Max rate of one every 3 ms
- Each device has a control/status register
  - · Only Ready status bit, bit 31, is used
  - · Driver works by polling (repeatedly testing) Ready bits
- Each device has an 8 bit input data register
  - Bits 7..0 of 32 bit input word hold the character
- Software controlled by pointer and Done flag
  - · Pointer to next available location in input buffer
  - Device's done is set when CR received from device
  - · Device is idle until other program (not shown) clears done

Computer Systems Design and Architecture by V. Heuring and H. Jordan

### Multiple Input Device Driver Software דוגמא

- כתוב מנהל התקן הקורא תווים מ 32 התקנים איטיים.
- מנהל ההתקן יקבל תווים מכל אחד מההתקנים עד לקבלת CR
  - המידע שנשלח מכל התקן ישמר בזיכרון במקום מתאים.
    - Pooling ביצוע ב •

#### מיבנה הנתונים



bufp מצביע על חוצץ אליו יועברו הנתונים של ההתקן (מאותחל ע"י תוכנית אחרת bufp מסמן (-1) שההתקן סיים – כלומר התקבל CR מההתקן

Chapter 8 - Input and Output **Driver Program Using Polling for 32 Input Devices** FFFFF300 Dev 0 CTL · 32 pairs of control/status and input FFFFF304 Dev 0 IN data registers FFFFF308 Dev 1 CTL r0 - working reg r1 - input char. FFFFF30C Dev 1 IN r2 - device index r3 - none active Dev 2 CTL FFFFF310 ;First input control register. CICTL FFFFF300H .equ CIN FFFFF304H ;First input data register. .equ CR .equ 13 ;ASCII carriage return. .dcw ;Loc. for first buffer pointer. Bufp: 1 Done: .dcw ;Done flags and rest of pointers. Driver: lar r4, Next ;Branch targets to advance to next ; character, check device active, r5, Check lar lar r6, Start ; and start a new polling pass.

omputer Systems Design and Architecture by V. Heuring and H. Jordan

#### Polling Driver for 32 Input Devices continued

```
Start: la
               r2, 0
                              ;Point to first device, and
        la
               r3, 1
                              ; set all inactive flag.
                              ;See if device still active, and
Check: ld
               r0,Done(r2)
               r4, r0
                             ; if not, go advance to next device.
        brmi
        ld
               r3, 0
                              ;Clear the all inactive flag.
        14
               r0,CICTL(r2) ;Get device ready flag, and
                            ; go advance to next if not ready.
        brpl
               r4, r0
        ld
               r0,CIN(r2)
                              ;Get character and
               r1,Bufp(r2)
        14
                              ; correct buffer pointer, and
        st
               r0, 0(r1)
                             ; store character in buffer.
        addi
               r1,r1,4
                             ;Advance character pointer,
        st
               r1, Bufp(r2); and return it to memory.
        addi
               r0,r0,-CR ;Check for carriage return, and
        brnz
               r4, r0
                              ; if not, go advance to next device.
                              ;Set done flag to -1 on
               r0, -1
        la
        st
               r0, Done(r2); detecting carriage return.
Next:
        addi
               r2,r2,8
                             ;Advance device pointer, and
        addi
               r0,r2,-256
                             ; if not last device,
        brnz
               r5, r0
                              ; go check next one.
               r6, r3
        brzr
                              ; If a device is active, make a new pass
Computer Systems Design and Architecture by V. Heuring and H. Jordan
```

#### **Characteristics of the Polling Device Driver**

- If all devices active and always have char. ready,
- Then 32 bytes input in 547 instructions
- This is data rate of 585KB/s in a 10MIPS CPU
- But, if CPU just misses setting of Ready, 538 instructions are executed before testing it again
- This 53.8 µsec delay means that a single device must run at less than 18.6Kchars/s to avoid risk of losing data
- Keyboards are thus slow enough


#### חישוב קצב התקן מקסימלי (בהנחה שתמיד זמין)

סבב קריאה אחד של התוכנית (קריאת 32 מילים מ 32 ההתקנים) בכניסה 2 פקודות, ביציאה 1 פקודה , בלולאה המרכזית 17 פקודות (מבוצעות 32 פעמים) סה"כ 547 ==+ 22×11 פקודות לקריאת 22 מילים

10 MIPS במעבד של

$$BoudRate=rac{10MIPSx32}{547}$$
 =585K $rac{Byte}{Sec}$  מס תווים לשנייה  $rac{585K}{32}$  = 18K $rac{Byte}{Sec}$  כל התקן שולח 1/32 מהבתים לכן קצב ההתקן לא יעלה על

דוגמא: באפליקציה שפותחה סביב מעבד ה SRC בארכיטקטורת 1-BUS התעורר הצורך להכפיל את מרחב הזיכרון. מהנדס המחשבים החליט לתכנן את המערכת ללא ביצוע שינויים במעבד ה SRC (כלומר ארכיטקטורת המעבד וסט הפקודות ללא שינוי). בחירת רכיב הזיכרון הפעיל נעשתה בעזרת מנגנון O/D כמתואר באיור.



<u>ידוע</u> שקיימות מגבלות מסוגים שונים בביצוע של תוכנית. ביצוע אסמבלר לתוכנית וטעינה לזיכרון, טופלה במקום אחר שאינו חלק מהשאלה


נתונים נוספים:

רכיבי הזיכרון: שני רכיבי זיכרון מסוג RAM בעלי מרחב זיכרון של 2<sup>32</sup>x8. ( בנק זיכרון 0 ובנק זיכרון 1). לזיכרון כניסת Chip Select הפעילה ב "0" לוגי. מיתוג הזיכרונות בעזרת מנגנון קלט פלט כמתואר באיור.

מיפוי קלט פלט:

אופן פעולה	שם סימבולי	כתובת	תפקיד	תיאור
מסמן את בנק הזיכרון הפעיל 0 = בנק 0 פעיל 1= בנק 1 פעיל	Stat	FFFFFFFO	Status Register	Status unused 31 0
הפעלת בנק זיכרון 0 = יופעל בנק 0 1 = יופעל בנק 1	Cmd	FFFFFF8	Command Register	31 Command

• תכנן <u>מינימלית</u> את חומרת ה O Interface/וכולל Address Decoder. ואת חיבור רכיבי הזיכרון ל CPUבהתאם לאיור המופיע למעלה. הראה וסמן בברור את כל הקווים



#### (5 נק) בהתייחס לעובדות הבאות:

לאחר ביצוע פעולת Reset למעבד ה SRC, ה PC=00000000H מלחר ביצוע פעולת PC=00000000H, ה התוכנית שנכתבה עבור המעבד מורחב הזיכרון- מתחילה בכתובת 100H של בנק זיכרון 0. לא תוכנן מנגנון Reset בחומרה לבחירת בנק הזיכרון ההתחלתי (לאחר Reset לא ברור איזה בנק זיכרון פעיל)

כתוב את קטעי התוכנית הנדרשים בשפת אסמבלי של ה SRC, כל שלאחר Reset התוכנית תתחיל מכתובת 100 של בנק זיכרון 0. ציין במפורש כתובות אבסולוטיות של תוכניתך.

Bank #	Address	Labels	Commands	Comments
		Stat	lav FFFFFFF	Sterlus som
		CND	. egu FF-FF8	Chrand -1170
0	0		lar R, Start	
L	4		D2 R2	
	8		lar Rz, Stort	
_	n		br Rz	
h	100	stant		
1	0	7 - 403	la Rio	
	4		St Ri CMD	


(5 נק) במהלך התוכנית, לאחר סיום הפקודה המתבצעת בכתובת 000002000H (כתובת בבנק 0). נדרש לבצע הסתעפות לתווית NEXTהנמצאת כתובת 100003000H (כתובת בבנק 1), כתוב את קטע התוכנית לביצוע ההסתעפות (התייחס לכל הפקודות הנדרשות – בכל הכתובות המתאימות).

	Bank #	Address	Labels	Commands	Comments
			Stat	Rav F. FFFO	
			CMP	ear F FFF8	,
		,		2	
n }	0	2004		la R1,1	
ol	0	2008		St Richo	
\	1	200€		las R. Nest	
) cm b	1	2010		las Rr, dext	
1					
(		i			
'	1	300	Vezt:		

במהלך התוכנית, לאחר סיום הפקודה המתבצעת בכתובת 100003000H (כתובת בבנק 1). נדרש לקרא נתון הנמצא בכתובת 000001000H (כתובת בבנק 0), ולהמשיך בביצוע התוכנית כתוב את קטע התוכנית (התייחס לכל הפקודות הנדרשות – בכל הכתובות המתאימות). הראה באיזה כתובת תמשיך התוכנית המתבצעת בבנק 1 לאחר קריאת הנתון

Bank #	Address	Labels	Commands	Comments
		Storf	egy F FO	Stetu rik
		CMB	egu F F8	(MD) 71%
0	100	Dat	معدا لها وا	
1	3004		la R. O	
1	3008		et Richo	
1	300C		NOP	
1	3010		NOP	
1	3014		NOR	
1	3018			כאן אשן כיצוץ האונן ב
0	300C		LO Ry, Deta	
0	3010		let Ri. 1	
0	3014		St Richo	

Tbl 8.1 The Centronics Printer Interface				
Name	In/Out	Description		
STROBE	Out	Data out strobe		
_D0	Out	Least significant data bit		
_D1	Out	Data bit		
		<del>/</del>		
_ <u>D7</u>	Out	Most significant data bit		
ACKNLG	In	Pulse on done with last char.		
BUSY	In	Not ready		
PE	In	No paper when high		
SLCT	In	Pulled high		
AUTOFEEDXT	Out	Auto line feed		
INIT	Out	Initialize printer		
ERROR	In	Can't print when low		
SLCTIN	Out	Deselect protocol		
Computer Systems Design and Architecture by V. Heuring and H. Jordan © 1997 V. Heuring and H. Jordan				



## SRC Exceptions -חריגים

- הפרעה לזרימת התוכנית Exception
  - reset +Interrupts בספר שלנו

Using RTN to describe the SRC (static) **Processor State** • תזכורת Run אות פנימו ל SRC. **Processor state** SRC - חיצוני ל - Strt • PC(31..0): program counter (memory addr. of next inst.) IR(31..0): instruction register Run: one bit run/halt indicator Strt: start signal R[0..31](31..0): general purpose registers

Chapter 2 - Machines, Machine Languages, and Digital Logic

#### SRC RTN—The Main Loop

nnuter Systems Design and Architecture by V. Henring and H.

© 1997 V. Heuring and H. Jordan, Updated January, 2001 by David M. Zar

9 Chapter 4 - Processor Design

#### Abstract RTN for SRC Reset and Start

#### **Processor State**

Strt: Start signal

Rst: External reset signal

```
instruction_interpretation := (

¬Run∧Strt → (Run ← 1: PC, R[0..31] ← 0);

Run∧¬Rst → (IR ← M[PC]: PC ← PC + 4;

instruction_execution):

Run∧Rst → (Rst ← 0: PC ← 0); instruction_interpretation):

Soft reset
```

mputer Systems Design and Architecture by V. Heuring and H. Jorda

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/200

## Tbl 4.17 Concrete RTN Describing Reset During add Instruction Execution

```
Step
             Concrete RTN
             \neg Reset \rightarrow (MA \leftarrow PC: C \leftarrow PC + 4):
             Reset \rightarrow (Reset \leftarrow 0: PC \leftarrow 0: T \leftarrow0):
T1
             \neg Reset \rightarrow (MD \leftarrow M[MA]: P \leftarrow C):
             Reset \rightarrow (Reset \leftarrow 0: PC \leftarrow 0: T \leftarrow 0):
T2
             \neg Reset \rightarrow (IR \leftarrow MD):
             Reset \rightarrow (Reset \leftarrow 0: PC \leftarrow 0: T \leftarrow 0):
             \neg Reset \rightarrow (A \leftarrow R[rb]):
T3
             Reset \rightarrow (Reset \leftarrow 0: PC \leftarrow 0: T \leftarrow 0):
T4
             \neg Reset \rightarrow (C \leftarrow A + R[rc]):
             Reset \rightarrow (Reset \leftarrow 0: PC \leftarrow 0: T \leftarrow 0):
T5
             \neg Reset \rightarrow (R[ra] \leftarrow C):
             Reset \rightarrow (Reset \leftarrow 0: PC \leftarrow 0: T \leftarrow 0):
```

mouter Systems Design and Architecture by V. Heuring and H. Jordan © 1997 V. Heuring and H. Jordan. Updated by David M. Zar. 2

Chapter 8 - Input and Output

#### I/O Interrupts

- Key idea: instead of processor executing wait loop, device requests interrupt when ready
- In SRC the interrupting device must return the vector address and interrupt information bits
- Processor must tell device when to send this information—done by acknowledge signal
- Request and acknowledge form a communication handshake pair
- It should be possible to disable interrupts from individual devices

Computer Systems Design and Architecture by V. Heuring and H. Jordar

© 1997 V. Heuring and H. Jorda

## עקרונות בסיסיים לטיפול בחריגים (פסיקות)

- ( open collector לוגיקה שלילית) ireq ההתקן שולח
  - עם קבלת הפסיקה •
- iack המעבד ישלים את ביצוע הפקודה הנוכחית- ויענה ב
  - ישמור כתובת חזרה +נטרול אפשרות לחריגים.
- ביצוע הסתעפות ל- IsR (Interrupt Service Routine) (כתובת ה ISR תועבר ע"י ההתקן)
  - תפקידי שגרת הפסיקה ISR
    - בכניסה ל ISR
  - שמירת תוכן האוגרים (+מילת מצב אין ב SRC)
- אפשור קבלת חריגים ( קינון חריגים) , בדר"כ חריגים בעלי עדיפות גבוהה יותר
  - מתן שרות להתקן
    - ISR ביציאה מה
  - נטרול קבלת חריגים
  - שחזור אוגרים (+מילת מצב)
  - חזרה לתוכנית (RETI/rfi- תאפשר פסיקות נוספות)

Chapter 4 - Processor Design

#### **General Comments on Exceptions**

- An exception is an event that causes a change in the program specified flow of control
- Because normal program execution is interrupted, they are often called interrupts
- We will use exception for the general term and use interrupt for an exception caused by an external event, such as an I/O device condition
- The usage is not standard. Other books use these words with other distinctions, or none

omputer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/2001

4-64

Chapter 4 - Processor Design

#### Combined Hardware/Software Response to an Exception

- The system must control the type of exceptions it will process at any given time
- The state of the running program is saved when an allowed exception occurs
- Control is transferred to the correct software routine, or "handler" for this exception
- This exception, and others of less or equal importance are disallowed during the handler
- The state of the interrupted program is restored at the end of execution of the handler

computer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/2001

## ארר ביצוע פסיקה ב

- התקן שולח
- Isrc\_info + Isec\_vec + IREQ -
  - המעבד מבצע
  - iack -
  - IPC← PC -
  - II←Isrc\_info -
    - IE**←**0 -
- PC←Ivec (Ivec←Isrc\_vec (shifed left by 4)) -
  - מבצע ISR שמסתיימת בפקודה

RFI מבצע

- PC←IPC »
  - IE←1 »

## ביצוע פסיקה ב SRC

- כאשר התקן צריך שרות (וה E=1 הפנימי שלו)
  - התקן שולח IREQ.
  - את המידע הבא: DATA BUS מעביר ב
- vect<7..0> ב SR תועבר כתובת ה Data<23..16> ב NVEC = 0000...00 vec<7..0> 0000 ל SRC ימופה ב
  - יועבר <15..0> מידע נוסף על ההתקן Data<15..0> ב
    - ה SRC מגיב לפסיקה במידה אם FRC
- שולח IACK לאישור קבלת הפסיקה (ובזמן הזה קורא את ה
  - וPC ← PC שומר כתובת חזרה •
  - וו<15..0> ← ISR\_info שומר מידע על ההתקן
    - וE  $\leftarrow$ 0 אמאפשר פסיקות נוספות
      - הסתעפות ל ISR ע"י PC← IVEC
        - וSR ביצוע ה
  - ( PC←IPC IE←1 ) RFI חזרה לתוכנית בעזרת –

Chapter 4 - Processor Design **SRC Processor State Associated with Interrupts** Processor interrupt mechanism From Dev. $\rightarrow$  ireq: interrupt request signal To Dev.  $\rightarrow$  iack: interrupt acknowledge signal Internal  $\rightarrow$  IE: one bit interrupt enable flag → IPC(31..0): storage for PC saved upon interrupt to CPU → II(31..0): info. on source of last interrupt From Dev. $\rightarrow$  Isrc\_info(15..0): information from interrupt source From Dev  $\rightarrow$  Isrc\_vect $\langle 7..0 \rangle$ : type code from interrupt source Internal  $\rightarrow$  Ivect(31..0):= 20@0#Isrc vect<7..0>#4@0:

> 000 . . . 0 | Isrc\_vect⟨7..0⟩ | 0000 31 | 1211 | 4 3 | 0

Ivect(31..0)

omputer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/2001

Chapter 4 - Processor Design

defines an interrupt vector table

)

# SRC Instruction Interpretation Modified for Interrupts

 $\label{eq:local_continuous_cont$ 

- If interrupts are enabled, PC and interrupt info. are stored in IPC and II, respectively
  - With multiple requests, external priority circuit (discussed in later chapter) determines which vector & info. are returned
- Interrupts are disabled
- The acknowledge signal is pulsed

mputer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/2001

complete instruction interpretation definition, including hard and soft reset, exceptions, and normal instruction fetch

```
instruction interpretation :=
(\neg \text{Run} \land \text{Strt} \rightarrow (\text{Run} \leftarrow 1: \text{PC}, \text{R}[0..31] \leftarrow 0;
                                                                                      Hard reset
                    instruction_interpretation):
Run \land Rst \rightarrow (Rst \leftarrow 0: IE \leftarrow 0: PC \leftarrow 0;
                                                                                      Soft reset
                    instruction_interpretation):
Run \land \neg Rst \land (ireq \land IE) \rightarrow (IPC \leftarrow PC \land 31..0):
                                                                                      Interrupt
                    II\langle 15...0 \rangle \leftarrow Isrc_info\langle 15...0 \rangle:
                    IE \leftarrow 0: PC \leftarrow Ivect\langle 31..0 \rangle:
                     iack \leftarrow 1; iack \leftarrow 0;
                    instruction_interpretation):
Run \land \neg Rst \land \neg (ireq \land IE) \rightarrow (IR \leftarrow M[PC]:
                                                                                      Normal fetch
             PC \leftarrow PC + 4; instruction execution):
```

4-71

Chapter 4 - Processor Design

#### **SRC Instructions to Support Interrupts**

#### Return from interrupt instruction

rfi (:= op = 29 )  $\rightarrow$  (PC  $\leftarrow$  IPC: IE  $\leftarrow$  1):

#### Save and restore interrupt state

svi (:= op = 16)  $\rightarrow$  (R[ra] $\langle 15..0 \rangle \leftarrow$  II $\langle 15..0 \rangle$ : R[rb]  $\leftarrow$  IPC $\langle 31..0 \rangle$ ): ri (:= op = 17)  $\rightarrow$  (II $\langle 15..0 \rangle \leftarrow$  R[ra] $\langle 15..0 \rangle$ : IPC $\langle 31..0 \rangle \leftarrow$  R[rb]):

#### Enable and disable interrupt system

een (:= op = 10 )  $\rightarrow$  (IE  $\leftarrow$  1): edi (:= op = 11 )  $\rightarrow$  (IE  $\leftarrow$  0):

· The 2 rfi actions are indivisible, can't een & branch

omputer Systems Design and Architecture by V. Heuring and H. Jordar

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/200

Chapter 4 - Processor Design

# Concrete RTN for SRC Instruction Fetch with Interrupts

- PC could be transferred to IPC over the bus
- II and IPC probably have separate inputs for the externally supplied values
- iack is pulsed, described as ←1; ←0, which is easier as a control signal than in RTN


Computer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V. Heuring and H. Jordan, Updated by David M. Zar, 2/2001

8-26


Chapter 8 - Input and Output

#### Fig 8.12 Simplified Interrupt Interface Logic




- · Request and enable flags per device
- Returns vector and interrupt information on bus when acknowledged


Computer Systems Design and Architecture by V. Heuring and H. Jordan





#### דוגמא-פסיקות

התקן דמוי מקלדת מחובר ל CPU ושלוח תווים.
 התוכנית תקלוט תווים עד לקבלת <CR>>









ISE

Chapter 8 - Input and Output

#### **Interrupt Handler for SRC Character Input**

```
.org CIvec ;Start handler at vector address.
str r0, Save ;Save the registers that
str r1, Save+4 ; will be used by the interrupt handler.
ldr r1, Bufp ;Get pointer to next character position.
ld r0, CIN ;Get the character and enable next input.
st r0, 0(r1) ;Store character in line buffer.
addi r1, r1, 4 ;Advance pointer and
str r1, Bufp ; store for next interrupt.
lar r1, Exit ;Set branch target.
addi r0,r0, -CR ;Carriage return? addi with minus CR.
brnz r1, r0 ;Exit if not CR, else complete line.
la r0, 0 ;Turn off input device by
st r0, CICTL ; disabling its interrupts.
la r0, -1 ;Get a -1 indicator, and
str r0, Done ; report line input complete.

Exit: ldr r0, Save ;Restore registers
ldr r1, Save+4 ; of interrupted program.
;Return to interrupted program.
```

Computer Systems Design and Architecture by V. Heuring and H. Jordan

© 1997 V. Heuring and H. Jordan

8-31

Chapter 8 - Input and Output

#### **General Functions of an Interrupt Handler**

- 1) Save the state of the interrupted program
- 2) Do programmed I/O operations to satisfy the interrupt request
- 3) Restart or turn off the interrupting device
- 4) Restore the state and return to the interrupted program

Computer Systems Design and Architecture by V. Heuring and H. Jordan

Chapter 8 - Input and Output

#### **Interrupt Response Time**

- Response to another interrupt is delayed until interrupts re-enabled by rfi
- Character input handler disables interrupts for a maximum of 17 instructions
- If the CPU clock is 20MHz, it takes 10 cycles to acknowledge an interrupt, and average execution rate is 8 CPI

Then 2nd interrupt could be delayed by

 $(10 + 17 \times 8) / 20 = 7.3 \mu sec$ 

, מילים מילה שכל מילה בדקה -בהנחה שכל מילה 120 מילים קלדנית -מקלידה 120/60 = 10 char/sec

 $7.3*10 / 10^6 = 7.3*10^(-5) = 0.0073\%$  המעבד יהיה עסוק

בכמה קלדניות יוכל לטפל ? ---- 100/0.0073 ---- פבמה קלדניות יוכל לטפל ? ---- 200/0.0073 ---- פרמה קלדניות יוכל לטפל? Computer Systems Design and Architecture by V. Heuring and H. Jordan