

מבוא למחשבים

Lecture 5

arithmetic

Dr. Ron Shmueli

חלק נכבד מהשקפים מבוסס על הספר:

Heuring and Jordan: "Computer System Design and Architecture", Prentice Hall, 2004
Chapter 6

2013

Dr. Ron Shmueli

1

Ripple carry adder




Fig. 3. A 8-bits carry ripple adder.

- חישוב זמן ביצוע.
- 2^{dt} למימוש כל פונקציה לוגית (בהתעלמות מ Fan In)
- מעבר למסכם בבסיס גבוה יותר 2^k - שיפור זמן ביצוע

2013

Dr. Ron Shmueli

2

x_b	0000000000000000001111111111111111
x_a	000000000111111111000000000111111111
y_b	00001111000011110000111100001111
y_a	00110011001100110011001100110011
c_0	01010101010101010101010101010101
c_1	00000001000001110001111101111111
s_b	00011110011110001110000110000111
s_a	01100110100110010110011010011001

- 3

Base b digit adder

Inputs: x_j, y_j, c_j (where $0 \leq c_j \leq 1$)

Operations: $\lfloor (x_j + y_j + c_j) / b \rfloor$ and $(x_j + y_j + c_j) \bmod b$

Outputs: c_{j+1} (where $0 \leq c_{j+1} \leq 1$) and s_j (where $0 \leq s_j < b$)

An m -digit base b unsigned adder


Inputs: x_{m-1}, y_{m-1}, c_m

Outputs: $s_{m-1}, c_{m-1}, \dots, c_0$

- Page 2

Fig. 6.3 2's Complement Adder/Subtractor

- A multiplexer to select y or its complement becomes an exclusive OR gate




2013

Dr. Ron Shmueli

5


Speeding Up Addition With CSA

Carry Select Adder





זמן ביצוע:

Extending Carry-select to multiple blocks



- גודל קבוצה אופטימלי:
- n/b - מס בלוקים, dt - זמן ביצוע
- $T = 2(dt)b + 2(dt)(n-b)/b$
- $dT/db = 2dt + 2ndt/(b^2) = 0 \rightarrow b = \sqrt{n}$ גודל קבוצה אופטימלי:

Speeding Up Addition With CLA Carry Lookahead Adder




X_i	Y_i	C_{i+1}
0	0	
0	1	
1	0	
1	1	

$$G_j = x_j \cdot y_j$$


$$P_j = x_j \oplus y_j \quad y_j = x_j + y_j$$

CLA - Carry Look Ahead adder




חישוב זמן ביצוע

מגבלת FAN IN



מימוש מותאם לספר:



2013

Dr. Ron Shmueli

9

Recursive Carry Lookahead Scheme

Given

$$c_1 = g_0 + (p_0 \cdot c_0)$$

$$c_2 = g_1 + (p_1 \cdot c_1) = g_1 + (p_1 \cdot (g_0 + (p_0 \cdot c_0))) = g_1 + p_1 \cdot g_0 + p_1 \cdot p_0 \cdot c_0$$

$$c_3 = g_2 + p_2 \cdot g_1 + p_2 \cdot p_1 \cdot g_0 + p_2 \cdot p_1 \cdot p_0 \cdot c_0$$


$$c_4 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0 + p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0$$

$$G_0^1 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$$

$$P_0^1 = P_3P_2P_1P_0$$

P_j^1 יקבל 1 אם נשא הקבוצה מועבר לציאה

G_j^1 - יקבל 1 אם הקבוצה הכלואה מתחת ל CLA מייצרת נשא 1.



2013

Dr. Ron Shmueli

10

Carry Lookahead Adder for Group Size $k = 2$

- $c_1 = G_0 + P_0 c_0$
- $c_2 = \underbrace{G_1 + P_1 G_0}_{G_0^1} + \underbrace{P_1 P_0 c_0}_{P_0^1} = G_0^1 + P_0^1 c_0$
- $c_4 = G_1^1 + P_1^1 G_0^1 + P_1^1 P_0^1 c_0 = G_0^2 + P_0^2 c_0$


מספר הרמות:

עבור מסכם של M סיביות וגודל קבוצה k

מספר רמות $= \log_k M$

לדוגמא: מסכם 8 סיביות בגודל קבוצה 2

מספר הרמות $= 3$




חישוב זמן ביצוע

2013

Dr. Ron Shmueli

11

Fig. 6.4 Carry Lookahead Adder for Group Size $k = 2$



חישוב זמן ביצוע
מסכם 8 סיביות

$$[זמן ביצוע] = 1dt + [\log_k M (2) - 1] 2dt + 2dt = [1 + 4 \log_k M] dt$$


PG #levels רמה אחרונה עולים רק עלייה (ויורדים) FA

2013

Dr. Ron Shmueli

12

K=4 מסכם 16 סיביות



■ השוואת זמן ביצוע עם מסכם גלי.

2013

Dr. Ron Shmueli

13

דוגמא


■ לרשותך יחידות לסיכום 4 סיביות משני סוגים CLA ו- Ripple - נדרש לתכנן מסכם 16 סיביות – מה זמן הביצוע בכל אחד מהמקרים?

2013

Dr. Ron Shmueli

14

Fig. 6.5 Digital Multiplication Schema



p: product

pp: partial product


לעשות דוגמא 3 x 3

2013

Dr. Ron Shmueli

15

Fig. 6.6 Parallel Array Multiplier for Unsigned Base b Numbers



מס מודולים

שנותרו בשורה

$$[זמן ביצוע] = dt + 2mdt + (m-1) 2 2dt = 3(2m-1)dt$$

(and)

מס סיביות
בשורה

שורות שנותרו


Dr. Ron Shmueli

2013

16

Fig. 6.7 Unsigned Series-Parallel Multiplication Hardware

לתאר כתיבת תוכנית לביצוע כפל



2013

Dr. Ron Shmueli

17

Steps for Using the Unsigned Series-Parallel Multiplier

- 1) Clear product shift register p.
- 2) Initialize multiplier digit number $j=0$.
- 3) Form the partial product xy_j .
- 4) Add partial product to upper half of p.
- 5) Increment $j=j+1$, and if $j=m$ go to step 8.
- 6) Shift p right one digit.
- 7) Repeat from step 3.
- 8) The $2m$ digit product is in the p register.

2013

Dr. Ron Shmueli

18


■ The sign of the determinant of the matrix

- Fig. 6.8

Eq. 6.25

19

Fig. 6.8



20

למידה עצמית

Steps for Using the 2's Complement Multiplier Hardware

- 1) Clear the bit counter and partial product accumulator register.
- 2) Add the product (AND) of the multiplicand and rightmost multiplier bit.
- 3) Shift accumulator and multiplier registers right one bit.
- 4) Count the multiplier bit and repeat from 2 if count less than $m-1$.
- 5) Subtract the product of the multiplicand and bit $m-1$ of the multiplier.


Note: bits of multiplier used at rate product bits produced

2013

Dr. Ron Shmueli

21

Fig 6.9 Unsigned Binary Division Hardware



2013

Dr. Ron Shmueli

22

Use of Division Hardware for Integer Division

- 1) Put dividend in lower half of register and clear upper half. Put divisor in divisor register. Initialize quotient bit counter to zero.
- 2) Shift dividend register left one bit.
- 3) If difference positive, shift 1 into quotient and replace upper half of dividend by difference. If negative, shift 0 into quotient.
- 4) If fewer than m quotient bits, repeat from 2.
- 5) m bit quotient is an integer, and an m bit integer remainder is in upper half of dividend register.

2013

Dr. Ron Shmueli

23

Integer Binary Division Example: D=45, d=6, q=7, r=3


	D	000000101101		
	d	000110		
Init.	D	00000101101-		
	d	000110		
diff(-)	D	0000101101--	q	0
	d	000110		
diff(-)	D	000101101---	q	00
	d	000110		
diff(-)	D	00101101----	q	000
	d	000110		
diff(+)	D	0010101-----	q	0001
	d	000110		
diff(+)	D	001001-----	q	00011
	d	000110		
diff(+)	rem.	000011	q	000111

2013

Dr. Ron Shmueli

24

יישום shifter בעזרת מרבבים




2013

Dr. Ron Shmueli

25

Fig 6.12 Barrel Shifter with a Logarithmic Number of Stages




2013

Dr. Ron Shmueli

26

Fig 6.11 A 6 Bit Crossbar Barrel Rotator for Fast Shifting



2013

Dr. Ron Shmueli

27

Floating Point Numbers


- נקודה קבוע והשוואה עם נקודה צפה
- ישר המספרים וגודל שגיאה

2013

Dr. Ron Shmueli

28

Fig 6.14 Floating Point Numbers Include Scale & Number in One Word



- All floating-point formats follow a scheme similar to the one above
- s is sign, e is exponent, and f is significand
- We will assume a fraction significand, but some representations have used integers

2013

Dr. Ron Shmueli

29

Signs in Floating Point Numbers
Normalized Floating Point Numbers
Comparison of Normalized Floating Point Numbers

2013

Dr. Ron Shmueli

30

Normalized Floating Point Numbers

- There are multiple representations for a FP #
- If f_1 and $f_2 = 2^d f_1$ are both fractions & $e_2 = e_1 - d$, then (s, f_1, e_1) & (s, f_2, e_2) have same value
- Scientific notation example: $.819 \times 10^3 = .0819 \times 10^4$
- A normalized floating point number has a leftmost digit non-zero (exponent small as possible)
- Zero cannot fit this rule; usually written as all 0s
- In norm. base 2 left bit = 1, so it can be left out
 - So called hidden bit

Normalized FP numbers can be compared for $<, \leq, >, \geq, =, \neq$ as if they were integers. This is the reason for the s,e,f ordering

Fig 6.15 IEEE Single-Precision Floating Point Format

sign		exponent	fraction	
s		e	$f_1 f_2 \dots f_{23}$	
0	1	8	9	31

\hat{e}	e	Value	Type
255	none	none	Infinity or NaN
254	127	$(-1)^s \times (1.f_1 f_2 \dots) \times 2^{127}$	Normalized
...
2	-125	$(-1)^s \times (1.f_1 f_2 \dots) \times 2^{-125}$	Normalized
1	-126	$(-1)^s \times (1.f_1 f_2 \dots) \times 2^{-126}$	Normalized
0	-126	$(-1)^s \times (0.f_1 f_2 \dots) \times 2^{-126}$	Denormalized

- Exponent bias is 127 for normalized #s

Special Numbers in IEEE Floating Point

- An all zero number is a normalized 0
- Other numbers with biased exponent $e = 0$ are called denormalized
- Denorm numbers have a hidden bit of 0 and an exponent of -126; they may have leading 0s
- Numbers with biased exponent of 255 are used for $\pm\infty$ and other special values, called NaN (not a number)
- For example, one NaN represents 0/0

2013

Dr. Ron Shmueli

33

דוגמאות


- $(-1.5)_{10} = (?)_{\text{IEEE}}$
- $(3825 \times 10^2)_{10} = (?)_{\text{IEEE}}$
- $(00111111001000000000000000000000)_{\text{IEEE}} =$
- $(00000000010000000000000000000000)_{\text{IEEE}} =$

2013 | Play Store - floating point app

Dr. Ron Shmueli

34

Fig 6.16 IEEE Standard Double Precision Floating Point




- Exponent bias for normalized #s is 1023
- The denorm biased exponent of 0 corresponds to an unbiased exponent of -1022
- Infinity and NaNs have a biased exponent of 2047
- Range increases from about $10^{-38} \leq |x| \leq 10^{38}$ to about $10^{-308} \leq |x| \leq 10^{308}$

2013

Dr. Ron Shmueli

35

Fig 6.17 Floating Point Add & Subtract Hardware



- Adders for exponents and significands
- Shifters for alignment and normalize
- Multiplexers for exponent and swap of significands
- Lead zeros counter

2013

Dr. Ron Shmueli

36

Fig 6.13 Complete Arithmetic Logic Unit Block Diagram

