

## מבוא למחשבים

### Lecture 4

Concrete RTN  
Control Signals

Dr. Ron Shmueli

חלק נכבד מהשקפים מבוסס על הספר:

Heuring and Jordan: "Computer System Design and Architecture", **Prentice Hall**, 2004

2013

Dr. Ron Shmueli

1

## Chapter 4 Topics

- The Design Process
- A 1-bus Microarchitecture for SRC
- Data Path Implementation
- Logic Design for the 1-bus SRC
- The Control Unit
- The 2- and 3-bus Processor Designs
- The Machine Reset Process
- Machine Exceptions


2013

Dr. Ron Shmueli

2

## Abstract and Concrete Register Transfer Descriptions

- The abstract RTN for SRC in Chapter 2 defines “what,” not “how”
- A concrete RTN uses a specific set of real registers and buses to accomplish the effect of an abstract RTN statement
- Several concrete RTNs could implement the same ISA



2013

Dr. Ron Shmueli

3

## The Design Process


- informal description - Abstract RTN
- Block diagram architectures to support the abstract RTN, (HW) then we will:
  - Write concrete RTN steps consistent with the architecture
  - Keep track of demands made by concrete RTN on the hardware
- Design data path hardware and identify needed control signals
- Design a control unit to generate control signals

2013

Dr. Ron Shmueli

4


Fig. 4.1 Block Diagram of 1-bus SRC



2013

5


Control Unit (Time steps & cmd. Decoding)



6

Fig. 4.2 High-Level View of the 1-Bus SRC Design

- One bus limitations
- Registers Access
- Memory data and Address
- ALU capabilities
  - first operand - always in A,
  - Second operand from bus
  - result goes to C




2013

Dr. Ron Shmueli

7

Fig. 4.7 The ALU and Its Associated Registers



2013

Dr. Ron Shmueli

8


## Abstract and Concrete RTN for SRC add Instruction

Abstract RTN:     $(IR \leftarrow M[PC]; PC \leftarrow PC + 4; \text{instruction\_execution});$   
                          $\text{instruction\_execution} := ( \dots$   
                          $\text{add} (:= \text{op} = 12) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + R[\text{rc}];$

Tbl 4.1 Concrete RTN for add:

Step	RTN
T0.	$MA \leftarrow PC; C \leftarrow PC + 4;$
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$
T2.	$IR \leftarrow MD;$
T3.	
T4.	
:	

IF  
IEx.



- Parts of 2 RTs ( $IR \leftarrow M[PC]; PC \leftarrow PC + 4;$ ) done in T0

2013

Dr. Ron Shmueli

9

## Concrete RTN Gives Information about Sub-units

- The ALU must be able to add two 32-bit values
- ALU must also be able to increment B input by 4
- Memory read must use address from MA and return data to MD
- Steps T0, T1, and T2 constitute instruction fetch, and will be the same for all instructions
- With this implementation, fetch and execute of the add instruction takes 6 clock cycles

2013

Dr. Ron Shmueli

10



Control Steps, Control Signals, and Timing


- Within a given time step, the order in which control signals are written is irrelevant
  - In step T0,  $C_{in}, Inc4, MA_{in}, PC_{out} == PC_{out}, MA_{in}, Inc4, C_{in}$
- The only timing distinction within a step is between gates and strobes
- The memory read should be started as early as possible to reduce the wait
- MA must have the right value before being used for the read
- Depending on memory timing, Read could be in T0

Abstract and Concrete RTN for SRC add Instruction

Abstract RTN:  $(IR \leftarrow M[PC]; PC \leftarrow PC + 4; instruction\_execution);$   
 $instruction\_execution := ( \dots$   
 $add (:= op= 12) \rightarrow R[ra] \leftarrow R[rb] + R[rc];$

Tbl 4.1 Concrete RTN for add:


Step	RTN
T0.	$MA \leftarrow PC; C \leftarrow PC + 4;$
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$
T2.	$IR \leftarrow MD;$
T3.	$A \leftarrow R[rb];$
T4.	$C \leftarrow A + R[rc];$
T5.	$R[ra] \leftarrow C;$



- Parts of 2 RTs ( $IR \leftarrow M[PC]; PC \leftarrow PC + 4;$ ) done in T0
- Single add RT takes 3 concrete RTs (T3, T4, T5)

Fig. 4.4 The SRC Register File and Its Control Signals

- $R_{out}$  gates selected reg. onto bus
- $R_{in}$  strobed selected reg. from bus



- $BA_{out}$  differs from  $R_{out}$  by gating 0 when  $R[0]$  is selected

BA = Base Address  
2013

Dr. Ron Shmueli

15

Control Sequence for the SRC add Instruction

add ( $:= op = 12$ )  $\rightarrow R[ra] \leftarrow R[rb] + R[rc]$ :

Tbl 4.7 The Add Instruction

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC$ ; $C \leftarrow PC+4$ ;	$PC_{out}$ , $MA_{in}$ , Inc4, $C_{in}$ , Read
T1.	$MD \leftarrow M[MA]$ ; $PC \leftarrow C$ ;	$C_{out}$ , $PC_{in}$ , Wait
T2.	$IR \leftarrow MD$ ;	$MD_{out}$ , $IR_{in}$
T3.	$A \leftarrow R[rb]$ ;	$Grb$ , $R_{out}$ , $A_{in}$
T4.	$C \leftarrow A + R[rc]$ ;	$Grc$ , $R_{out}$ , ADD, $C_{in}$
T5.	$R[ra] \leftarrow C$ ;	$C_{out}$ , $Gra$ , $R_{in}$ , End

- Note the use of  $Gra$ ,  $Grb$ , &  $Grc$  to gate the correct 5 bit register select code to the regs.
- End signals the control to start over at step T0

2013

Dr. Ron Shmueli

16




Concrete RTN for Arithmetic Instructions: addi

Abstract RTN:

addi (:= op= 13) → R[ra] ← R[rb] + c2<16..0> {2's comp. sign extend} :

Tbl 4.2 Concrete RTN for addi:


Step	RTN
T0.	MA ← PC; C ← PC + 4;
T1.	MD ← M[MA]; PC ← C;
T2.	IR ← MD;
T3.	A ← R[rb];
T4.	C ← A + c2<16..0> {sign ext.};
T5.	R[ra] ← C;




- Differs from add only in step T4
- Establishes requirement for sign extend hardware

Fig. 4.5 Extracting c1, c2, and op from the Instruction Register

- I<21> is the sign bit of C1 that must be extended



- I<16> is the sign bit of C2 that must be extended
- Sign bits are fanned out from one to several bits and gated to bus



Copyright © 2004 Pearson Prentice Hall, Inc.

Control Sequence for the SRC addi Instruction


addi (:= op= 13) → R[ra] ← R[rb] + c2<16..0> {2's comp., sign ext.} :

Tbl 4.8 The addi Instruction

Step	Concrete RTN	Control Sequence
T0.	MA ← PC: C ← PC + 4;	PC <sub>out</sub> , MA <sub>in</sub> , Inc4, C <sub>in</sub> , Read
T1.	MD ← M[MA]; PC ← C;	C <sub>out</sub> , PC <sub>in</sub> , Wait
T2.	IR ← MD;	MD <sub>out</sub> , IR <sub>in</sub>
T3.	A ← R[rb];	Grb, R <sub>out</sub> , A <sub>in</sub>
T4.	C ← A + c2<16..0> {sign ext.};	c2 <sub>out</sub> , ADD, C <sub>in</sub>
T5.	R[ra] ← C;	C <sub>out</sub> , Gra, R <sub>in</sub> , End

- The c2<sub>out</sub> signal sign extends IR<16..0> and gates it to the bus

Fig. 4.3 More Complete view of Registers and Buses in 1-bus SRC Design—Including Some Control Signals



- Concrete RTN lets us add detail to the data path
  - Instruction register logic & new paths
  - Condition bit flip-flop
  - Shift count register

Keep this slide in mind as we discuss concrete RTN of instructions.

Abstract and Concrete RTN for Load and Store

```
ld (:= op= 1) → R[ra] ← M[disp] :
st (:= op= 3) → M[disp] ← R[ra] :
where
  disp<31..0> := ((rb=0) → c2<16..0> {sign ext.} :
                (rb≠0) → R[rb] + c2<16..0> {sign extend, 2's comp.} ) :
```

Tbl 4.3


Step	RTN for ld	RTN for st
T0-T2	Instruction fetch	
T3.	$A \leftarrow (rb=0 \rightarrow 0: rb \neq 0 \rightarrow R[rb]);$	
T4.	$C \leftarrow A + (16@IR<16>\#IR<15..0>);$	
T5.	$MA \leftarrow C;$	
T6.	$MD \leftarrow M[MA];$	$MD \leftarrow R[ra];$
T7.	$R[ra] \leftarrow MD;$	$M[MA] \leftarrow MD;$

Notes for Load and Store RTN

- Steps T0 through T2 are the same as for add and addi, and for all instructions
- In addition, steps T3 through T5 are the same for ld and st, because they calculate disp
- A way is needed to use 0 for R[rb] when rb=0 (BAout)
- 15 bit sign extension is needed for IR<16..0>
- Memory read into MD occurs at T6 of ld
- Write of MD into memory occurs at T7 of st

Fig. 4.4 The SRC Register File and Its Control Signals

- $R_{out}$  gates selected reg. onto bus
- $R_{in}$  strobed selected reg. from bus



- $BA_{out}$  differs from  $R_{out}$  by gating 0 when  $R[0]$  is selected

BA = Base Address  
2013

Dr. Ron Shmueli

23

### Control Sequence for the SRC st Instruction

st ( $:= op = 3$ )  $\rightarrow M[disp] \leftarrow R[ra]$  :  
disp<31..0>  $:= ((rb=0) \rightarrow c2\langle 16..0 \rangle \{sign\ ext.\})$  :  
          ( $rb \neq 0$ )  $\rightarrow R[rb] + c2\langle 16..0 \rangle \{sign\ extend, 2's\ comp.\})$  :

The st Instruction

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$A \leftarrow (rb=0) \rightarrow 0; rb \neq 0 \rightarrow R[rb];$	$Grb, BA_{out}, A_{in}$ } address arithmetic
T4.	$C \leftarrow A + c2\langle 16..0 \rangle \{sign\ ext.\};$	$c2_{out}, ADD, C_{in}$ }
T5.	$MA \leftarrow C;$	$C_{out}, MA_{in}$
T6.	$MD \leftarrow R[ra];$	$Gra, R_{out}, MD_{in}, Write$
T7.	$M[MA] \leftarrow MD;$	Wait, End

- Note  $BA_{out}$  in T3 compared to  $R_{out}$  in T3 of addi

2013

Dr. Ron Shmueli

24

## Concrete RTN for Conditional Branch

br ( $:= \text{op} = 8$ )  $\rightarrow$  ( $\text{cond} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}]$ ):

cond := (  $\text{c3}\langle 2..0 \rangle = 0 \rightarrow 0$ :

$\text{c3}\langle 2..0 \rangle = 1 \rightarrow 1$ :

$\text{c3}\langle 2..0 \rangle = 2 \rightarrow \text{R}[\text{rc}] = 0$ :

$\text{c3}\langle 2..0 \rangle = 3 \rightarrow \text{R}[\text{rc}] \neq 0$ :

$\text{c3}\langle 2..0 \rangle = 4 \rightarrow \text{R}[\text{rc}] \langle 31 \rangle = 0$ :

$\text{c3}\langle 2..0 \rangle = 5 \rightarrow \text{R}[\text{rc}] \langle 31 \rangle = 1$  ):

never

always

if register is zero

if register is nonzero

if positive or zero

if negative

Tbl 4.4

Step	Concrete RTN
T0-T2	Instruction fetch
T3.	$\text{CON} \leftarrow \text{cond}(\text{R}[\text{rc}])$ ;
T4.	$\text{CON} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}]$ ;

## Notes on Conditional Branch RTN

- $\text{c3}\langle 2..0 \rangle$  are just the low order 3 bits of IR
- $\text{cond}()$  is evaluated by a combinational logic circuit having inputs from  $\text{R}[\text{rc}]$  and  $\text{c3}\langle 2..0 \rangle$
- The one bit register CON is not accessible to the programmer and only holds the output of the combinational logic for the condition
- If the branch succeeds, the program counter is replaced by the contents of a general reg.

Branching

```
cond := ( c3<2..0>=0 → 0:
          c3<2..0>=1 → 1:
          c3<2..0>=2 → R[rc]=0:
          c3<2..0>=3 → R[rc]≠0:
          c3<2..0>=4 → R[rc]<31>=0:
          c3<2..0>=5 → R[rc]<31>=1 );
```

- This is equivalent to the logic expression


$$\text{cond} = (c3\langle 2..0 \rangle = 1) \vee (c3\langle 2..0 \rangle = 2) \wedge (R[rc] = 0) \vee$$
$$(c3\langle 2..0 \rangle = 3) \wedge \neg (R[rc] = 0) \vee (c3\langle 2..0 \rangle = 4) \wedge \neg R[rc]\langle 31 \rangle \vee$$
$$(c3\langle 2..0 \rangle = 5) \wedge R[rc]\langle 31 \rangle$$

2013

Dr. Ron Shmueli

27

Fig. 4.10 Computation of the Conditional Value CON



Copyright © 2004 Pearson Prentice Hall, Inc.

- NOR gate does =0 test of R[rc] on bus

2013

Dr. Ron Shmueli

28

Tbl 4.11 Control Sequence for SRC Branch Instruction,  
br

br (:= op= 8) → (cond → PC ← R[rb]):

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	CON ← cond(R[rc]);	Grc, R <sub>out</sub> , CON <sub>in</sub>
T4.	CON → PC ← R[rb];	Grb, R <sub>out</sub> , CON → PC <sub>in</sub> , End

- Condition logic is always connected to CON, so R[rc] only needs to be put on bus in T3
- Only PC<sub>in</sub> is conditional in T4 since gating R[rb] to bus makes no difference if it is not used

Abstract and Concrete RTN for SRC Shift Right

shr (:= op = 26) → R[ra]⟨31..0⟩ ← (n @ 0) # R[rb]⟨31..n⟩ :  
n := (    (c3⟨4..0⟩=0) → R[rc]⟨4..0⟩ : shift count in reg.  
          (c3⟨4..0⟩≠0) → c3⟨4..0⟩ );                            or const. field

Tbl 4.5

Step	Concrete RTN
T0-T2	Instruction fetch
T3.	n ← IR⟨4..0⟩;
T4.	(n=0) → (n ← R[rc]⟨4..0⟩);
T5.	C ← R[rb];
T6.	Shr (:= (n≠0) → (C⟨31..0⟩ ← 0#C⟨31..1⟩; n ← n-1; Shr) );
T7.	R[ra] ← C;

→ step T6 is repeated n times

Notes on SRC Shift RTN

- In the abstract RTN, n is defined with :=
- In the concrete RTN, it is a physical register
- n not only holds the shift count but is used as a counter in step T6
- Step T6 is repeated n times as shown by the recursion in the RTN
- The control for such repeated steps will be treated later


2013

Dr. Ron Shmueli

31

Fig. 4.9 The Shift Counter

- The concrete RTN for shr relies upon a 5 bit register to hold the shift count
- It must load, decrement, and have an = 0 test




2013

Dr. Ron Shmueli

32



Fig. 4.14 Branching in the Control Unit



- 3-state gates allow 6 to be applied to counter input
- Reset will synchronously reset counter to step T0

Tbl 4.10 Control Sequence for the SRC shr Instruction—Looping

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$n \leftarrow IR\langle 4..0 \rangle;$	$c1_{out}, Ld$
T4.	$(n=0) \rightarrow (n \leftarrow R[rc]\langle 4..0 \rangle); n=0 \rightarrow (Grc, R_{out}, Ld)$	$Grc, R_{out}, Ld$
T5.	$C \leftarrow R[rb];$	$Grb, R_{out}, C=B, C_{in}$
T6.	$Shr := (n \neq 0) \rightarrow (C\langle 31..0 \rangle \leftarrow 0\#C\langle 31..1 \rangle; n \leftarrow n-1; Shr);$	$n \neq 0 \rightarrow (C_{out}, SHR, C_{in}, Decr, Goto6)$
T7.	$R[ra] \leftarrow C;$	$C_{out}, Gra, R_{in}, End$

- Conditional control signals and repeating a control step are new concepts

## Summary of the Design Process

Informal description  $\Rightarrow$  formal RTN description  $\Rightarrow$  block diagram  
 arch.  $\Rightarrow$  concrete RTN steps  $\Rightarrow$  hardware design of blocks  $\Rightarrow$   
 control sequences  $\Rightarrow$  control unit and timing

- At each level, more decisions must be made
  - These decisions refine the design
  - Also place requirements on hardware still to be designed
- The nice one way process above has circularity
  - Decisions at later stages cause changes in earlier ones
  - Happens less in a text than in reality because
    - Can be fixed on re-reading
    - Confusing to first time student

2013

Dr. Ron Shmueli

35

## דוגמא

1. כתוב תוכנית asm המבצעת פעולת XOR (מצגת 2 שקף 37)
2. תכנן פקודת XOR חדשה המבצעת  $R[ra] \leftarrow R[rb] \text{ xor } R[rc]$  תן RTN קונקרטי ואותות בקרה.
  1. כאשר ניתן להוסיף יכולת XOR ל ALU
  2. כאשר לא ניתן להוסיף יכולת XOR ל ALU
3. מה זמן הביצוע בכל אחד מהמקרים (הסבר עלות תועלת)

2013

Dr. Ron Shmueli

36

Fig. 4.11 Clocking the Data Path: Register Transfer Timing





Fig. 4.12 Control Unit Detail with Inputs and Outputs



Synthesizing Control Signal Encoder Logic

Step		Control Sequence		Step		Control Sequence		Step		Control Sequence		Step		Control Sequence		Step		Control Sequence	
		<b>add</b>				<b>addi</b>				<b>st</b>				<b>shr</b>					
		<u>Step</u> <u>Control Sequence</u>				<u>Step</u> <u>Control Sequence</u>				<u>Step</u> <u>Control Sequence</u>				<u>Step</u> <u>Control Sequence</u>					
		T3.   Grb, R <sub>out</sub> , A <sub>in</sub>				T3.   Grb, R <sub>out</sub> , A <sub>in</sub>				T3.   Grb, BA <sub>out</sub> , A <sub>in</sub>				T3.   c1 <sub>out</sub> , Ld					
		T4.   Grc, R <sub>out</sub> , ADD, C <sub>in</sub>				T4.   c2 <sub>out</sub> , ADD, C <sub>in</sub>				T4.   c2 <sub>out</sub> , ADD, C <sub>in</sub>				T4.   n=0 → (Grc, R <sub>out</sub> , Ld)					
		T5.   C <sub>out</sub> , Gra, R <sub>in</sub> , End				T5.   C <sub>out</sub> , Gra, R <sub>in</sub> , End				T5.   C <sub>out</sub> , MA <sub>in</sub>				T5.   Grb, R <sub>out</sub> , C=B					
										T6.   Gra, R <sub>out</sub> , MD <sub>in</sub> , Write				T6.   n=0 → (C <sub>out</sub> , SHR, C <sub>in</sub> , Decr, GoTo7)					
										T7.   Wait, End				T7.   C <sub>out</sub> , Gra, R <sub>in</sub> , End					

Design process:

- Comb through the entire set of control sequences.
- Find all occurrences of each control signal.
- Write an equation describing that signal.


Example: Gra = T5·(add + addi) + T6·st + T7·shr + ...

Use of Data Path Conditions in Control Signal Logic

Step		Control Sequence		Step		Control Sequence		Step		Control Sequence		Step		Control Sequence		Step		Control Sequence	
		<b>add</b>				<b>addi</b>				<b>st</b>				<b>shr</b>					
		<u>Step</u> <u>Control Sequence</u>				<u>Step</u> <u>Control Sequence</u>				<u>Step</u> <u>Control Sequence</u>				<u>Step</u> <u>Control Sequence</u>					
		T3.   Grb, R <sub>out</sub> , A <sub>in</sub>				T3.   Grb, R <sub>out</sub> , A <sub>in</sub>				T3.   Grb, BA <sub>out</sub> , A <sub>in</sub>				T3.   c1 <sub>out</sub> , Ld					
		T4.   Grc, R <sub>out</sub> , ADD, C <sub>in</sub>				T4.   c2 <sub>out</sub> , ADD, C <sub>in</sub>				T4.   c2 <sub>out</sub> , ADD, C <sub>in</sub>				T4.   n=0 → (Grc, R <sub>out</sub> , Ld)					
		T5.   C <sub>out</sub> , Gra, R <sub>in</sub> , End				T5.   C <sub>out</sub> , Gra, R <sub>in</sub> , End				T5.   C <sub>out</sub> , MA <sub>in</sub>				T5.   Grb, R <sub>out</sub> , C=B					
										T6.   Gra, R <sub>out</sub> , MD <sub>in</sub> , Write				T6.   n=0 → (C <sub>out</sub> , SHR, C <sub>in</sub> , Decr, GoTo7)					
										T7.   Wait, End				T7.   C <sub>out</sub> , Gra, R <sub>in</sub> , End					

Example: Grc = T4·add + T4·(n=0)·shr + ...

Fig. 4.13 Generation of the logic for  $C_{out}$  and  $G_{ra}$



Copyright © 2004 Pearson Prentice Hall, Inc.

2013

Dr. Ron Shmueli

41

## Have Completed One-Bus Design of SRC

- High level architecture block diagram
- Concrete RTN steps
- Hardware design of registers and data path logic
- Revision of concrete RTN steps where needed
- Control sequences
- Register clocking decisions
- Logic equations for control signals
- Time step generator design
- Clock run, stop, and synchronization logic

2013

Dr. Ron Shmueli

42

## Other Architectural designs will require a different RTN


- More data paths allow more things to be done in one step
- Consider a two bus design
- By separating input and output of ALU on different buses, the C register is eliminated
- Steps can be saved by strobing ALU results directly into their destinations

2013

Dr. Ron Shmueli

43

Fig. 4.16 The 2-bus Microarchitecture




- Bus A carries data going into registers
- Bus B carries data being gated out of registers
- ALU function  $C=B$  is used for all simple register transfers

2013

Copyright © 2004 Pearson Prentice Hall, Inc. Dr. Ron Shmueli

44

תכנון רעיוני של יחידת בחירת אוגרים בשני ערוצים



2013

Dr. Ron Shmueli

45

Tbl 4.13 Concrete RTN and Control Sequence for 2-bus SRC add

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC;$	$PC_{out}, C=B, MA_{in}, Read$
T1.	$PC \leftarrow PC + 4; MD \leftarrow M[MA];$	$PC_{out}, Inc4, PC_{in}, Wait$
T2.	$IR \leftarrow MD;$	$MD_{out}, C=B, IR_{in}$
T3.	$A \leftarrow R[rb];$	$Grb, R_{out}, C=B, A_{in}$
T4.	$R[ra] \leftarrow A + R[rc];$	$Grc, R_{out}, ADD, Sra, R_{in}, End$

- Note the appearance of Grc to gate the output of the register rc onto the B bus and Sra to select ra to receive data strobed from the A bus
- Two register select decoders will be needed
- Transparent latches will be required for MA at step T0

2013

Dr. Ron Shmueli

46

## Performance Measures

- MIPS: Millions of Instructions Per Second
  - Same job may take more instructions on one machine than on another
- MFLOPS: Million Floating Point OPs Per Second
  - Other instructions counted as overhead for the floating point
- Whetstones: Synthetic benchmark
  - A program made-up to test specific performance features
- Dhrystones: Synthetic competitor for Whetstone
  - Made up to "correct" Whetstone's emphasis on floating point
- SPEC: Selection of "real" programs
  - Taken from the C/Unix world

## מדידת ביצועים משולבת Composite Performance Measure

- הממד העיקרי במדידת ביצועים הוא מהירות

Response time , Execution time or Latency

$$\text{Execution time} = T = IC \times CPI \times \tau$$

IC = how many instructions have executed

CPI = the average number of clock cycles per instruction.

$\tau$  = clock period, (700Mhz Pentium, 600MHz Alpha ...)

יש תלות בין הפרמטרים –פקודה עם CPI נמוך ככל הנראה מבצעת פחות ויתכן ויידרש IC גבוה יותר.



## Performance and Design

$$\%Speedup = \frac{T_{old} - T_{new}}{T_{new}} \times 100$$

כאשר הכנסנו שיפור במעבד (מעבר מ 1Bus (old ל 2Bus (new

$$\%Speedup = \frac{T_{1-bus} - T_{2-bus}}{T_{2-bus}} \times 100$$

Where

$$T = Exec'n.Time = IC \times CPI \times \tau$$

2013

Dr. Ron Shmueli

49

## Speedup Due To Going to 2 Buses

- Assume for now that IC and  $\tau$  don't change in going from 1 bus to 2 buses
- Naively assume that CPI goes from 8 to 7 clocks.

$$\%Speedup = \frac{T_{1-bus} - T_{2-bus}}{T_{2-bus}} \times 100$$

$$= \frac{IC \times 8 \times \tau - IC \times 7 \times \tau}{IC \times 7 \times \tau} \times 100 = \frac{8-7}{7} \times 100 = 14\%$$

Class Problem:

How will this speedup change if clock period of 2-bus machine is increased by 10%?

2013

Dr. Ron Shmueli

50

### 3-bus Architecture Shortens Sequences Even More


- A 3-bus architecture allows both operand inputs and the output of the ALU to be connected to buses
- Both the C output register and the A input register are eliminated
- Careful connection of register inputs and outputs can allow multiple RTs in a step

2013

Dr. Ron Shmueli

51

Fig. 4.17 The 3-Bus SRC Design




- A-bus is ALU operand 1, B-bus is ALU operand 2, and C-bus is ALU output
- Note MA input connected to the B-bus

2013

Dr. Ron Shmueli

52

תכנון רעיוני של יחידת בחירת אוגרים בשלושה ערוצים



Tbl 4.15 SRC add Instruction for the 3-bus Microarchitecture

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC$ ; $PC \leftarrow PC + 4$ ; $MD \leftarrow M[MA]$ ;	$PC_{out}$ , $MA_{in}$ , Inc4, $PC_{in}$ , Read, Wait
T1.	$IR \leftarrow MD$ ;	$MD_{out}$ , $C=B$ , $IR_{in}$
T2.	$R[ra] \leftarrow R[rb] + R[rc]$ ;	$GArc$ , $RA_{out}$ , $GBrb$ , $RB_{out}$ , ADD, $Sra$ , $R_{in}$ , End

- Note the use of 3 register selection signals in step T2:  $GArc$ ,  $GBrb$ , and  $Sra$
- In step T0, PC moves to MA over bus B and goes through the ALU Inc4 operation to reach PC again by way of bus C
  - PC must be edge triggered or master-slave
- Once more MA must be a transparent latch

## Performance and Design

- How does going to three buses affect performance?
- Assume average CPI goes from 8 to 4, while  $\tau$  increases by 10%:

$$\%Speedup = \frac{IC \times 8 \times \tau - IC \times 4 \times 1.1\tau}{IC \times 4 \times 1.1\tau} \times 100 = \frac{8 - 4.4}{4.4} \times 100 = 82\%$$

2013

Dr. Ron Shmueli

55

## Other Performance Measures

- MIPS: Millions of Instructions Per Second
  - Same job may take more instructions on one machine than on another
- MFLOPS: Million Floating Point OPs Per Second
  - Other instructions counted as overhead for the floating point
- Whetstones: Synthetic benchmark
  - A program made-up to test specific performance features
- Dhrystones: Synthetic competitor for Whetstone
  - Made up to “correct” Whetstone’s emphasis on floating point
- SPEC: Selection of “real” programs
  - Taken from the C/Unix world

Native MIPS : Millions of Instructions Per Second

$$MIPS \equiv \frac{Instruction\ Count}{CPU\ Time \times 10^6} = \frac{Instruction\ Count}{IC \times CPI \times [Clock\ cycle\ Time] \times 10^6} = \frac{IC \times [Clock\ Rate]}{IC \times CPI \times 10^6}$$
$$MIPS = \frac{[Clock\ Rate]}{CPI \times 10^6}$$

Native MIPS ■

- פופולרי
- אינו לוקח בחשבון את ה IC
- לא ניתן להשוות בעזרתו מכונות עם סט פקודות שונה.
- מדד MIPS גבוהה יותר מעיד על ביצועים טובים יותר

Native MIPS vs. Composite Performance Measure

דוגמא

נתון ה- IC של תוכנית שעברה קומפילציה בשני מהדרים שונים ומורצת ע"י אותו CPU

■ בתוכנית 3 סוגי פקודות A,B,C

Hardware specifications give the following CPI:

instruction type	CPI per instruction type
A	1
B	2
C	3

code from	instruction counts (millions)		
	A	B	C
compiler 1	5	1	1
compiler 2	10	1	1

המשך דוגמא

- חישוב מספר הפקודות IC?  
 $IC1=(5+1+1)10^6=7 \times 10^6$        $IC2=(10+1+1)10^6= 12 \times 10^6$
- חישוב ה CPI הממוצע?  
 $CPI\ 1 = \frac{((5 \times 1)+(1 \times 2)+(1 \times 3)) \times 10^6}{(5+1+1) \times 10^6} = \frac{10}{7} = 1.428$
- $CPI\ 2 = \frac{((10 \times 1)+(1 \times 2)+(1 \times 3)) \times 10^6}{(10+1+1) \times 10^6} = \frac{15}{12} = 1.25$
- חישוב זמן הביצוע T?  
 $T1= 7M * 1.428 * \Delta = 9.996M * \Delta$        $T2= 12M * 1.25 * \Delta = 15 * \Delta$
- מכאן קומפיילר 1 טוב יותר ב 33%  
 $SU=(T2-T1)/T1=(15-10)/15=33\%$

שימוש ב MIPS לאומדן ביצועים נותן את ההיפך

- $MIPS\ 1 = 100\ MHz / (1.428 \times 10^6) = 70$
- $MIPS\ 2 = 100\ MHz / (1.25 \times 10^6) = 80$

f=100 MHz

כלומר קומפיילר 2 טוב יותר

Dr. Ron Shmueli

דוגמא

- מתכנת של קומפיילר בוחן שתי אפשרויות ליישום פקודה בשפה עילית,
- מהי האפשרות המועדפת?

Instruction count per Type			
Sequence	A	B	C
Option 1	2	1	2
Option 2	4	1	1

HW Specification give the following CPI			
Instruction Type	A	B	C
CPI per Instruction	1	2	3

$IC1=(2+1+1) =5$        $IC2=(4+1+1) = 6$

$CPI1=(2*1+1*2+2*3)/5= 2$        $CPI2=(4*1+1*2+1*3)/6= 1.5$

$T1=IC1*CPI1*dt=5*2*dt= 10dt$        $T2=IC2*CPI2*dt=6*1.5*dt= 9dt$


$SU=100*(T1-T2)/T2= 100*(10-9)/9= 11\%$       אפשרות 2 מהירה יותר ב- 11%

שימוש ב MIPS ייתן מדד דומה :

$$MIPS = \frac{[Clock\ Rate]}{CPI \times 10^6}$$

$$MIPS2 = \frac{[Clock\ Rate]}{1.5 \times 10^6} > MIPS1 = \frac{[Clock\ Rate]}{2 \times 10^6}$$


## OVERLAPPED REGISTER WINDOWS



### דוגמא ממבחן

- ה- SRC בארכיטקטורת ערוץ יחיד הותאם לתמיכה בשפות תכנות עיליות ע"י הגדלת מספר האוגרים ב- Register file ל- 104 אוגרים ושימוש בטכניקה - Overlapped Register Windows
- לתוכנית הראשית ממופים 32 האוגרים R0-R31. בקריאה לשגרה A, 32 האוגרים R24-R55 ממופים לשגרה A. כאשר האוגרים R24-R31 משותפים לתוכנית הראשית ולשגרה A. השגרה A ניגשת לאוגרים ע"פ R0-R31 ואלו ממופים בחומרה לכתובות R24-R55 בהתאמה. כאשר מתבצעת קריאה ע"י השגרה A לשגרה B, ממופים 32 האוגרים R48-R79 לשגרה B, שמונת האוגרים R48-R55 משותפים לשגרה A ולשגרה B. השגרה B פונה לאוגרים ע"פ R0-R31 ואלו ממופים בחומרה לכתובות האמיתיות R48-R79. באותה צורה גם בעבור קריאה לשגרה C ע"י B ימופו האוגרים R72-R103 לשגרה C. מבנה זה מאפשר קריאה מקוננת של שגרות בשלוש רמות.
- לצורך התאמת המעבד ליכולת החדשה, הוסיפו את הפקודות הבאות:
- הפקודה call, זהה ל brl, וגורמת גם לקו בקרה נוסף call\_st לעלות ל 1 לוגי לצעד זמן אחד.
- הפקודה ret, זהה ל br, וגורמת גם לקו בקרה נוסף ret\_st לעלות ל 1 לוגי לצעד זמן אחד.

- מבלי לשנות את מיבנה הפקודות הקיימות ב-SRC, ובעזרת קווי הבקרה הנוספים. נדרש לתכנן יחידה מתאמת הממפה את מספרי האוגרים R0-R31 המצוינים בפקודות האסמבלי, לאוגרים הפיסיים בהתאם לרמת הקינון של השגרה המתבצעת (ראה אזור).
- א. תן תכנון מפורט של היחידה המתאמת ל Register File המתוארת באזור (15 נק), ובכלל זה –תן את שינוי החומרה הנדרש לטיפול בסיגנל BAout בכל רמות הקינון (תכנן רמה אחת וציין במפורש באלו אוגרים מתבצע שינוי) (10 נק).
- במידת הצורך ניתן להשתמש ביחידה מסכמת המבצעת סיכום עם ערכים קבועים, אשר אופן פעולתה מתואר בטבלה. (d1,d2,d3 קבועים לבחירתך).
- ב. כתוב תוכנית באסמבלי של ה- SRC המשודרג המאפסת את האוגרים R10,R34,R58,R82 (10 נק).





Ron Shm



פעולת מחבצעת	$S_4S_3S_2S_1$
$B \leftarrow A$	0001
$B \leftarrow A+d1$	0010
$B \leftarrow A+d2$	0100
$B \leftarrow A+d3$	1000


63



פעולת מחבצעת	$S_4S_3S_2S_1$
$B \leftarrow A$	0001
$B \leftarrow A+24$	0010
$B \leftarrow A+48$	0100
$B \leftarrow A+72$	1000

D1=24  
D2=48  
D3= 72

64





■ שאלה 2 סעיף בmain:

```
    la r0, L1
    la r10, 0
    call r24, r0
    :
L1:  la r0, L2
     la r10, 0
     call r24, r0

L2:  la r0, L3
     la r10, 0
     call r24, r0

L3:  la r10, 0
     ret r0, r1
.end
```

April 13

Ron Shmuelu

65