


RTN (Register Transfer Notation)

- Provides a formal means of describing machine structure and function.
 - Describe what a machine does (an Abstract RTN) without
 - Describe a how the machine does it (A Concrete RTN).
- We will describe RTN by using it to describe SRC.



2

2013 Dr. Ron Shm

סימונים של ה- RTN			
מפריד -ביצוע אחת אחר השנייה מפריד -ביצוע בו זמנית באותו פולס שעון	;	העברה בכיוון המסומן R[4]←R[3]	
שיכפול שרשור	@	M[x] אינדקס מילה/אוגר M[100]←r[4]	
הבהרה מילולית שקשורה לפעולה {דוגמא:משלים ל 2}	{}	קבוצת סיביות : <r<310> Op<40>:=IR<3127></r<310>	<m.< td=""></m.<>
פעולה או אוסף פעולות	()	השמה קלא ר מיך Op<40>:=IR<3127>	
פעולות השוואה שתוצאתן 0 או 1 פעולות אריתמטיות פעולות לוגיות.		If then $(op=12) \rightarrow R(ra) \leftarrow R(rb) + R(rc)$	

2013 Dr. Ron Shmueli

Some RTN Features— Using RTN to describe a machine's properties

Static Properties

Specifying registers

- IR(31..0) specifies a register named "IR" having 32 bits numbered 31 to 0
- naming operator ":= "
 - op $\langle 4..0 \rangle$:= IR $\langle 31..27 \rangle$ generates another name op $\langle 4..0 \rangle$ to IR $\langle 31..28 \rangle$

Dynamic Properties

· Conditional expressions:

$$(op=12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]:$$
 ; defines the add instruction

"if" condition "then" RTN Assignment Operator

2013 Dr. Ron Shmueli

Using RTN to describe the SRC (static) Processor State

Processor state

PC(31..0): program counter

(memory addr. of next inst.)

IR(31..0): instruction register

Run: one bit run/halt indicator


Strt: start signal

 $R[0..31]\langle 31..0\rangle$: general purpose registers


2013 Dr. Ron Shmueli 5


RTN Register Declarations

- General register specifications shows some features of the notation
- Describes a set of 32 32-bit registers with names R[0] to R[31]



51. Noti Gillingell





Specifying dynamic properties of SRC: RTN Gives Specifics of Address Calculation

Effective address calculations (occur at runtime):

```
\begin{aligned} \text{disp}\langle 31..0\rangle &:= ((\text{rb=0}) \rightarrow \text{c2}\langle 16..0\rangle \, \{\text{sign extend}\}; & \text{displacement} \\ & (\text{rb\neq0}) \rightarrow \text{R[rb]} + \text{c2}\langle 16..0\rangle \, \{\text{sign extend, 2's comp.}\}; & \text{address} \\ \text{rel}\langle 31..0\rangle &:= \text{PC}\langle 31..0\rangle + \text{c1}\langle 21..0\rangle \, \{\text{sign extend, 2's comp.}\}; & \text{relative address} \end{aligned}
```

- New RTN notation is used
 - condition → expression means <u>if</u> condition <u>then</u> expression
 - modifiers in { } describe type of arithmetic or how short numbers are extended to longer ones
 - arithmetic operators (+ * / etc.) can be used in expressions
- Register R[0] cannot be added to a displacement

דוגמא

```
Instruction
                               rb
                                     c1
                                            Meaning
                                                                      Addressing Mode
                   op
                         ra
  1dr r12, -48
                         12
                                                                      Relative
                                     -48
                                            R[12] \leftarrow M[PC -48]
  1d r22, 24(r4) 1
                         22
                                                                       Displacement
                                     24
                                            R[22] \leftarrow M[24 + R[4]]
2013
                                      Dr. Ron Shmueli
```

Detailed Questions Answered by the RTN for Addresses

- What set of memory cells can be addressed by direct addressing (displacement with rb=0)
 - If c2⟨16⟩=0 (positive displacement) absolute addresses range from 0000000H to 0000FFFFH
 - If c2⟨16⟩=1 (negative displacement) absolute addresses range from FFFF0000H to FFFFFFFH
- What range of memory addresses can be specified by a relative address
 - The largest positive value of C1⟨21..0⟩ is 2²¹-1 and its most negative value is -2²¹, so addresses up to 2²¹-1 forward and 2²¹ backward from the current PC value can be specified
- Note the difference between rb and R[rb]

2013 Dr. Ron Shmueli 10

```
Instruction Interpretation: RTN Description of
                                Fetch/Execute

    Need to describe actions (not just declarations)

 Logical NOT
            Logical AND
instruction_interpretation := (
\stackrel{\checkmark}{\neg}Run\stackrel{\checkmark}{\land}Strt \rightarrow Run \leftarrow 1:
Run \rightarrow (IR \leftarrow M[PC]: PC \leftarrow PC + 4; instruction_execution));
                                           Separates statements
    Register transfer
                                           that occur in sequence
(:) The order of execution does not matter
(;) The one on the left must be complete before the one on the right starts
 IR \leftarrow M[PC]: PC \leftarrow PC + 4; which value of PC applies to M[PC]?
  2013
                                     Dr. Ron Shmueli
```

RTN Instruction Execution for Load and Store Instructions

```
\begin{array}{ll} \text{instruction\_execution} := (\\ & \text{Id } (:= \text{op= 1}) \rightarrow \text{R[ra]} \leftarrow \text{M[disp]} : \\ & \text{Idr } (:= \text{op= 2}) \rightarrow \text{R[ra]} \leftarrow \text{M[rel]} : \\ & \text{st } (:= \text{op= 3}) \rightarrow \text{M[disp]} \leftarrow \text{R[ra]} : \\ & \text{store register} \\ & \text{str } (:= \text{op= 4}) \rightarrow \text{M[rel]} \leftarrow \text{R[ra]} : \\ & \text{store register relative} \\ & \text{Ia } (:= \text{op= 5}) \rightarrow \text{R[ra]} \leftarrow \text{disp:load displacement address} \\ & \text{Iar } (:= \text{op= 6}) \rightarrow \text{R[ra]} \leftarrow \text{rel} : \\ & \text{load relative address} \\ \end{array}
```

The in-line definition (:= op=1) saves writing a separate definition
 Id := op=1 for the Id mnemonic

An example:

```
If IR = 00001 00101 00011 00000000000001011 then Id \rightarrow R[5] \leftarrow M[ R[3] + 11 ]:
```

2013 Dr. Ron Shmueli 12

SRC RTN—The Main Loop

```
\begin{split} &\text{ii} := instruction\_interpretation:} \\ &\text{ie} := instruction\_execution:} \\ &\text{ii} := ( \ \neg Run \land Strt \to Run \leftarrow 1: \\ & Run \to (IR \leftarrow M[PC]: PC \leftarrow PC + 4; \\ & \text{ie}) \ ); \\ &\text{ie} := ( \\ & Id \ (:= op=1) \to R[ra] \leftarrow M[disp]: \\ & Idr \ (:= op=2) \to R[ra] \leftarrow M[rel]: \\ & \dots \\ & \text{on the opcode} \\ & \text{stop} \ (:= op=31) \to Run \leftarrow 0: \\ ); \ &\text{ii} \end{split}
```

Thus if and le invoke each other, as coroutines.

2013 Dr. Ron Shmueli 13

```
RTN Descriptions of SRC Branch Instructions
                         31 2726222117161211
                                 tb rc (c3) unused

 br

                                                                       iCond|
                         31 2726222117161211
        brl
                                                    (c3)
                                                                        Cond
                          Op | ra
                                      rb rc
                                                            unused
       Branch condition determined by 3 lsbs of inst.
       Link register (R[ra]) set to point to next inst.
           cond := ( c3\langle 2..0\rangle = 0 \rightarrow 0:
                                                                    never
                      c3\langle 2...0\rangle = 1 \rightarrow 1:
                                                                    always
                      c3\langle 2..0\rangle = 2 \rightarrow R[rc] = 0:
                                                                    if register is zero
                      c3\langle 2..0\rangle = 3 \rightarrow R[rc] \neq 0:
                                                                   if register is nonzero
                      c3\langle 2...0\rangle = 4 \rightarrow R[rc]\langle 31\rangle = 0:
                                                                   if positive or zero
                      c3\langle 2...0\rangle = 5 \rightarrow R[rc]\langle 31\rangle = 1):
                                                                   if negative
                                                                    conditional branch
br (:= op= 8) \rightarrow (cond \rightarrow PC \leftarrow R[rb]):
brl (:= op= 9) \rightarrow (R[ra] \leftarrow PC:
                        cond \rightarrow (PC \leftarrow R[rb]) ):
                                                                   branch and link
 2013
                                            Dr. Ron Shmueli
                                                                                                  14
```

RTN for Arithmetic and Logic

```
\begin{array}{l} \text{add } (:=\text{op=}12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]: \\ \text{addi } (:=\text{op=}13) \rightarrow R[ra] \leftarrow R[rb] + c2\langle 16..0\rangle \ \{2\text{'s comp. sign ext.}\}: \\ \text{sub } (:=\text{op=}14) \rightarrow R[ra] \leftarrow R[rb] - R[rc]: \\ \text{neg } (:=\text{op=}15) \rightarrow R[ra] \leftarrow -R[rc]: \\ \text{and } (:=\text{op=}20) \rightarrow R[ra] \leftarrow R[rb] \land R[rc]: \\ \text{andi } (:=\text{op=}20) \rightarrow R[ra] \leftarrow R[rb] \land c2\langle 16..0\rangle \ \{\text{sign extend}\}: \\ \text{or } (:=\text{op=}22) \rightarrow R[ra] \leftarrow R[rb] \lor R[rc]: \\ \text{ori } (:=\text{op=}23) \rightarrow R[ra] \leftarrow R[rb] \lor c2\langle 16..0\rangle \ \{\text{sign extend}\}: \\ \text{not } (:=\text{op=}24) \rightarrow R[ra] \leftarrow \neg R[rc]: \\ \end{array}
```

Logical operators: <u>and</u> ∧ <u>or</u> ∨ and <u>not</u> ¬

2013

2013 Dr. Ron Shmueli

15

16

```
RTN for Shift Instructions
                                  ra.
                                                    (c3)
                                                            unused
    7. shr, shra
                         31 2726 22 21 17 16 12
                                                         (c3)
                                                                 unused
   Count may be 5 lsbs of a register or the instruction
   Notation: @ - replication, # - concatenation
                        (c3\langle 4..0\rangle = 0) \rightarrow R[rc]\langle 4..0\rangle:
            n := (
                        (c3\langle4..0\rangle\neq0)\rightarrow c3\langle4..0\rangle):
shr (:= op=26) \rightarrow R[ra]\langle 31..0 \rangle \leftarrow (n @ 0) # R[rb]\langle 31..n \rangle:
shra (:= op=27) \rightarrow R[ra]\langle 31..0 \rangle \leftarrow (n @ R[rb]\langle 31 \rangle) # R[rb]\langle 31..n \rangle:
shI (:= op=28) \rightarrow R[ra](31..0) \leftarrow R[rb](31-n..0) # (n @ 0):
shc (:= op=29) \rightarrow R[ra](31..0) \leftarrow R[rb](31-n..0) # R[rb](31..32-n):
```

Dr. Ron Shmueli 8

Example of Replication and Concatenation in Shift

 Arithmetic shift right by 13 concatenates 13 copies of the sign bit with the upper 19 bits of the operand

shra r1, r2, 13

R[2]= 1001 0111 1110 1010 1110 1100 0001 0110

13@R[2](31) # R[2](31..13) R[1]= 1111 1111 1111 1 100 1011 1111 0101 0111

2013 Dr. Ron Shmueli 17

Assembly Language for Shift

Form of assembly language instruction tells whether to set c3=0

;Shift rb right into ra by 5 lsbs of rc shr ra, rb, rc shr ra, rb, count ;Shift rb right into ra by 5 lsbs of inst ;AShift rb right into ra by 5 Isbs of rc shra ra, rb, rc shra ra, rb, count ;AShift rb right into ra by 5 lsbs of inst ;Shift rb left into ra by 5 lsbs of rc shl ra, rb, rc shl ra, rb, count ;Shift rb left into ra by 5 lsbs of inst shc ra, rb, rc ;Shift rb circ. into ra by 5 lsbs of rc shc ra, rb, count ;Shift rb circ. into ra by 5 lsbs of inst

2013 Dr. Ron Shmueli 18

End of RTN Definition of instruction_execution

```
\begin{array}{ll} \text{nop (:= op= 0)} \rightarrow : & \text{No operation} \\ \text{stop (:= op= 31)} \rightarrow \text{Run} \leftarrow 0: & \text{Stop instruction} \\ \text{);} & \text{End of instruction\_execution} \\ \text{instruction\_interpretation.} \end{array}
```

- We will find special use for nop in pipelining
- The machine waits for Strt after executing stop
- The long conditional statement defining instruction_execution ends with a direction to go repeat instruction_interpretation, which will fetch and execute the next instruction (if Run still =1)


2013 Dr. Ron Shmueli 19

Confused about RTN and SRC?

- SRC is a Machine Language
 - It can be interpreted by either hardware or software simulator.
- RTN is a Specification Language
 - Specification languages are languages that are used to specify other languages or systems—a metalanguage.
 - Other examples: LEX, YACC, VHDL, Verilog

Figure 2.11 may help clear this up...

2013 Dr. Ron Shmueli 20



From Abstract RTN to Concrete RTN to Control Sequences

- The ability to begin with an abstract description, then describe a hardware design and resulting concrete RTN and control sequence is powerful.
- We shall use this method in Chapter 4 to develop various hardware designs for SRC

2013 Dr. Ron Shmueli 22