

מבוא למחשבים

Lecture 3

Abstract RTN

Dr. Ron Shmueli

חלק נכבד מהשקפים מבוסס על הספר:

Heuring and Jordan: "Computer System Design and Architecture", **Prentice Hall**, 2004

2013

Dr. Ron Shmueli

1

RTN (Register Transfer Notation)

- Provides a formal means of describing machine structure and function.
 - Describe *what* a machine does (an Abstract RTN) without
 - Describe a *how* the machine does it (A Concrete RTN).
- We will describe RTN by using it to describe SRC.

Abstract RTN
מה עושים

Concrete RTN
איך עושים

Control Signals
עושים

2013

Dr. Ron Shmueli

2

סימונים של ה- RTN			
←	העברה בכיוון המסומן <i>השמה</i> $R[4] \leftarrow R[3]$;	מפריד -ביצוע אחת אחר השנייה מפריד -ביצוע בו זמנית באותו פולס שעון
[]	אינדקס מילה/אוגר $M[x]$ $M[100] \leftarrow r[4]$	@ #	שיכפול שרשור
<> <m..n >	קבוצת סיביות: $IR<31..0>$ $Op<4..0> := IR<31..27>$	{..}	הבהרה מילולית שקשורה {לפעולה {דוגמא:משלים ל 2
:=	<i>השמה</i> $Op<4..0> := IR<31..27>$	(..)	פעולה או אוסף פעולות
→	If then $(op=12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]$		פעולות השוואה שתוצאתן 0 או 1 פעולות אריתמטיות פעולות לוגיות.

Some RTN Features—
Using RTN to describe a machine's properties

Static Properties

Specifying registers

- IR<31..0> specifies a register named "IR" having 32 bits numbered 31 to 0

naming operator " := "

- op<4..0> := IR<31..27> generates another name op<4..0> to IR<31..28>

Dynamic Properties

Conditional expressions:
 $(op=12) \rightarrow R[ra] \leftarrow R[rb] + R[rc]$; defines the add instruction

↑

↑

↑

"if" condition "then" RTN Assignment Operator

2013

Dr. Ron Shmueli

4

Dr. Ron Shmueli

2

Using RTN to describe the SRC (static) Processor State

Processor state

PC<31..0>: program counter
(memory addr. of next inst.)
IR<31..0>: instruction register
Run: one bit run/halt indicator
Strt: start signal
R[0..31]<31..0>: general purpose registers


2013

Dr. Ron Shmueli

5

RTN Register Declarations

- General register specifications shows some features of the notation
- Describes a set of 32 32-bit registers with names R[0] to R[31]



2013

Dr. Ron Shmueli

6

Memory Declaration: RTN Naming Operator



- Defining names with formal parameters is a powerful formatting tool
- Used here to define word memory (big endian)

little-endian: Increasing numeric significance with increasing memory addresses.
big-endian: Decreasing numeric significance with increasing memory addresses

Main memory state

Mem[0..2³² - 1]⟨7..0⟩: 2³² addressable bytes of memory

M[x]⟨31..0⟩ := Mem[x]#Mem[x+1]#Mem[x+2]#Mem[x+3]:




2013

7

RTN Instruction Formatting Uses Renaming of IR Bits

Instruction formats

- op⟨4..0⟩ := IR⟨31..27⟩: operation code field
ra⟨4..0⟩ := IR⟨26..22⟩:target register field
rb⟨4..0⟩ := IR⟨21..17⟩:operand, address index, or branch target register
rc⟨4..0⟩ := IR⟨16..12⟩:second operand, conditional test, or shift count register
c1⟨21..0⟩ := IR⟨21..0⟩: long displacement field
c2⟨16..0⟩ := IR⟨16..0⟩: short displacement or immediate field
c3⟨11..0⟩ := IR⟨11..0⟩:count or modifier field



2013

8

Specifying dynamic properties of SRC:
RTN Gives Specifics of Address Calculation

Effective address calculations (occur at runtime):

disp<31..0> := ((rb=0) → c2<16..0> {sign extend};
 (rb≠0) → R[rb] + c2<16..0> {sign extend, 2's comp.}):
rel<31..0> := PC<31..0> + c1<21..0> {sign extend, 2's comp.}):

displacement
address
relative address

- New RTN notation is used
 - condition → expression means if condition then expression
 - modifiers in { } describe type of arithmetic or how short numbers are extended to longer ones
 - arithmetic operators (+ - * / etc.) can be used in expressions
- Register R[0] cannot be added to a displacement

דוגמה

Instruction	op	ra	rb	c1	Meaning	Addressing Mode
ldr r12, -48	2	12	-	-48	$R[12] \leftarrow M[PC - 48]$	Relative
ld r22, 24(r4)	1	22	4	24	$R[22] \leftarrow M[24 + R[4]]$	Displacement

2013

Dr. Ron Shmueli

9

Detailed Questions Answered by the RTN for
Addresses

- What set of memory cells can be addressed by direct addressing (displacement with rb=0)
 - If $c2\langle 16 \rangle = 0$ (positive displacement) absolute addresses range from 00000000H to 0000FFFFH
 - If $c2\langle 16 \rangle = 1$ (negative displacement) absolute addresses range from FFFF0000H to FFFFFFFFH
- What range of memory addresses can be specified by a relative address
 - The largest positive value of $C1\langle 21..0 \rangle$ is $2^{21}-1$ and its most negative value is -2^{21} , so addresses up to $2^{21}-1$ forward and 2^{21} backward from the current PC value can be specified
- Note the difference between rb and R[rb]

2013

Dr. Ron Shmueli

10

Instruction Interpretation: RTN Description of Fetch/Execute

- Need to describe actions (not just declarations)

Logical NOT
Logical AND

```
instruction_interpretation := (
  ¬Run ∧ Strt → Run ← 1:
  Run → (IR ← M[PC]: PC ← PC + 4; instruction_execution) );
```

Register transfer

Separates statements that occur in sequence

(;) The order of execution does not matter

(;) The one on the left must be complete before the one on the right starts

IR ← M[PC]: PC ← PC + 4; which value of PC applies to M[PC] ?

2013

Dr. Ron Shmueli

11

RTN Instruction Execution for Load and Store Instructions

```
instruction_execution := (
  ld := op= 1) → R[ra] ← M[disp]:    load register
  ldr := op= 2) → R[ra] ← M[rel]:    load register relative
  st := op= 3) → M[disp] ← R[ra]:    store register
  str := op= 4) → M[rel] ← R[ra]:    store register relative
  la := op= 5) → R[ra] ← disp:load displacement address
  lar := op= 6) → R[ra] ← rel:       load relative address
```

- The in-line definition ($:= op=1$) saves writing a separate definition $ld := op=1$ for the ld mnemonic

An example:

**If IR = 00001 00101 00011 00000000000001011
then $ld \rightarrow R[5] \leftarrow M[R[3] + 11]$:**

2013

Dr. Ron Shmueli

12

SRC RTN—The Main Loop

```
ii := instruction_interpretation:
ie := instruction_execution :

ii := ( ¬Run ∧ Strt → Run ← 1:
        Run → (IR ← M[PC]: PC ← PC + 4;
        ie );

ie := (
  ld (: = op= 1) → R[ra] ← M[disp]:
  ldr (: = op= 2) → R[ra] ← M[rel]:
  ...
  stop (: = op= 31) → Run ← 0:
); ii
```

Big switch statement on the opcode

Thus ii and ie invoke each other, as coroutines.

2013

Dr. Ron Shmueli

13

RTN Descriptions of SRC Branch Instructions

4. br

5. brl

31	27	26	22	21	17	16	12	11		2	0
Op			rb		rc	(c3)	unused			Cond	

31	27	26	22	21	17	16	12	11		2	0
Op	ra		rb		rc	(c3)	unused			Cond	

- Branch condition determined by 3 lsbs of inst.
- Link register (R[ra]) set to point to next inst.

cond := (c3<2..0>=0 → 0:
 c3<2..0>=1 → 1:
 c3<2..0>=2 → R[rc]=0:
 c3<2..0>=3 → R[rc]≠0:
 c3<2..0>=4 → R[rc]<31>=0:
 c3<2..0>=5 → R[rc]<31>=1):
br (: = op= 8) → (cond → PC ← R[rb]):
brl (: = op= 9) → (R[ra] ← PC:
 cond → (PC ← R[rb])):

never
always
if register is zero
if register is nonzero
if positive or zero
if negative
conditional branch
branch and link

2013

Dr. Ron Shmueli

14

RTN for Arithmetic and Logic

$\text{add} (:= \text{op}=12) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + R[\text{rc}]$:
 $\text{addi} (:= \text{op}=13) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + c2\langle 16..0 \rangle \{2\text{'s comp. sign ext.}\}$:
 $\text{sub} (:= \text{op}=14) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] - R[\text{rc}]$:
 $\text{neg} (:= \text{op}=15) \rightarrow R[\text{ra}] \leftarrow -R[\text{rc}]$:
 $\text{and} (:= \text{op}=20) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] \wedge R[\text{rc}]$:
 $\text{andi} (:= \text{op}=21) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] \wedge c2\langle 16..0 \rangle \{\text{sign extend}\}$:
 $\text{or} (:= \text{op}=22) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] \vee R[\text{rc}]$:
 $\text{ori} (:= \text{op}=23) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] \vee c2\langle 16..0 \rangle \{\text{sign extend}\}$:
 $\text{not} (:= \text{op}=24) \rightarrow R[\text{ra}] \leftarrow \neg R[\text{rc}]$:

- Logical operators: and \wedge or \vee and not \neg

2013

Dr. Ron Shmueli

15

RTN for Shift Instructions



- Count may be 5 lsbs of a register or the instruction
- Notation: @ - replication, # - concatenation

$n := ((c3\langle 4..0 \rangle = 0) \rightarrow R[\text{rc}] \langle 4..0 \rangle : (c3\langle 4..0 \rangle \neq 0) \rightarrow c3\langle 4..0 \rangle)$:
 $\text{shr} (:= \text{op}=26) \rightarrow R[\text{ra}] \langle 31..0 \rangle \leftarrow (n @ 0) \# R[\text{rb}] \langle 31..n \rangle$:
 $\text{shra} (:= \text{op}=27) \rightarrow R[\text{ra}] \langle 31..0 \rangle \leftarrow (n @ R[\text{rb}] \langle 31 \rangle) \# R[\text{rb}] \langle 31..n \rangle$:
 $\text{shl} (:= \text{op}=28) \rightarrow R[\text{ra}] \langle 31..0 \rangle \leftarrow R[\text{rb}] \langle 31..n..0 \rangle \# (n @ 0)$:
 $\text{shc} (:= \text{op}=29) \rightarrow R[\text{ra}] \langle 31..0 \rangle \leftarrow R[\text{rb}] \langle 31..n..0 \rangle \# R[\text{rb}] \langle 31..32-n \rangle$:

2013

Dr. Ron Shmueli

16

Example of Replication and Concatenation in Shift

- Arithmetic shift right by 13 concatenates 13 copies of the sign bit with the upper 19 bits of the operand

shra r1, r2, 13

R[2]= 1001 0111 1110 1010 1110 1100 0001 0110

R[1]= 13@R[2]<31> # R[2]<31..13>
1111 1111 1111 1 100 1011 1111 0101 0111

2013

Dr. Ron Shmueli

17

Assembly Language for Shift

- Form of assembly language instruction tells whether to set c3=0

shr ra, rb, rc	;Shift rb right into ra by 5 lsbs of rc
shr ra, rb, count	;Shift rb right into ra by 5 lsbs of inst
shra ra, rb, rc	;AShift rb right into ra by 5 lsbs of rc
shra ra, rb, count	;AShift rb right into ra by 5 lsbs of inst
shl ra, rb, rc	;Shift rb left into ra by 5 lsbs of rc
shl ra, rb, count	;Shift rb left into ra by 5 lsbs of inst
shc ra, rb, rc	;Shift rb circ. into ra by 5 lsbs of rc
shc ra, rb, count	;Shift rb circ. into ra by 5 lsbs of inst

2013

Dr. Ron Shmueli

18

End of RTN Definition of instruction_execution

```

nop (:= op= 0) → :           No operation
stop (:= op= 31) → Run ← 0: Stop instruction
);                             End of instruction_execution
instruction_interpretation.

```

- We will find special use for nop in pipelining
- The machine waits for Strt after executing stop
- The long conditional statement defining instruction_execution ends with a direction to go repeat instruction_interpretation, which will fetch and execute the next instruction (if Run still =1)

2013

Dr. Ron Shmueli

19

Confused about RTN and SRC?

- SRC is a Machine Language
 - It can be interpreted by either hardware or software simulator.
- RTN is a *Specification Language*
 - Specification languages are languages that are used to specify other languages or systems—a *metalanguage*.
 - Other examples: LEX, YACC, VHDL, Verilog


Figure 2.11 may help clear this up...

2013

Dr. Ron Shmueli

20

Fig 2.11 The Relationship of RTN to SRC



Copyright © 2004 Pearson Prentice Hall, Inc.

2013

Dr. Ron Shmueli

21

From Abstract RTN to Concrete RTN to Control Sequences

- The ability to begin with an abstract description, then describe a hardware design and resulting concrete RTN and control sequence is powerful.
- We shall use this method in Chapter 4 to develop various hardware designs for SRC

2013

Dr. Ron Shmueli

22