# Memoria practica 3

## Daniel Vilardell Igor Yuziv

# $\mathbf{\acute{I}ndex}$

| Part | t 1   | 2   |
|------|---|---|
| 1.1  | Diseny Jerarquic  | 2   |
| 1.2  |   | 2   |
| 1.3  |   | 3   |
| 1.4  |   | 4   |
| 1.5  |   | 6   |
| 1.6  |   | 7   |
| 1.7  |   | 9   |
| 1.8  |   | 10  |
| Part | t Extra   | 11  |
| 2.1  | ComptadorBCD Extra  | 11  |
| 2.2  |   | 12  |
| 2.3  |   | 14  |
|      |   | 15  |
|      |   | $\frac{17}{17}$   |
| _    | The Party   | 18  |
|      |   | 19  |
|      | 1   | 20  |
| _    |   | 22  |
| _    |   | 24  |
|      | 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8  Part 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 | 1.2       ComptadorBCD         1.3       ComparadorBCD         1.4       Control         1.5       Registres         1.6       keygroup         1.7       Joc         1.8       Joc Placa            Part Extra         2.1       ComptadorBCD Extra         2.2       Registres Extra         2.3       Keygroup Extra         2.4       Control Extra         2.5       Trampes         2.6       Leds         2.7       Temporitzador         2.8       Slow Timer         2.9       Joc Extra |

#### 1 Part 1

#### 1.1 Diseny Jerarquic

#### 1.2 ComptadorBCD

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
entity comptadorBCD is
    port (nrst, clk, ecnt : in std_logic;
        numx : out std_logic_vector(7 downto 0));
end comptadorBCD;

architecture compte of comptadorBCD is
    signal unitats, desenes : std_logic_vector (3 downto 0);

begin

process(clk, nrst)


begin

if nrst = '0' then desenes <= '0000';
    unitats <= "0000';
    elsif clk' event and clk='1' then
        if desenes = '1001' and unitats = "1001" then desenes <= '0000';
        unitats <= "0000';
        elsif unitats = "1001" then desenes <= '0000';
        elsif unitats = "1001" then desenes <= '0000';
        elsif unitats <= "0000';
        elsi unitats <= "0000';
        else unitats <= unitats+1;
        end if;
end if;
end process;
numx (7 downto 4) <= desenes;
numx (3 downto 0) <= unitats;
end compte;</pre>
```



Flow Status Successful - Tue Dec 01 16:10:28 2020 Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name comptadorBCD Family Cyclone II EP2C35F672C6 Device Timing Models Final Met timing requirements Yes Total logic elements 12 / 33,216 (< 1 %) Total combinational functions 12/33,216(<1%) Dedicated logic registers 8/33,216(<1%) Total registers Total pins 11 / 475 (2%) Total virtual pins Total memory bits 0 / 483,840 (0%) Embedded Multiplier 9-bit elements 0 / 70 (0 %) Total PLLs 0/4(0%)

## 1.3 ComparadorBCD



Flow Status Successful - Thu Dec 17 12:07:40 2020 Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name comparadorBCD Family Cyclone II EP2C35F672C6 Device Timing Models Final Met timing requirements Yes Total logic elements 21 / 33,216 (< 1 %) Total combinational functions 21 / 33,216 (< 1 %) Dedicated logic registers 0/33,216(0%) Total registers Total pins 19 / 475 (4%) Total virtual pins Total memory bits 0 / 483,840 (0%) Embedded Multiplier 9-bit elements 0/70(0%) Total PLLs 0/4(0%)

#### 1.4 Control

```
architecture arcControl of control is
type maquina is (inicial, intro_data, mostrar_resultat);
signal estat: maquina;

begin

process(clk, nrst) begin
if nrst = '0' then estat <= inicial;
elsif (clk'event and clk = '1') then
case estat is
when inicial => if ast = '1' then estat <= intro_data; end if;
when intro_data => if coi = '1' and ast = '0' then estat <= inicial;
elsif ast = '1' then estat <= inicial;
when mostrar_resultat => if ast = '1' then estat <= inicial;
elsif netx = '1' then estat <= inicial;
elsif bed = '1' then estat <= inicial;
end if;
end process;
end if;
end process;
ecnt <= '1' when estat = inicial else '0';
eshft <= '1' when (estat = intro_data or estat = mostrar_resultat) and bcd = '1' else '0';
led <= '111' when estat = mostrar_resultat and nltx = '1'
and netx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and netx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and netx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and netx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and netx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and netx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and netx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
and nltx = '0' and ngtx = '0'
else '010' when estat = mostrar_resultat and ngtx = '1'
else '010' when estat = mostrar_resultat and ngtx = '1'
else '010' and ngtx = '0'
```


Aqui falte simulacio de Control

Flow Status Successful - Thu Dec 17 12:13:17 2020 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Quartus II Version Revision Name practica3 Top-level Entity Name control Family Cyclone II EP2C35F672C6 Device Final Timing Models Met timing requirements Yes Total logic elements 11/33,216 (< 1%) Total combinational functions 11/33,216(<1%) Dedicated logic registers 3/33,216(<1%) 3 Total registers Total pins 13 / 475 (3%) Total virtual pins 0 / 483,840 (0%) Total memory bits Embedded Multiplier 9-bit elements 0 / 70 (0%) Total PLLs 0/4(0%)

## 1.5 Registres

```
Successful - Thu Dec 17 18:29:47 2020
Flow Status
Quartus II Version
                                  9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name
                                  practica3
Top-level Entity Name
                                  regs_v
Family
                                  Cyclone II
                                  EP2C35F672C6
Device
Timing Models
                                  Final
Met timing requirements
                                  Yes
Total logic elements
                                  9/33,216(<1%)
  Total combinational functions
                                  1/33,216 (<1%)
                                  8/33,216(<1%)
  Dedicated logic registers
Total registers
Total pins
                                  15 / 475 (3%)
Total virtual pins
Total memory bits
                                  0 / 483,840 (0%)
Embedded Multiplier 9-bit elements 0 / 70 (0 %)
Total PLLs
                                  0/4(0%)
```

## 1.6 keygroup



Flow Status Successful - Thu Dec 17 18:26:49 2020

Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition

 Revision Name
 practica3

 Top-level Entity Name
 keygroup\_v

 Family
 Cyclone II

 Device
 EP2C35F672C6

Timing Models Final Met timing requirements Yes

 Total logic elements
 10 / 33,216 ( < 1 % )</td>

 Total combinational functions
 10 / 33,216 ( < 1 % )</td>

 Dedicated logic registers
 0 / 33,216 ( 0 % )


Total registers 0


Total pins 8 / 475 (2 %)

Total virtual pins 0

Total memory bits 0/483,840 (0%)Embedded Multiplier 9-bit elements 0/70 (0%)Total PLLs 0/4 (0%)

#### 1.7 Joc





Flow Status Successful - Thu Dec 17 18:36:42 2020

Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition

Revision Name practica3
Top-level Entity Name joc

 Family
 Cyclone II

 Device
 EP2C35F672C6

Timing Models Final Met timing requirements Yes

 Total logic elements
 55 / 33,216 ( < 1 % )</td>

 Total combinational functions
 55 / 33,216 ( < 1 % )</td>

 Dedicated logic registers
 19 / 33,216 ( < 1 % )</td>


Total registers 19

Total pins 18 / 475 ( 4 % )

Total virtual pins 0

Total memory bits 0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements 0 / 70 (0 %)
Total PLLs 0 / 4 (0 %)

#### 1.8 Joc Placa




#### 2 Part Extra

#### 2.1 ComptadorBCD Extra

Flow Status Successful - Thu Dec 17 19:05:57 2020 Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name comptadorBCD\_extra Cyclone II Family Device EP2C35F672C6 Timing Models Final Met timing requirements Yes Total logic elements 20 / 33,216 (< 1 %) Total combinational functions 20 / 33,216 (< 1%) Dedicated logic registers 12 / 33,216 (< 1 %) Total registers 12 Total pins 15 / 475 (3%) Total virtual pins Total memory bits 0 / 483,840 (0%) Embedded Multiplier 9-bit elements 0 / 70 (0 %) Total PLLs 0/4(0%)

#### 2.2 Registres Extra

end arq;



Flow Status Successful - Thu Dec 17 19:01:16 2020

Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition

 Revision Name
 practica3

 Top-level Entity Name
 regs\_extra

 Family
 Cyclone II

 Device
 EP2C35F672C6

Timing Models Final Met timing requirements Yes

 Total logic elements
 13 / 33,216 ( < 1 % )</td>

 Total combinational functions
 1 / 33,216 ( < 1 % )</td>

 Dedicated logic registers
 12 / 33,216 ( < 1 % )</td>


Total registers 12

Total pins 19 / 475 (4 %)

Total virtual pins 0

Total memory bits 0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements 0 / 70 (0 %)
Total PLLs 0 / 4 (0 %)

#### 2.3 Keygroup Extra



Successful - Thu Dec 17 19:07:41 2020 Flow Status Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name keygroup\_extra Family Cyclone II EP2C35F672C6 Device Timing Models Final Met timing requirements Yes 7/33,216 (<1%) Total logic elements Total combinational functions 7/33,216(<1%) Dedicated logic registers 0/33,216(0%) Total registers Total pins 10 / 475 (2%) Total virtual pins Total memory bits 0 / 483,840 (0%) Embedded Multiplier 9-bit elements 0/70(0%) Total PLLs 0/4(0%)

#### 2.4 Control Extra

```
elsif B = '1' then estat <= trampa_B; end if;

elsif bcd = '1' then estat <= inicial;

elsif bcd = '1' then estat <= intro_data;
elsif A = '1' then estat <= trampa_A;
elsif B = '1' then estat <= trampa_B;
end if;

when trampa_A ⇒ if ast = '1' then estat <= trampa_B;
end if;

when trampa_B ⇒ if ast = '1' then estat <= inicial;
elsif bcd = '1' then estat <= trampa_B;
end if;

when trampa_B ⇒ if ast = '1' then estat <= inicial;
elsif bcd = '1' then estat == inicial;
else '1' when estat == inicial else '0';
else '1' when estat == inicial else '0';
else '10' when estat == mostrar_resultat and nltx = '1'
and netx = '0' and ngtx = '0'
else '000' when estat == mostrar_resultat and ngtx = '1'
else '001' when estat == mostrar_resultat and ngtx = '1'
else '100' when estat == mostrar_resultat and ngtx = '1'
else '100' when estat == trampa_A
else '011' when estat == trampa_B
else '010' wh
```

```
Flow Status
                                   Successful - Thu Dec 17 19:09:23 2020
                                   9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Quartus II Version
Revision Name
                                   practica3
Top-level Entity Name
                                   control_extra
Family
                                   Cyclone II
                                   EP2C35F672C6
Device
Timing Models
                                   Final
Met timing requirements
                                   Yes
                                   50 / 33,216 (< 1 %)
Total logic elements
  Total combinational functions
                                   50 / 33,216 (< 1 %)
  Dedicated logic registers
                                   9/33,216(<1%)
Total registers
Total pins
                                   19 / 475 (4%)
Total virtual pins
                                   0 / 483,840 (0%)
Total memory bits
Embedded Multiplier 9-bit elements 0 / 70 (0%)
Total PLLs
                                   0/4(0%)
```

#### 2.5 Trampes

```
Flow Status
                                  Successful - Thu Dec 17 19:18:19 2020
Quartus II Version
                                  9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name
                                  practica3
Top-level Entity Name
                                  trampes
Family
                                  Cyclone II
Device
                                  EP2C35F672C6
Timing Models
                                  Final
Met timing requirements
                                  Yes
Total logic elements
                                  6/33,216(<1%)
  Total combinational functions
                                  6/33,216(<1%)
  Dedicated logic registers
                                  0/33,216(0%)
Total registers
Total pins
                                  19 / 475 (4%)
Total virtual pins
Total memory bits
                                  0 / 483,840 (0%)
Embedded Multiplier 9-bit elements
                                 0/70(0%)
Total PLLs
                                  0/4(0%)
```

#### 2.6 Leds

```
"11111000" when num = "0101" else

"111111100" when num = "0110" else

"11111110" when num = "0111" else

"11111111" when num = "1000";

end arq;
```

Successful - Thu Dec 17 19:19:14 2020 Flow Status Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name led\_extra Family Cyclone II Device EP2C35F672C6 Timing Models Final Met timing requirements Yes 43 / 33,216 (< 1 %) Total logic elements Total combinational functions 43 / 33,216 (< 1 %) Dedicated logic registers 0/33,216(0%) Total registers Total pins 23 / 475 (5%) Total virtual pins Total memory bits 0 / 483,840 (0%) Embedded Multiplier 9-bit elements 0 / 70 (0 %) Total PLLs 0/4(0%)

#### 2.7 Temporitzador

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
entity temporitzador is
    port (nrst, clk, ecnt : in std_logic;
        numx : out std_logic_vector(7 downto 0));
end temporitzador;
architecture compte of temporitzador is
    signal unitats, desenes : std_logic_vector (3 downto 0);
begin
    process(clk, nrst)
    begin
```

Successful - Thu Dec 17 19:20:20 2020 Flow Status Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name temporitzador Family Cyclone II EP2C35F672C6 Device Timing Models Final Met timing requirements Yes Total logic elements 13 / 33,216 (< 1 %) Total combinational functions 13 / 33,216 (< 1 %) Dedicated logic registers 8/33,216(<1%) Total registers 8 Total pins 11 / 475 (2%) Total virtual pins 0 / 483,840 (0%) Total memory bits Embedded Multiplier 9-bit elements 0 / 70 (0 %) Total PLLs 0/4(0%)

#### 2.8 Slow Timer


```
— Frequency divider by M
— D = output duty cycle in %
— version DD-1.0 - march 2011
```


```
library ieee;
use ieee.std_logic_1164.all;
entity slow_timer is
  port( nrst,clkin : in std_logic;
      clkout : out std_logic );
end slow_timer;

architecture dni of slow_timer is
constant M : integer :=750;
constant D : integer :=50;
constant n : integer :=D*M/100;
signal q : integer range 0 to M-1;
begin
  process(clkin,nrst) begin
  if nrst='0' then clkout <= '0'; q <= 0;
  elsif clkin'event and clkin='1' then
    if q < M-1 then q <= q+1;
      else q <= 0; end if;
    if q < n then clkout <= '1';
      else clkout <= '0'; end if;
end process;
end dni;</pre>
```

Flow Status Successful - Thu Dec 17 19:31:34 2020 Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name practica3 Top-level Entity Name slow timer Family Cyclone II Device EP2C35F672C6 Timing Models Final Met timing requirements Yes Total logic elements 16 / 33,216 (< 1 %) Total combinational functions 16 / 33,216 (< 1 %) Dedicated logic registers 11 / 33,216 (< 1 %) Total registers Total pins 3/475(<1%) Total virtual pins Total memory bits 0 / 483,840 (0%) Embedded Multiplier 9-bit elements 0 / 70 (0 %) Total PLLs 0/4(0%)

## 2.9 Joc Extra





Flow Status Successful - Thu Dec 17 19:22:34 2020

Quartus II Version 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition

 Revision Name
 practica3

 Top-level Entity Name
 joc\_extra2

 Family
 Cyclone II

 Device
 EP2C35F672C6

Timing Models Final Met timing requirements Yes

 Total logic elements
 291 / 33,216 ( < 1 % )</td>

 Total combinational functions
 291 / 33,216 ( < 1 % )</td>

 Dedicated logic registers
 86 / 33,216 ( < 1 % )</td>

Total registers 86

Total pins 82 / 475 (17 %)

Total virtual pins 0

Total memory bits 0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements 0 / 70 (0 %)
Total PLLs 0 / 4 (0 %)

## 2.10 Joc Extra Placa

