Symbol

192

75

100

RMS

Тур

25

Electrical characteristics

Max

Unit

MHz

μs

93/175

432

200

300

Table 33. Main PLL characteristics (continued) Conditions Min **Parameter**

factor is shared between PLL and PLLI2S. 2. Guaranteed by design, not tested in production. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f_PLLI2S_IN PLLI2S input clock(1) 0.95(2) 1 2.10(2)	Jitter ⁽³⁾			1 (11/10)		20			
Jitter Period Jitter Per		Cycle-to-cycle jitter		to	-	±150	-	ps	
Jitter ⁽³⁾ Main clock output (MCO) for RMII Ethernet Cycle to cycle at 50 MHz on 1000 samples - 32 -				RMS	-	15	-		
RMII Ethernet on 1000 samples - 32 - 40 - 40 - 40 - 40 - 40 - 40 - 40 - 4		Period Jitter		to	-	±200	-		
Ethernet on 1000 samples - 40 - 330 - 1000 part 1000			-		-	32	-		
IDD(PLL) (4) PLL power consumption on VDD VCO freq = 192 MHz VCO freq = 432 MHz 0.45 - 0.75 IDDA(PLL) (4) PLL power consumption on VDD VCO freq = 192 MHz VCO freq = 432 MHz 0.45 - 0.75 IDDA(PLL) (4) PLL power consumption on VCO freq = 192 MHz VCO freq = 432 MHz 0.55 - 0.85 1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S. 2. Guaranteed by design, not tested in production. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f_PLLI2S_IN PLLI2S input clock (1) 0.95(2) 1 2.10(2)			-		-	40	-		
PLL power consumption on VDD VCO freq = 432 MHz 0.45 0.75 IDDA(PLL) (4) PLL power consumption on VDD VCO freq = 192 MHz 0.30 0.40 0.85 1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S. 2. Guaranteed by design, not tested in production. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics		Bit Time CAN jitter	,	MHz	-	330	-		
IDDA(PLL) VDDA VCO freq = 432 MHz 0.55 0.85 1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S. 2. Guaranteed by design, not tested in production. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f_PLLI2S_IN PLLI2S input clock(1) 0.95(2) 1 2.10(2)	I _{DD(PLL)} ⁽⁴⁾	PLL power consumption on VDD	· ·			-		mA	
factor is shared between PLL and PLLI2S. 2. Guaranteed by design, not tested in production. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f_PLLI2S_IN PLLI2S input clock(1) 0.95(2) 1 2.10(2)	I _{DDA(PLL)} ⁽⁴⁾		'			-		mA	
2. Guaranteed by design, not tested in production. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f_PLLI2S_IN PLLI2S input clock(1) 0.95(2) 1 2.10(2)	Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.								
3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Based on characterization, not tested in production. Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f_PLLI2S_IN PLLI2S input clock ⁽¹⁾ 0.95 ⁽²⁾ 1 2.10 ⁽²⁾									
Table 34. PLLI2S (audio PLL) characteristics Symbol Parameter Conditions Min Typ Max f _{PLLI2S_IN} PLLI2S input clock ⁽¹⁾ 0.95 ⁽²⁾ 1 2.10 ⁽²⁾	· · · · · · · · · · · · · · · · · · ·								
SymbolParameterConditionsMinTypMax f_{PLLI2S_IN} PLLI2S input clock(1) $0.95^{(2)}$ 1 $2.10^{(2)}$	4. Based on characterization, not tested in production.								
f _{PLLI2S_IN} PLLI2S input clock ⁽¹⁾ 0.95 ⁽²⁾ 1 2.10 ⁽²⁾	Table 34. PLLI2S (audio PLL) characteristics								
	Symbol	Parameter	Condition	s	Mir	т Тур	Max	Unit	
	f _{PLLI2S_IN}	PLLI2S input clock ⁽¹⁾			0.95	(2) 1	2.10 ⁽²⁾	MHz	
PLLI2S_OUT PLLI2S Multiplier output clock	f _{PLLI2S_OUT}	PLLI2S multiplier output clock			-	-	216	MHz	

DocID17050 Rev 9

t_{LOCK}