Jitter<sup>(3)</sup>

 $I_{DD(PLL)}^{(4)}$ 

 $I_{DDA(PLL)}^{\phantom{DDA(PLL)}(4)}$ 

Electrical characteristics

Max

-

0.40

0.75

0.40

0.85

Unit

ps

mΑ

mΑ

93/175

Min

-

0.15

0.45

0.30

0.55

**RMS** 

peak

peak

**RMS** 

peak

peak

tο

Cycle to cycle at 50 MHz

Cycle to cycle at 25 MHz

Cycle to cycle at 1 MHz

VCO freg = 432 MHz

VCO freq = 192 MHz

VCO freg = 432 MHz

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M

DocID17050 Rev 9

on 1000 samples

on 1000 samples

on 1000 samples VCO freq = 192 MHz

to

Typ

25

+150

15

 $\pm 200$ 

32

40

330

	Table 33. Mail Fi	Table 33. Mail FLE Characteristics		
Symbol	Parameter	Conditions		

	System clock
	120 MHz

Main clock output (MCO) for

Main clock output (MCO) for MII

PLL power consumption on VDD

PLL power consumption on

3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

Cycle-to-cycle iitter

Period Jitter

RMII Ethernet

Bit Time CAN iitter

factor is shared between PLL and PLL12S. 2. Guaranteed by design, not tested in production.

4. Based on characterization, not tested in production.

**Ethernet** 

VDDA