WS I2S clock jitter

2. Guaranteed by design, not tested in production.

4. Based on characterization, not tested in production.

 $V_{DD}$ 

 $V_{DDA}$ 

3. Value given with main PLL running.

PLLI2S power consumption on

PLLI2S power consumption on

**Symbol** 

I<sub>DD(PLLI2S)</sub>(4)

I<sub>DDA(PLLI2S)</sub>(4)

94/175

90

 $\pm 280$ 

400

STM32F21xxx

Max

0.40

0.75

0.40

0.85

Unit

ps

ps

ps

mΑ

mΑ

## Table 34. PLLI2S (audio PLL) characteristics (continued) Parameter Conditions Min Typ

Cycle to cycle at 12.288 MHz on

on 1000 samples
VCO frea = 192 MHz

VCO frea = 432 MHz

VCO frea = 192 MHz

VCO freq = 432 MHz

DocID17050 Rev 9

48KHz period.

N-432 D-5

Jitter <sup>(3)</sup>	Master I2S clock jitter	11-402, 11-0	реак		
		Average frequency of 12.288 MHz N=432, R=5 on 1000 samples	f	-	
	MC ISC alogh iither	Cycle to cycle at 48 h	ίΗz		

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

90

0.15

0.45

0.30

0.55

**RMS** 

peak

to