RV DV: RISC-V Arch Test

RISC-V Arch Test – Task: 2

Following is the link to the github repository for this task:

https://github.com/daniyalahmed-10xe/RISC-V Arch Test-Task 2.git

Test Description:

This task was a continuation of the previous one. In this program physical memory protection (PMP) has been added to the mode switch program in the last task. This program defined 2 PMP regions, a 4KB TOR region at address '0x80001000' boundry and a 4KB NAPOT region at address '0x80004000'. The TOR region has execute permissions only so it throws a load and store exception for the 'lw' and 'sw' instructions and the NAPOT region has read and execute permissions only (execute permissions are needed to execute any instructions including read instructions) and throws a store exception on 'sw'. For the second part of this task, these same protections were to be applied to machine kode which was done by setting the 'LOCK' bit which does NOT ignore machine-mode and prevents the changing of CSR values until a hardware reset. Note that since the provided linker file does not allocate any space for the stack, the 'PROLOGUE' and 'EPILOGUE' can not be used here and are commented out.

Whats's the Actual Output? (Screenshots Attatched at the End of File):

According to the logfile (screenshot provided at the end) The TOR region sunccessfully executes instructions (jalr) with its execute permissions only and throws a load and store exception on 'lw' and 'sw' while NAPOT region successfully executes load instructions while throwing a store exception on 'sw'. Additionally the 'trapVector' has been modified and for any of the load (mstatus = 5), store (mstatus = 7), instruction access (mstatus = 1) will simply load the next instruction's address without changing any modes.

Following are the answers to the questions asked in this task:

Instruction access faults happen when the the current mode does not have permission to execute instructions.

The above protections also need to be applied to machine mode because not using the 'LOCK' bit in other modes esentially igonores the machine-mode by default so no protections are available for machine-mode until the 'LOCK' bit is set in machine-mode but this will prevent any CSR values from being modified until a hardware reset.

Following is the code written for this task:

task2.S

```
#define RVTEST_DATA_BEGIN
.pushsection .tohost,"aw",@progbits;
.align 6; .global tohost; tohost: .dword 0; .size tohost, 8;
.align 6; .global fromhost; fromhost: .dword 0; .size fromhost, 8;
.popsection;
```

```
.align 4; .global begin_signature; begin_signature:
#define RVTEST_CODE_BEGIN
     .section .text.init;
     .align 6;
    .global _start;
_start:
  j main;
       j writeToHost
RVTEST_CODE_BEGIN
main:
       # PROLOGUE
              # addi sp, sp, -16
              # sw ra, 0(sp)
              # sw gp, 4(sp)
              # sw tp, 8(sp)
              # sw fp, 12(sp)
       # END PROLOGUE
       # CODE
              la t0, trapVector
              csrw mtvec, t0
              li t0, 0
              li t0, 0b00011101
              slli t0, t0, 8
              ori t0, t0, 0b00001100
              csrw pmpcfg0, t0
              li t0, 0x80001000
              srli t0, t0, 2
              csrw pmpaddr0, t0
              li t0, 0x80004000
              srli t0, t0, 2
              addi t0, t0, 0x1FF
              csrw pmpaddr1, t0
              csrr a0, mstatus
              li a0, 0
              call switchMode
              li t0, 0x80000000
              jalr t0
              li t0, 0x80000000
              lw t0, 0(t0)
              li t0, 0x80000000
```

li t1, 0xDEADBEEF sw t0, 0(t1)

li t0, 0x80004000 jalr t0

li t0, 0x80004000 lw t0, 0(t0)

li t0, 0x80004000 li t1, 0xDEADBEEF sw t0, 0(t1)

csrr a0, sstatus

ecall

csrr a0, mstatus

li a0, 1 call switchMode

ecall ecall

csrr a0, mstatus

li t0, 0 li t0, 0b10011101 slli t0, t0, 8 ori t0, t0, 0b10001100 csrw pmpcfg0, t0

li t0, 0x80000000 jalr t0

li t0, 0x80000000 lw t0, 0(t0)

li t0, 0x80000000 li t1, 0xDEADBEEF sw t0, 0(t1)

li t0, 0x80004000 jalr t0

li t0, 0x80004000 lw t0, 0(t0)

li t0, 0x80004000 li t1, 0xDEADBEEF sw t0, 0(t1)

```
# END CODE
      # EPILOGUE
             # lw fp, 12(sp)
             # lw tp, 8(sp)
             # lw gp, 4(sp)
             # lw ra, 0(sp)
             # addi sp, sp, 16
      # END EPILOGUE
end_main: call writeToHost
writeToHost:
      # PROLOGUE
             # addi sp, sp, -16
             # sw ra, 0(sp)
             # sw gp, 4(sp)
             # sw tp, 8(sp)
             # sw fp, 12(sp)
      # END PROLOGUE
      # CODE
             li gp, 1
             sw gp, tohost, t5
      # END CODE
      # EPILOGUE
             # lw fp, 12(sp)
             # lw tp, 8(sp)
             # lw gp, 4(sp)
             # lw ra, 0(sp)
             # addi sp, sp, 16
      # END EPILOGUE
end_writeToHost: call writeToHost
switchMode:
      # PROLOGUE
             # addi sp, sp, -16
             # sw ra, 0(sp)
             # sw gp, 4(sp)
             # sw tp, 8(sp)
             # sw fp, 12(sp)
      # END PROLOGUE
      # CODE
```

```
mv t0, a0
              csrr t1, mstatus
              li t6, 0x1800
              not t6, t6
              and t1, t1, t6
              if1: bnez t0, else1
                     li t6, 0x0800
                     j end_if1
              else1:
                     li t6, 0x0000
                     j end_if1
              end_if1:
              or t1, t1, t6
              csrw mstatus, t1
       # END CODE
       # EPILOGUE
              # lw fp, 12(sp)
              # lw tp, 8(sp)
              # lw gp, 4(sp)
              # lw ra, 0(sp)
              # addi sp, sp, 16
              csrw mepc, ra
       # END EPILOGUE
end_switchMode: mret
trapVector:
       # PROLOGUE
              # addi sp, sp, -64
              # sw gp, 4(sp)
              # sw tp, 8(sp)
              # sw fp, 12(sp)
              # sw s0, 16(sp)
              # sw s1, 20(sp)
              # sw s2, 24(sp)
              # sw s3, 28(sp)
              # sw s4, 32(sp)
              # sw s5, 36(sp)
       # END PROLOGUE
       # CODE
              csrr s0, mcause
              li s1, 9
              li s2, 8
              li s3, 5
              li s4, 7
```

j end_if23456 else4if5: bne s0, s4, else5if6

li s1, 0

j end_if23456 else5if6: bne s0, s5, end_if23456

li s1, 0 j end_if23456 end_if23456:

csrr s0, mstatus or s0, s0, s1 csrw mstatus, s0

END CODE

EPILOGUE

lw s5, 36(sp)
lw s4, 32(sp)
lw s3, 28(sp)
lw s2, 24(sp)
lw s1, 20(sp)
lw s0, 16(sp)
lw fp, 12(sp)
lw tp, 8(sp)
lw gp, 4(sp)
lw ra, 0(sp)
addi sp, sp, 64
addi ra, ra, 4

csrw mepc, ra

END EPILOGUE

end_trapVector: mret

.data base: .word 0xcafebeef RVTEST_DATA_BEGIN

• link.ld

OUTPUT_ARCH("riscv") ENTRY(_start)

Following are the screenshots of the output for this task:

```
0: 3 0x8000014c (0x30031073) c768_mstatus 0x00000800
core
      0: 0x80000150 (0x34109073) csrw
                                         mepc, ra
      0: 3 0x80000150 (0x34109073) c833 mepc 0x80000050
core
      0: 0x80000154 (0x30200073) mret
core
      0: 3 0x80000154 (0x30200073) c1957 tcontrol 0x00000000 c784 mstatush 0x00000000 c768 mstatus 0x00000080
core
                                         t0, 0x80000
      0: 0x80000050 (0x800002b7) lui
core
      0: 1 0x80000050 (0x800002b7) x5 0x80000000
      0: 0x80000054 (0x000280e7) jalr
                                         t0
core
core
      0: 1 0x80000054 (0x000280e7) x1 0x80000058
      0: 0x80000000 (0x0080006f) j
                                         pc + 0x8
core
core
      0: 1 0x80000000 (0x0080006f)
      0: 0x80000008 (0x00000297) auipc
                                         t0, 0x0
core
      0: 1 0x80000008 (0x00000297) x5 0x80000008
core
      0: 0x8000000c (0x15028293) addi
                                         t0, t0, 336
core
```

```
mstatus, s0
core
      0: 0x800001bc (0x30041073) csrw
      0: 3 0x800001bc (0x30041073) c768 mstatus 0x00000808
core
      0: 0x800001c0 (0x00408093) addi
      0: 3 0x800001c0 (0x00408093) x1
                                       0x8000005c
core
      0: 0x800001c4 (0x34109073) csrw
core
                                         mepc, ra
      0: 3 0x800001c4 (0x34109073) c833 mepc 0x8000005c
core
      0: 0x800001c8 (0x30200073) mret
      0: 3 0x800001c8 (0x30200073) c1957_tcontrol 0x00000000 c784_mstatush 0x00000000 c768_mstatus 0x00000080
core
      0: 0x8000005c (0x0002a283) lw
                                         t0, 0(t0)
core
      0: exception trap_load_access_fault, epc 0x8000005c
core
core
                   tval 0x80000158
      0: >>>> trapVector
core
      0: 0x80000158 (0x34202473) csrr s0, mcause
core
```

```
0: 0x800001c8 (0x30200073) mret
core
      0: 3 0x800001c8 (0x30200073) c1957_tcontrol 0x00000000 c784_mstatush 0x00000000 c768_mstatus 0x00000080
      0: 0x80000060 (0x800002b7) lui
                                         t0, 0x80000
core
      0: 1 0x80000060 (0x800002b7) x5
      0: 0x80000064 (0xdeadc337) lui
                                         t1, 0xdeadc
core
      0: 1 0x80000064 (0xdeadc337) x6 0xdeadc000
core
      0: 0x80000068 (0xeef30313) addi
core
      0: 1 0x80000068 (0xeef30313) x6 0xdeadbeef
core
      0: 0x8000006c (0x00532023) sw
                                         t0, 0(t1)
core
core
      0: exception trap_store_address_misaligned, epc 0x8000006c
core
                   tval 0xdeadbeef
core
      0: >>>> trapVector
      0: 0x80000158 (0x34202473) csrr
core
                                         s0, mcause
core
      0: 3 0x80000158 (0x34202473) x8 0x00000006
core
      0: 0x8000015c (0x00900493) li
      0: 3 0x8000015c (0x00900493) x9 0x00000009
core
```

```
core
     0: 0x800001c8 (0x30200073) mret
core 0: 3 0x800001c8 (0x30200073) c1957_tcontrol 0x00000000 c784_mstatush 0x000000000 c768_mstatus 0x000000080
core 0: 0x8000007c (0x0002a283) lw
                                  _t0, 0(t0)
core 0: 1 0x8000007c (0x0002a283) x5 0x00000000 mem 0x80004000
core 0: 0x80000084 (0xdeadc337) lui
     0: 0x80000088 (0xeef30313) addi
core
     0: 1 0x80000088 (0xeef30313) x6 0xdeadbeef
core
core
     0: 0x8000008c (0x00532023) sw t0, 0(t1)
     0: exception trap_store_address_misaligned, epc 0x8000008c
core
core
              tval Oxdeadbeef
      0: >>>> trapVector
core
core 0: 0x80000158 (0x34202473) csrr s0, mcause
```