

# RV DV: RISC-V Arch Test

## RISC-V Arch Test – Task: 4

Following is the link to the github repository for this task:

[https://github.com/daniyalahmed-10xe/RISC-V\\_Arch\\_Test-Task\\_6.git](https://github.com/daniyalahmed-10xe/RISC-V_Arch_Test-Task_6.git)

### Test Description:

In this task a 4KB PMP NAPOT locked region was created with X/W/R permissions on address 0x80004000. The word '0xDEADBEEC' was stored here. The 'mseccfg' register's 'RLB' bit was set which allows the modification of locked regions. Using this configuration the locked PMP region's permissions were changed to read-only which can be observed by the store-access exception when trying to store the word '0xCOFFEC'. Note that since the provided linker file does not allocate any space for the stack, the 'PROLOGUE' and 'EPILOGUE' can not be used here and are commented out.

### Whats's the Actual Output? (Screenshots Attached at the End of File):

According to the logfile (screenshot provided at the end) the word 'DEADBEEC' is correctly stored and read from the memory location of the locked PMP region. The permissions are then successfully changed to read-only and the program traps a store-access exception after the permissions are changed instead of trapping an illegal instruction on the modification of csr.

### Following are the answers to the questions asked in this task:

When a PMP region is locked, two things happen. First that region's csr values i.e. permissions, address, type can no longer be modified until a hardware reset and second the region's permissions are now enforced on the machine mode as well while for any unlocked PMP regions, the permissions are enforced only on supervisor and user modes while the machine mode ignores them. This way we can enforce permissions on all modes, including machine mode, and still change the csr when needed.

### Following is the code written for this task:

- **task6.S**

```
#define RVTEST_DATA_BEGIN \
    .pushsection .tohost,"aw",@progbits; \
    .align 6; .global tohost; tohost: .dword 0; .size tohost, 8; \
    .align 6; .global fromhost; fromhost: .dword 0; .size fromhost, 8; \
    .popsection; \
    .align 4; .global begin_signature; begin_signature: \
#define RVTEST_CODE_BEGIN \
    .section .text.init; \
    .align 6; \
    .global _start; \
_start: \
    j main; \
```

```
j writeToHost  
RVTEST_CODE_BEGIN
```

```
main:
```

```
# PROLOGUE
```

```
# addi sp, sp, -16  
# sw ra, 0(sp)  
# sw gp, 4(sp)  
# sw tp, 8(sp)  
# sw fp, 12(sp)
```

```
# END PROLOGUE
```

```
# CODE
```

```
la t0, trapVector  
csrw mtvec, t0
```

```
la t0, trapVectorSupervisor  
csrw stvec, t0
```

```
# li t0, 0x4  
# csrw medeleg, t0
```

```
li t0, 0b100  
csrw mseccfg, t0
```

```
li t0, 0b10011111  
slli t0, t0, 8  
csrw pmpcfg0, t0
```

```
li t0, 0x80004000  
srli t0, t0, 2  
addi t0, t0, 0x1FF  
csrw pmpaddr1, t0
```

```
li t0, 0x80004000  
lw t0, 0(t0)
```

```
li t0, 0x80004000  
li t1, 0xDEADBEEC  
sw t0, 0(t1)
```

```
li t0, 0x80004000  
lw t0, 0(t0)
```

```
li t0, 0b10011001  
slli t0, t0, 8  
csrw pmpcfg0, t0
```

```
li t0, 0x80004000  
li t1, 0xC0FFEC
```

```
sw t0, 0(t1)

li t0, 0x80004000
lw t0, 0(t0)

ecall
ecall
```

```
# END CODE
```

```
# EPILOGUE
# lw fp, 12(sp)
# lw tp, 8(sp)
# lw gp, 4(sp)
# lw ra, 0(sp)
# addi sp, sp, 16
# END EPILOGUE
```

```
end_main: call writeToHost
```

```
writeToHost:
```

```
# PROLOGUE
# addi sp, sp, -16
# sw ra, 0(sp)
# sw gp, 4(sp)
# sw tp, 8(sp)
# sw fp, 12(sp)
# END PROLOGUE
```

```
# CODE
```

```
li gp, 1
sw gp, tohost, t5
```

```
# END CODE
```

```
# EPILOGUE
# lw fp, 12(sp)
# lw tp, 8(sp)
# lw gp, 4(sp)
# lw ra, 0(sp)
# addi sp, sp, 16
# END EPILOGUE
```

```
end_writeToHost: call writeToHost
```

```
switchMode:
```

```
# PROLOGUE
# addi sp, sp, -16
# sw ra, 0(sp)
```

```

        # sw gp, 4(sp)
        # sw tp, 8(sp)
        # sw fp, 12(sp)
# END PROLOGUE

# CODE

        mv t0, a0
        csrr t1, mstatus
        li t6, 0x1800
        not t6, t6
        and t1, t1, t6

        if1: bnez t0, else1
                li t6, 0x0800
                j end_if1
        else1:
                li t6, 0x0000
                j end_if1
        end_if1:

        or t1, t1, t6
        csrw mstatus, t1

```

```

# END CODE

```

```

# EPILOGUE
        # lw fp, 12(sp)
        # lw tp, 8(sp)
        # lw gp, 4(sp)
        # lw ra, 0(sp)
        # addi sp, sp, 16
        csrw mepc, ra
# END EPILOGUE

```

```

end_switchMode: mret

```

```

trapVector:

```

```

# PROLOGUE
        # addi sp, sp, -64
        # sw gp, 4(sp)
        # sw tp, 8(sp)
        # sw fp, 12(sp)
        # sw s0, 16(sp)
        # sw s1, 20(sp)
        # sw s2, 24(sp)
        # sw s3, 28(sp)
        # sw s4, 32(sp)
        # sw s5, 36(sp)
# END PROLOGUE

```

# CODE

```
csrr s0, mcause
li s1, 9
li s2, 8
li s3, 5
li s4, 7
li s5, 1

if2: bne s0, s1, else2if3
    li s1, 0x1800
    j end_if23456
else2if3: bne s0, s2, else3if4
    li s1, 0x0800
    j end_if23456
else3if4: bne s0, s3, else4if5
    li s1, 0
    j end_if23456
else4if5: bne s0, s4, else5if6
    li s1, 0
    j end_if23456
else5if6: bne s0, s5, end_if23456
    li s1, 0
    j end_if23456
end_if23456:

csrr s0, mstatus
or s0, s0, s1
csrw mstatus, s0
```

# END CODE

# EPILOGUE

```
# lw s5, 36(sp)
# lw s4, 32(sp)
# lw s3, 28(sp)
# lw s2, 24(sp)
# lw s1, 20(sp)
# lw s0, 16(sp)
# lw fp, 12(sp)
# lw tp, 8(sp)
# lw gp, 4(sp)
# lw ra, 0(sp)
# addi sp, sp, 64
addi ra, ra, 4
csrw mepc, ra
```

# END EPILOGUE

end\_trapVector: mret

trapVectorSupervisor:

```

# PROLOGUE
    # addi sp, sp, -32
    # sw gp, 4(sp)
    # sw tp, 8(sp)
    # sw fp, 12(sp)
    # sw s0, 16(sp)
    # sw s1, 20(sp)
    # sw s2, 24(sp)
# END PROLOGUE

# CODE

    csrr s0, scause
    li s1, 1
    li s2, 2

    if7: bne s0, s1, else7if8
        li s1, 0
        j end_if78
    else7if8: bne s0, s2, end_if78
        li s1, 0
        j end_if78
    end_if78:

    csrr s0, sstatus
    or s0, s0, s1
    csrw sstatus, s0

# END CODE

# EPILOGUE
    # lw s2, 24(sp)
    # lw s1, 20(sp)
    # lw s0, 16(sp)
    # lw fp, 12(sp)
    # lw tp, 8(sp)
    # lw gp, 4(sp)
    # lw ra, 0(sp)
    # addi sp, sp, 32
    addi ra, ra, 4
    csrw sepc, ra
# END EPILOGUE

```

end\_trapVectorSupervisor: sret

```

.data
base:
.word 0xcafebeef
RVTEST_DATA_BEGIN

```

- **link.ld**

```

OUTPUT_ARCH( "riscv" )
ENTRY(_start)
SECTIONS
{
    . = 0x80000000;
    .text.init : { *(.text.init) }
    . = ALIGN(0x1000);
    .tohost : { *(.tohost) }
    . = ALIGN(0x1000);
    .text : { *(.text) }
    . = ALIGN(0x1000);
    .data : { *(.data) }
    .bss : { *(.bss) }
    _end = .;
}

```

Following are the screenshots of the output for this task:

```

core  0: 3 0x8000003c (0x800042b7) x5 0x80004000
core  0: 0x80000040 (0x0002a283) lw   t0, 0(t0)
core  0: 3 0x80000040 (0x0002a283) x5 0x00000000 mem 0x80004000
core  0: 0x80000044 (0x800042b7) lui   t0, 0x80004
core  0: 3 0x80000044 (0x800042b7) x5 0x80004000
core  0: 0x80000048 (0xdeadc337) lui   t1, 0xdeadc
core  0: 3 0x80000048 (0xdeadc337) x6 0xdeadc000
core  0: 0x8000004c (0xeec30313) addi   t1, t1, -276
core  0: 3 0x8000004c (0xeec30313) x6 0xdeadbeec
core  0: 0x80000050 (0x00532023) sw     t0, 0(t1)
core  0: 3 0x80000050 (0x00532023) mem 0xdeadbeec 0x80004000
core  0: 0x80000054 (0x800042b7) lui   t0, 0x80004
core  0: 3 0x80000054 (0x800042b7) x5 0x80004000
core  0: 0x80000058 (0x0002a283) lw     t0, 0(t0)
core  0: 3 0x80000058 (0x0002a283) x5 0x00000000 mem 0x80004000

```

```

core  0: 0x80000066 (0x800042b7) lui   t0, 0x80004
core  0: 3 0x80000066 (0x800042b7) x5 0x80004000
core  0: 0x8000006a (0x00c10337) lui   t1, 0xc10
core  0: 3 0x8000006a (0x00c10337) x6 0x00c10000
core  0: 0x8000006e (0x00001331) c.addi t1, -20
core  0: 3 0x8000006e (0x1331) x6 0x00c0ffec
core  0: 0x80000070 (0x00532023) sw     t0, 0(t1)
core  0: exception trap_store_access_fault, epc 0x80000070
core  0:          tval 0x00c0ffec
core  0: 0x800000c4 (0x00003020) c.fld   fs0, 96(s0)
core  0: exception trap_illegal_instruction, epc 0x800000c4
core  0:          tval 0x00003020
core  0: exception trap_illegal_instruction, epc 0x800000c4
core  0:          tval 0x00003020
core  0: exception trap_illegal_instruction, epc 0x800000c4

```