RV DV: RISC-V Arch Test

RISC-V Arch Test – Task: 7

Following is the link to the github repository for this task:

https://github.com/daniyalahmed-10xe/RISC-V Arch Test-Task 7.git

Test Description:

In this task 'Machine Mode Locking' was to be used. By setting the 'MML' bit of the 'mseccfg' field of the csr, the behaviour of 'pmpcfgX' can be changed while 'MML' is active. By setting the initial permissions in 'pmpcfgX' as read and execute, activating machine mode locking changed this to a locked shared region with execute and read permissions for machine-mode and access faults for supervisor and user modes. Note that since the provided linker file does not allocate any space for the stack, the 'PROLOGUE' and 'EPILOGUE' can not be used here and are commented out.

Whats's the Actual Output? (Screenshots Attatched at the End of File):

According to the logfile (screenshot provided at the end) the program successfully executes and reads data from the region with machine mode lockdown. When the mode is changed to supervisor mode, the effect of machine mode lockdown kicks in and a instruction access fault can be seen since only machine mode has execute and read privilages in this region.

Following are the answers to the questions asked in this task:

Setting up this region would give a load access exception since this is a shared region, this has to be solved by setting the 'RLB' bit that allows a locked region's permissions to be modified without a hardware reset. This feature has to be used to dynamically modify the permissions of the region to prevent any unnecesarry exceptions.

Following is the code written for this task:

task7.S

main:

```
# PROLOGUE
       # addi sp, sp, -16
       # sw ra, 0(sp)
       # sw gp, 4(sp)
       # sw tp, 8(sp)
       # sw fp, 12(sp)
# END PROLOGUE
# CODE
       la t0, trapVector
       csrw mtvec, t0
       la t0, trapVectorSupervisor
       csrw stvec, t0
       # li t0, 0x4
       # csrw medeleg, t0
       li t0, 0b10001101
       csrw pmpcfg0, t0
       li t0, 0x80001000
       srli t0, t0, 2
       csrw pmpaddr0, t0
       li t0, 0b001
       csrw mseccfg, t0
       li t0, 0x80000000
       lw t0, 0(t0)
       li a0, 0
       call switchMode
       nop
       li t0, 0x80000000
       lw t0, 0(t0)
       ecall
       ecall
# END CODE
# EPILOGUE
       # lw fp, 12(sp)
       # lw tp, 8(sp)
       # lw gp, 4(sp)
       # lw ra, 0(sp)
```

```
# addi sp, sp, 16
      # END EPILOGUE
end main: call writeToHost
writeToHost:
      # PROLOGUE
             # addi sp, sp, -16
             # sw ra, 0(sp)
             # sw gp, 4(sp)
             # sw tp, 8(sp)
             # sw fp, 12(sp)
      # END PROLOGUE
      # CODE
             li gp, 1
             sw gp, tohost, t5
      # END CODE
      # EPILOGUE
             # lw fp, 12(sp)
             # lw tp, 8(sp)
             # lw gp, 4(sp)
             # lw ra, 0(sp)
             # addi sp, sp, 16
      # END EPILOGUE
end_writeToHost: call writeToHost
switchMode:
      # PROLOGUE
             # addi sp, sp, -16
             # sw ra, 0(sp)
             # sw gp, 4(sp)
             # sw tp, 8(sp)
             # sw fp, 12(sp)
      # END PROLOGUE
      # CODE
             mv t0, a0
             csrr t1, mstatus
             li t6, 0x1800
             not t6, t6
             and t1, t1, t6
             if1: bnez t0, else1
                    li t6, 0x0800
```

```
j end_if1
              else1:
                     li t6, 0x0000
                     j end_if1
              end_if1:
              or t1, t1, t6
              csrw mstatus, t1
       # END CODE
       # EPILOGUE
              # lw fp, 12(sp)
              # lw tp, 8(sp)
              # lw gp, 4(sp)
              # lw ra, 0(sp)
              # addi sp, sp, 16
              csrw mepc, ra
       # END EPILOGUE
end_switchMode: mret
trapVector:
       # PROLOGUE
              # addi sp, sp, -64
              # sw gp, 4(sp)
              # sw tp, 8(sp)
              # sw fp, 12(sp)
              # sw s0, 16(sp)
              # sw s1, 20(sp)
              # sw s2, 24(sp)
              # sw s3, 28(sp)
              # sw s4, 32(sp)
              # sw s5, 36(sp)
       # END PROLOGUE
       # CODE
              csrr s0, mcause
              li s1, 9
              li s2, 8
              li s3, 5
              li s4, 7
              li s5, 1
              if2: bne s0, s1, else2if3
                     li s1, 0x1800
                     j end_if23456
              else2if3: bne s0, s2, else3if4
                     li s1, 0x0800
                     j end_if23456
```

```
else3if4: bne s0, s3, else4if5
                     li s1, 0
                     j end_if23456
              else4if5: bne s0, s4, else5if6
                     li s1, 0
                     j end_if23456
              else5if6: bne s0, s5, end_if23456
                     li s1, 0
                     j end_if23456
              end_if23456:
              csrr s0, mstatus
              or s0, s0, s1
              csrw mstatus, s0
       # END CODE
       # EPILOGUE
              # lw s5, 36(sp)
              # lw s4, 32(sp)
              # lw s3, 28(sp)
              # lw s2, 24(sp)
              # lw s1, 20(sp)
              # lw s0, 16(sp)
              # lw fp, 12(sp)
              # lw tp, 8(sp)
              # lw gp, 4(sp)
              # lw ra, 0(sp)
              # addi sp, sp, 64
              addi ra, ra, 4
              csrw mepc, ra
       # END EPILOGUE
end_trapVector: mret
trapVectorSupervisor:
       # PROLOGUE
              # addi sp, sp, -32
              # sw gp, 4(sp)
              # sw tp, 8(sp)
              # sw fp, 12(sp)
              # sw s0, 16(sp)
              # sw s1, 20(sp)
              # sw s2, 24(sp)
       # END PROLOGUE
       # CODE
              csrr s0, scause
              li s1, 1
              li s2, 2
```

```
if7: bne s0, s1, else7if8
                     li s1, 0
                     j end if78
              else7if8: bne s0, s2, end_if78
                     li s1, 0
                     j end_if78
              end_if78:
              csrr s0, sstatus
              or s0, s0, s1
              csrw sstatus, s0
       # END CODE
       # EPILOGUE
              # lw s2, 24(sp)
              # lw s1, 20(sp)
              # lw s0, 16(sp)
              # lw fp, 12(sp)
              # lw tp, 8(sp)
              # lw gp, 4(sp)
              # lw ra, 0(sp)
              # addi sp, sp, 32
              addi ra, ra, 4
              csrw sepc, ra
       # END EPILOGUE
end_trapVectorSupervisor: sret
.data
base:
.word 0xcafebeef
RVTEST_DATA_BEGIN
<u>link.ld</u>
OUTPUT_ARCH( "riscv" )
ENTRY(_start)
SECTIONS
```

. = 0x80000000;

_end = .;

.text.init : { *(.text.init) }
. = ALIGN(0x1000);
.tohost : { *(.tohost) }
. = ALIGN(0x1000);
.text : { *(.text) }
. = ALIGN(0x1000);
.data : { *(.data) }
.bss : { *(.bss) }

Following are the screenshots of the output for this task:

```
0: 3 0x8000001c (0x08d00293) x5
                                        0x0000008d
core
       0: 0x80000020 (0x3a029073) csrw
                                          pmpcfg0, t0
core
       0: 3 0x80000020 (0x3a029073) c928 pmpcfg0 0x0000008d
core
       0: 0x80000024 (0x800012b7) lui
                                          t0, 0x80001
core
       0: 3 0x80000024 (0x800012b7) x5
                                        0x80001000
core
core
       0: 0x80000028 (0x0022d293) srli
                                          t0, t0, 2
       0: 3 0x80000028 (0x0022d293) x5
                                        0x20000400
core
       0: 0x8000002c (0x3b029073) csrw
                                          pmpaddr0, t0
core
       0: 3 0x8000002c (0x3b029073)
core
       0: 0x80000030 (0x00004285) c.li
core
                                          t0, 1
       0: 3 0x80000030 (0x4285) x5 0x00000001
core
       0: 0x80000032 (0x74729073) csrw
core
                                          mseccfg, t0
      0: 3 0x80000032 (0x74729073) c1863 mseccfg 0x00000001
core
       0: 0x80000036 (0x800002b7) lui
                                          to, 0x80000
core
       0: 3 0x80000036 (0x800002b7) x5
                                        0x80000000
core
       0: 0x8000003a (0x0002a283) lw
                                          t0, 0(t0)
core
core
       0: 3 0x8000003a (0x0002a283) x5 0xa891a011 mem 0x80000000
```

```
core 0: 0x80000092 (0x30200073) mret 

core 0: 3 0x80000092 (0x30200073) c1957 tcontrol 0x000000000 c784 mstatush 0x000000000 c768 mstatus 0x000000080 

core 0: exception trap_instruction_access_fault, epc 0x80000042 

core 0: tval 0x80000042
```