# VGA-UART

Generated by Doxygen 1.9.6

# **Chapter 1**

# **CMSIS Cortex-M4**

This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer. It consists of:

- Cortex-M Core Register Definitions
- · Cortex-M functions
- · Cortex-M instructions
- · Cortex-M SIMD instructions

The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease access to the Cortex-M Core

2 CMSIS Cortex-M4

# Chapter 2

# **Module Index**

# 2.1 Modules

Here is a list of all modules:

CMSIS MISRA-C:2004 Compliance Exceptions	??
CMSIS Core Definitions	??
CMSIS Core Register	??
CMSIS Core	??
CMSIS NVIC	??
CMSIS SCB	??
CMSIS System Control and ID Register not in the SCB	??
CMSIS SysTick	
CMSIS ITM	
CMSIS Core Debug	
CMSIS Core Function Interface	
CMSIS Core NVIC Functions	
CMSIS Core SysTick Functions	
CMSIS Core Debug Functions	
CMSIS Core Register Access Functions	
CMSIS Core NVIC Functions	
CMSIS Core SysTick Functions	
CMSIS Core	
CMSIS NVIC	
CMSIS SCB	
CMSIS System Control and ID Register not in the SCB	
CMSIS SysTick	
CMSIS ITM	
CMSIS Core Debug	
CMSIS Core Punction Interface	
CMSIS Core SysTick Functions	
CMSIS Core Debug Functions	
CMSIS Core Register Access Functions	
CMSIS Core NVIC Functions	
CMSIS Core SysTick Functions	
CMSIS Core Debug Functions	
CMSIS SIMD Intrinsics	

4 Module Index

	e Instruction Interface
STM32F4x	C_StdPeriph_Driver
MISC .	
	C_Exported_Constants
	/ISC_Vector_Table_Base
	MISC_System_Low_Power
	//ISC_System_Low_Fower
	/IISC_SysTick_clock_source
	C_Private_Functions
DM	A_Exported_Constants
1	DMA_channel
1	DMA data transfer direction
	DMA data buffer size
	DMA_peripheral_incremented_mode
	DMA_memory_incremented_mode
	DMA_peripheral_data_size
	DMA_memory_data_size
	DMA_circular_normal_mode
	DMA_priority_level
	DMA fifo direct mode
	DMA_fifo_threshold_level
	DMA_memory_burst
	DMA_peripheral_burst
	DMA_fifo_status_level
	DMA_flags_definition
	DMA_interrupt_enable_definitions
	DMA_interrupts_definitions
	DMA_peripheral_increment_offset
	DMA_flow_controller_definitions
ļ	DMA_memory_targets_definitions
DM	PrivateFunctions
	nitialization and Configuration functions
	Data Counter functions
	Oouble Buffer mode functions
	nterrupts and flags management functions
	D_Exported_Constants
	_ · _
	GPIO_pins_define
	GPIO_Pin_sources
	GPIO_Alternat_function_selection_define
	GPIO_Legacy
GPI	O_Private_Functions
	nitialization and Configuration
	GPIO Read and Write
	GPIO Alternate functions configuration function
RCC .	
RC	C_Exported_Constants
	RCC HSE configuration
	RCC_PLL_Clock_Source
	RCC System Clock Source
	RCC AHB Clock Source
	RCC_Interrupt_Source
	RCC_LSE_Configuration
	RCC_RTC_Clock_Source
	RCC_I2S_Clock_Source

2.1 Modules 5

RCC_AHB1_Peripherals	
RCC_AHB2_Peripherals	
RCC_AHB3_Peripherals	
RCC_APB1_Peripherals	
RCC_APB2_Peripherals	
RCC_MCO1_Clock_Source_Prescaler	?
RCC_MCO2_Clock_Source_Prescaler	?
RCC_Flag	?
RCC Private Functions	?
Internal and external clocks, PLL, CSS and MCO configuration functions ?	?
System AHB and APB busses clocks configuration functions	
Peripheral clocks configuration functions	
Interrupts and flags management functions	
TIM	
TIM_Exported_constants	
TIM_Output_Compare_and_PWM_modes	
TIM_Output_Compare_and_Pwwi_modes	
TIM_Channel	
TIM_Clock_Division_CKD	
TIM_Counter_Mode	
TIM_Output_Compare_Polarity	
TIM_Output_Compare_N_Polarity	
TIM_Output_Compare_State	
TIM_Output_Compare_N_State	
TIM_Capture_Compare_State?	
TIM_Capture_Compare_N_State	
TIM_Break_Input_enable_disable	
TIM_Break_Polarity	
TIM_AOE_Bit_Set_Reset	
TIM_Lock_level	
TIM_OSSI_Off_State_Selection_for_Idle_mode_state	
TIM_OSSR_Off_State_Selection_for_Run_mode_state	?
TIM_Output_Compare_Idle_State	?
TIM_Output_Compare_N_Idle_State	?
TIM_Input_Capture_Polarity	?
TIM_Input_Capture_Selection	?
TIM Input Capture Prescaler	?
TIM interrupt sources	?
TIM DMA Base address	
TIM DMA Burst Length	
•	??
	?
	??
00 _	??
	??
,	??
	??
	??
	??
	??
= · =	??
	??
_ ' = ' = =	??
_ ' _ '	??
_ 00 _ 1 _	
	??
	??
TIM_Remap	
TIM_Flags	'?

6 Module Index

TIM_Input_Capture_Filer_Value	??
TIM_External_Trigger_Filter	??
TIM_Legacy	??
TIM_Private_Functions	??
TimeBase management functions	??
Output Compare management functions	
Input Capture management functions	??
Advanced-control timers (TIM1 and TIM8) specific features	??
Interrupts DMA and flags management functions	??
Clocks management functions	??
Synchronization management functions	??
Specific interface management functions	??
Specific remapping management function	??
CMSIS	??
Stm32f4xx	??
Library_configuration_section	??
Configuration_section_for_CMSIS	
Exported_types	
Peripheral_registers_structures	
Peripheral_memory_map	
Peripheral_declaration	
Exported_constants	
Peripheral_Registers_Bits_Definition	
Exported_macro	
Stm32f4xx_system	
STM32F4xx_System_Includes	
STM32F4xx_System_Exported_types	
STM32F4xx_System_Exported_Constants	
STM32F4xx_System_Exported_Macros	
STM32F4xx_System_Exported_Functions	
STM32F4xx_System_Private_Includes	
STM32F4xx_System_Private_TypesDefinitions	
STM32F4xx_System_Private_Defines	
STM32F4xx_System_Private_Macros	
STM32F4xx System Private Variables	
STM32F4xx System Private FunctionPrototypes	
STM32F4xx System Private Functions	

# **Chapter 3**

# **Data Structure Index**

# 3.1 Data Structures

Here are the data structures with brief descriptions:

ADC_Common_TypeDef	??
ADC_TypeDef	
Analog to Digital Converter	
??	
APSR_Type	
Union type to access the Application Program Status Register (APSR)	??
CAN_FIFOMailBox_TypeDef	
Controller Area Network FIFOMailBox	??
CAN_FilterRegister_TypeDef	
Controller Area Network FilterRegister	??
CAN_TxMailBox_TypeDef	
Controller Area Network TxMailBox	??
CAN_TypeDef	
Controller Area Network	??
CONTROL_Type	~
Union type to access the Control Registers (CONTROL)	??
CoreDebug_Type  Structure type to access the Core Debug Register (CoreDebug)	??
CRC_TypeDef	
CRC calculation unit	??
CRYP_TypeDef	
Crypto Processor	??
DAC_TypeDef	•
Digital to Analog Converter	??
DBGMCU TypeDef	
Debug MCU	??
DCMI TypeDef	
DCMI	??
DMA InitTypeDef	
DMA Init structure definition	??
DMA_Stream_TypeDef	
DMA Controller	??
DMA_TypeDef	??
ETH_TypeDef	
Ethernet MAC	??

8 Data Structure Index

EXTI_TypeDef	
External Interrupt/Event Controller	??
FLASH_TypeDef FLASH Registers	??
FSMC_Bank1_TypeDef	
Flexible Static Memory Controller	??
FSMC_Bank1E_TypeDef Flexible Static Memory Controller Bank1E	??
FSMC_Bank2_TypeDef	
Flexible Static Memory Controller Bank2	??
FSMC_Bank3_TypeDef Flexible Static Memory Controller Bank3	??
FSMC_Bank4_TypeDef Flexible Static Memory Controller Bank4	??
GPIO_InitTypeDef	• •
GPIO Init structure definition	
??	
GPIO_TypeDef	00
General Purpose I/O	??
HASH_TypeDef HASH	??
I2C TypeDef	
Inter-integrated Circuit Interface	??
IPSR_Type  Union type to access the Interrupt Program Status Register (IPSR)	??
ITM_Type	• •
Structure type to access the Instrumentation Trace Macrocell Register (ITM)	??
IWDG_TypeDef Independent WATCHDOG	??
·	"
NVIC_InitTypeDef	
NVIC Init Structure definition ??	
NVIC_Type	
Structure type to access the Nested Vectored Interrupt Controller (NVIC)	
PARSE_STORAGE	??
PWR_TypeDef	
Power Control	??
RCC_ClocksTypeDef	??
RCC_TypeDef	
Reset and Clock Control	??
RNG_TypeDef	
HASH	??
RTC_TypeDef	
Real-Time Clock	??
SCB_Type	
Structure type to access the System Control Block (SCB)	??
SCnSCB_Type	
Structure type to access the System Control and ID Register not in the SCB	??
SDIO_TypeDef	
SD host Interface	??
SPI_TypeDef	
Serial Peripheral Interface	??
SYSCFG_TypeDef	
System configuration controller	??
SysTick_Type	
Structure type to access the System Timer (SysTick)	??
TIM_BDTRInitTypeDef	
BDTR structure definition	??

3.1 Data Structures 9

TIM_ICInitTypeDef	
TIM Input Capture Init structure definition	
??	
TIM_OCInitTypeDef	
TIM Output Compare Init structure definition	
??	
TIM_TimeBaseInitTypeDef	
TIM Time Base Init structure definition	
??	
TIM_TypeDef	
TIM	??
UART_Communication	??
USART_TypeDef	
Universal Synchronous Asynchronous Receiver Transmitter	
VGA_t	??
WWDG_TypeDef	
Window WATCHDOG	??
xPSR_Type	
Union type to access the Special-Purpose Program Status Registers (xPSR)	??

10 Data Structure Index

# Chapter 4

# File Index

# 4.1 File List

Here is a list of all documented files with brief descriptions:

CUBE_IDE/VGA/Core/Inc/API_functions.h	
Header file for API functions	??
CUBE_IDE/VGA/Core/Inc/bitmap_arrows.h	
Header file for bitmap arrays	??
CUBE_IDE/VGA/Core/Inc/bitmap_smileys.h	
Header file for bitmap arrays	??
CUBE_IDE/VGA/Core/Inc/core_cm4.h	
CMSIS Cortex-M4 Core Peripheral Access Layer Header File	??
CUBE_IDE/VGA/Core/Inc/core_cm4_simd.h	
CMSIS Cortex-M4 SIMD Header File	??
CUBE_IDE/VGA/Core/Inc/core_cmFunc.h	
CMSIS Cortex-M Core Function Access Header File	??
CUBE_IDE/VGA/Core/Inc/core_cmInstr.h	
CMSIS Cortex-M Core Instruction Access Header File	??
CUBE_IDE/VGA/Core/Inc/error.h	
This file contains the error ENUMs for the global error handling	??
CUBE_IDE/VGA/Core/Inc/logic_layer.h	
This file contains the functions which are used in the source file 'logic_layer.c'	??
CUBE_IDE/VGA/Core/Inc/main.h	??
CUBE_IDE/VGA/Core/Inc/misc.h	
This file contains all the functions prototypes for the miscellaneous firmware library functions	
(add-on to CMSIS functions)	??
CUBE_IDE/VGA/Core/Inc/stm32_ub_vga_screen.h	??
CUBE_IDE/VGA/Core/Inc/stm32f4xx.h	
CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the periph-	
eral register's definitions, bits definitions and memory mapping for STM32F4xx devices	??
CUBE_IDE/VGA/Core/Inc/stm32f4xx_conf.h	??
CUBE_IDE/VGA/Core/Inc/stm32f4xx_dma.h	
This file contains all the functions prototypes for the DMA firmware library	??
CUBE_IDE/VGA/Core/Inc/stm32f4xx_gpio.h	
This file contains all the functions prototypes for the GPIO firmware library	??
CUBE_IDE/VGA/Core/Inc/stm32f4xx_rcc.h	
This file contains all the functions prototypes for the RCC firmware library	??
CUBE_IDE/VGA/Core/Inc/stm32f4xx_tim.h	
This file contains all the functions prototypes for the TIM firmware library	??

12 File Index

CUBE_IDE/VGA/Core/Inc/system_stm32f4xx.h	
CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.	
??	
CUBE_IDE/VGA/Core/Inc/UART_communication.h	
: This file contains the functions which are used in the source file 'UART_communication.c'	??
CUBE_IDE/VGA/Core/Src/API_functions.c	
All API functions are created in this file	??
CUBE_IDE/VGA/Core/Src/logic_layer.c	
Here commands will be processed and executed	??
CUBE_IDE/VGA/Core/Src/main.c	
The file that gets executed and is used for operating a screen via VGA with external functions .	??
CUBE_IDE/VGA/Core/Src/misc.c	
This file provides all the miscellaneous firmware functions (add-on to CMSIS functions)	??
CUBE_IDE/VGA/Core/Src/stm32f4xx_dma.c	
This file provides firmware functions to manage the following functionalities of the Direct Memory	
Access controller (DMA):	
??	
CUBE_IDE/VGA/Core/Src/stm32f4xx_gpio.c	
This file provides firmware functions to manage the following functionalities of the GPIO	
peripheral:	
??	
CUBE_IDE/VGA/Core/Src/stm32f4xx_rcc.c	
This file provides firmware functions to manage the following functionalities of the Reset and	
clock control (RCC) peripheral:	??
CUBE_IDE/VGA/Core/Src/stm32f4xx_tim.c	
This file provides firmware functions to manage the following functionalities of the TIM	
peripheral:	??
CUBE_IDE/VGA/Core/Src/system_stm32f4xx.c	
CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the	
system clock configuration for STM32F4xx devices, and is generated by the clock configuration	
tool stm32f4xx_Clock_Configuration_V1.0.0.xls	??
CUBE_IDE/VGA/Core/Src/UART_communication.c	
In this file UART is used to make communication possible between the STM32F4 board and	
a computer. With this code messages can be received and sent. This code is made with the	
assistance of an online guide from 'Controllerstech'	??

# **Chapter 5**

# **Module Documentation**

# 5.1 CMSIS MISRA-C:2004 Compliance Exceptions

CMSIS violates following MISRA-C2004 Rules:

- Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.
   Function definitions in header files are used to allow 'inlining'.
- Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{...}'. Unions are used for effective representation of core registers.
- Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.
   Function-like macros are used to allow more efficient code.

# 5.2 CMSIS Core Definitions

#### **Modules**

- CMSIS Core Register
- CMSIS Core

#### **Macros**

- #define \_\_CM4\_CMSIS\_VERSION\_MAIN (0x02)
- #define \_\_CM4\_CMSIS\_VERSION\_SUB (0x10)
- #define \_\_CM4\_CMSIS\_VERSION ((\_\_CM4\_CMSIS\_VERSION\_MAIN << 16) | \_\_CM4\_CMSIS\_VERSION\_SUB)
- #define \_\_\_CORTEX\_M (0x04)
- #define \_\_CORE\_CM4\_H\_DEPENDANT
- #define | volatile const
- #define O volatile
- #define \_\_IO volatile

# 5.2.1 Detailed Description

This file defines all structures and symbols for CMSIS core:

- · CMSIS version number
- · Cortex-M core
- · Cortex-M core Revision Number

# 5.2.2 Macro Definition Documentation

# 5.2.2.1 \_\_CM4\_CMSIS\_VERSION

```
#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB)
```

CMSIS HAL version number

# 5.2.2.2 \_\_CM4\_CMSIS\_VERSION\_MAIN

```
#define ___CM4_CMSIS_VERSION_MAIN (0x02)
```

[31:16] CMSIS HAL main version

# 5.2.2.3 \_\_CM4\_CMSIS\_VERSION\_SUB

```
#define ___CM4_CMSIS_VERSION_SUB (0x10)
```

[15:0] CMSIS HAL sub version

# 5.2.2.4 \_\_CORTEX\_M

```
#define ___CORTEX_M (0x04)
```

Cortex core

\_\_FPU\_USED to be checked prior to making use of FPU specific registers and functions standard types definitions Core Instruction Access

Core Function Access

Compiler specific SIMD Intrinsics

```
#define __I volatile const

defines 'read only' permissions

5.2.2.6 __IO

#define __IO volatile

defines 'read / write' permissions

5.2.2.7 __O

#define __O volatile

defines 'write only' permissions
```

# 5.3 CMSIS Core Register

#### **Modules**

- CMSIS Core
- #define SCS\_BASE (0xE000E000UL)
- #define ITM\_BASE (0xE000000UL)
- #define CoreDebug\_BASE (0xE000EDF0UL)
- #define SysTick\_BASE (SCS\_BASE + 0x0010UL)
- #define NVIC\_BASE (SCS\_BASE + 0x0100UL)
- #define SCB\_BASE (SCS\_BASE + 0x0D00UL)
- #define SCnSCB ((SCnSCB Type \*) SCS BASE)
- #define SCB ((SCB\_Type \*) SCB\_BASE)
- #define SysTick ((SysTick\_Type \*) SysTick\_BASE)
- #define NVIC ((NVIC\_Type \*) NVIC\_BASE )
- #define ITM ((ITM\_Type \*) ITM\_BASE)
- #define CoreDebug ((CoreDebug\_Type \*) CoreDebug\_BASE)
- #define ITM\_RXBUFFER\_EMPTY 0x5AA55AA5
- volatile int32\_t ITM\_RxBuffer

# 5.3.1 Detailed Description

Core Register contain:

- · Core Register
- · Core NVIC Register
- · Core SCB Register
- · Core SysTick Register
- · Core Debug Register
- Core MPU Register
- · Core FPU Register

# 5.3.2 Macro Definition Documentation

# 5.3.2.1 CoreDebug

```
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
```

Core Debug configuration struct

# 5.3.2.2 CoreDebug\_BASE

```
#define CoreDebug_BASE (0xE000EDF0UL)
```

Core Debug Base Address

## 5.3.2.3 ITM

```
#define ITM ((ITM_Type *) ITM_BASE )
```

ITM configuration struct

# 5.3.2.4 ITM\_BASE

```
#define ITM_BASE (0xE000000UL)
```

ITM Base Address

#### 5.3.2.5 ITM\_RXBUFFER\_EMPTY

```
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5
```

value identifying ITM\_RxBuffer is ready for next character

# 5.3.2.6 NVIC

```
#define NVIC ((NVIC_Type *) NVIC_BASE )
```

**NVIC** configuration struct

#### 5.3.2.7 NVIC\_BASE

```
#define NVIC_BASE (SCS_BASE + 0x0100UL)
```

**NVIC Base Address** 

# 5.3.2.8 SCB

```
#define SCB ((SCB_Type *) SCB_BASE )
```

SCB configuration struct

#### 5.3.2.9 SCB\_BASE

```
#define SCB_BASE (SCS_BASE + 0x0D00UL)
```

System Control Block Base Address

# 5.3.2.10 SCnSCB

```
#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
```

System control Register not in SCB

# 5.3.2.11 SCS\_BASE

```
#define SCS_BASE (0xE000E000UL)
```

System Control Space Base Address

# 5.3.2.12 SysTick

```
#define SysTick ((SysTick_Type *) SysTick_BASE )
```

SysTick configuration struct

# 5.3.2.13 SysTick\_BASE

```
#define SysTick_BASE (SCS_BASE + 0x0010UL)
```

SysTick Base Address

# 5.3.3 Variable Documentation

#### 5.3.3.1 ITM\_RxBuffer

```
volatile int32_t ITM_RxBuffer [extern]
```

external variable to receive characters

# 5.4 CMSIS Core

# **Modules**

CMSIS NVIC

# **Data Structures**

• union APSR\_Type

Union type to access the Application Program Status Register (APSR).

union IPSR\_Type

Union type to access the Interrupt Program Status Register (IPSR).

union xPSR\_Type

Union type to access the Special-Purpose Program Status Registers (xPSR).

union CONTROL\_Type

Union type to access the Control Registers (CONTROL).

# 5.4.1 Detailed Description

Type definitions for the Cortex-M Core Registers

5.5 CMSIS NVIC

# 5.5 CMSIS NVIC

# **Modules**

• CMSIS SCB

#### **Data Structures**

struct NVIC\_Type

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

#### **Macros**

- #define NVIC\_STIR\_INTID\_Pos 0
- #define NVIC\_STIR\_INTID\_Msk (0x1FFUL << NVIC\_STIR\_INTID\_Pos)</li>

# 5.5.1 Detailed Description

Type definitions for the Cortex-M NVIC Registers

# 5.5.2 Macro Definition Documentation

# 5.5.2.1 NVIC\_STIR\_INTID\_Msk

```
#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos)</pre>
```

STIR: INTLINESNUM Mask

#### 5.5.2.2 NVIC STIR INTID Pos

```
#define NVIC_STIR_INTID_Pos 0
```

STIR: INTLINESNUM Position

# 5.6 CMSIS SCB

#### **Modules**

• CMSIS System Control and ID Register not in the SCB

#### **Data Structures**

struct SCB\_Type

Structure type to access the System Control Block (SCB).

#### **Macros**

- #define SCB CPUID IMPLEMENTER Pos 24
- #define SCB CPUID IMPLEMENTER Msk (0xFFUL << SCB CPUID IMPLEMENTER Pos)</li>
- #define SCB\_CPUID VARIANT Pos 20
- #define SCB CPUID VARIANT Msk (0xFUL << SCB CPUID VARIANT Pos)
- #define SCB CPUID ARCHITECTURE Pos 16
- #define SCB\_CPUID\_ARCHITECTURE\_Msk (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)</li>
- #define SCB\_CPUID\_PARTNO\_Pos 4
- #define SCB CPUID PARTNO Msk (0xFFFUL << SCB CPUID PARTNO Pos)</li>
- #define SCB CPUID REVISION Pos 0
- #define SCB CPUID REVISION Msk (0xFUL << SCB CPUID REVISION Pos)</li>
- #define SCB ICSR NMIPENDSET Pos 31
- #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)</li>
- #define SCB ICSR PENDSVSET Pos 28
- #define SCB ICSR PENDSVSET Msk (1UL << SCB ICSR PENDSVSET Pos)</li>
- #define SCB ICSR PENDSVCLR Pos 27
- #define SCB\_ICSR\_PENDSVCLR\_Msk (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)</li>
- #define SCB ICSR PENDSTSET Pos 26
- #define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)</li>
- #define SCB ICSR PENDSTCLR Pos 25
- #define SCB\_ICSR\_PENDSTCLR\_Msk (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)</li>
- #define SCB\_ICSR\_ISRPREEMPT\_Pos 23
- #define SCB\_ICSR\_ISRPREEMPT\_Msk (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)</li>
- #define SCB ICSR ISRPENDING Pos 22
- #define SCB\_ICSR\_ISRPENDING\_Msk (1UL << SCB\_ICSR\_ISRPENDING\_Pos)</li>
- #define SCB\_ICSR\_VECTPENDING\_Pos 12
- #define SCB\_ICSR\_VECTPENDING\_Msk (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)</li>
- #define SCB\_ICSR\_RETTOBASE\_Pos 11
- #define SCB\_ICSR\_RETTOBASE\_Msk (1UL << SCB\_ICSR\_RETTOBASE\_Pos)</li>
- #define SCB\_ICSR\_VECTACTIVE\_Pos 0
- #define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)</li>
- #define SCB VTOR TBLOFF Pos 7
- #define SCB VTOR TBLOFF Msk (0x1FFFFFFUL << SCB VTOR TBLOFF Pos)</li>
- #define SCB AIRCR VECTKEY Pos 16
- #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)</li>
- #define SCB\_AIRCR\_VECTKEYSTAT\_Pos 16
- #define SCB\_AIRCR\_VECTKEYSTAT\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)</li>
- #define SCB AIRCR ENDIANESS Pos 15
- #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)</li>
- #define SCB AIRCR PRIGROUP Pos 8
- #define SCB\_AIRCR\_PRIGROUP\_Msk (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)</li>
- #define SCB AIRCR SYSRESETREQ Pos 2
- #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)</li>
- #define SCB AIRCR VECTCLRACTIVE Pos 1
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)</li>
- #define SCB AIRCR VECTRESET Pos 0
- #define SCB\_AIRCR\_VECTRESET\_Msk (1UL << SCB\_AIRCR\_VECTRESET\_Pos)</li>
- #define SCB SCR SEVONPEND Pos 4

- #define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)</li>
- #define SCB\_SCR\_SLEEPDEEP\_Pos 2
- #define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)
- #define SCB SCR SLEEPONEXIT Pos 1
- #define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)</li>
- #define SCB CCR STKALIGN Pos 9
- #define SCB\_CCR\_STKALIGN\_Msk (1UL << SCB\_CCR\_STKALIGN\_Pos)</li>
- #define SCB\_CCR\_BFHFNMIGN\_Pos 8
- #define SCB\_CCR\_BFHFNMIGN\_Msk (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)</li>
- #define SCB\_CCR\_DIV\_0\_TRP\_Pos 4
- #define SCB\_CCR\_DIV\_0\_TRP\_Msk (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)</li>
- #define SCB CCR UNALIGN TRP Pos 3
- #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)
- #define SCB CCR USERSETMPEND Pos 1
- #define SCB\_CCR\_USERSETMPEND\_Msk (1UL << SCB\_CCR\_USERSETMPEND\_Pos)
- #define SCB CCR NONBASETHRDENA Pos 0
- #define SCB CCR NONBASETHRDENA Msk (1UL << SCB CCR NONBASETHRDENA Pos)</li>
- #define SCB SHCSR USGFAULTENA Pos 18
- #define SCB\_SHCSR\_USGFAULTENA\_Msk (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)</li>
- #define SCB\_SHCSR\_BUSFAULTENA\_Pos 17
- #define SCB\_SHCSR\_BUSFAULTENA\_Msk (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)</li>
- #define SCB\_SHCSR\_MEMFAULTENA\_Pos 16
- #define SCB SHCSR MEMFAULTENA Msk (1UL << SCB SHCSR MEMFAULTENA Pos)</li>
- #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15
- #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)</li>
- #define SCB\_SHCSR\_BUSFAULTPENDED\_Pos 14
- #define SCB\_SHCSR\_BUSFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)</li>
- #define SCB\_SHCSR\_MEMFAULTPENDED\_Pos 13
- #define SCB\_SHCSR\_MEMFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)</li>
- #define SCB\_SHCSR\_USGFAULTPENDED\_Pos 12
- #define SCB\_SHCSR\_USGFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)
- #define SCB SHCSR SYSTICKACT Pos 11
- #define SCB\_SHCSR\_SYSTICKACT\_Msk (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)</li>
- #define SCB\_SHCSR\_PENDSVACT\_Pos 10
- #define SCB\_SHCSR\_PENDSVACT\_Msk (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)</li>
- #define SCB\_SHCSR\_MONITORACT\_Pos 8
- #define SCB\_SHCSR\_MONITORACT\_Msk (1UL << SCB\_SHCSR\_MONITORACT\_Pos)</li>
- #define SCB\_SHCSR\_SVCALLACT\_Pos 7
- #define SCB\_SHCSR\_SVCALLACT\_Msk (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)</li>
- #define SCB SHCSR USGFAULTACT Pos 3
- #define SCB SHCSR USGFAULTACT Msk (1UL << SCB SHCSR USGFAULTACT Pos)</li>
- #define SCB\_SHCSR\_BUSFAULTACT\_Pos 1
- #define SCB\_SHCSR\_BUSFAULTACT\_Msk (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)</li>
- #define SCB\_SHCSR\_MEMFAULTACT\_Pos 0
- #define SCB\_SHCSR\_MEMFAULTACT\_Msk (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)</li>
- #define SCB\_CFSR\_USGFAULTSR\_Pos 16
- #define SCB\_CFSR\_USGFAULTSR\_Msk (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)
- #define SCB\_CFSR\_BUSFAULTSR\_Pos 8
- #define SCB\_CFSR\_BUSFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)</li>
- #define SCB\_CFSR\_MEMFAULTSR\_Pos 0
- #define SCB CFSR MEMFAULTSR Msk (0xFFUL << SCB CFSR MEMFAULTSR Pos)</li>
- #define SCB\_HFSR\_DEBUGEVT\_Pos 31
- #define SCB\_HFSR\_DEBUGEVT\_Msk (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)</li>
- #define SCB HFSR FORCED Pos 30
- #define SCB\_HFSR\_FORCED\_Msk (1UL << SCB\_HFSR\_FORCED\_Pos)</li>

- #define SCB\_HFSR\_VECTTBL\_Pos 1
- #define SCB\_HFSR\_VECTTBL\_Msk (1UL << SCB\_HFSR\_VECTTBL\_Pos)</li>
- #define SCB DFSR EXTERNAL Pos 4
- #define SCB\_DFSR\_EXTERNAL\_Msk (1UL << SCB\_DFSR\_EXTERNAL\_Pos)
- #define SCB DFSR VCATCH Pos 3
- #define SCB\_DFSR\_VCATCH\_Msk (1UL << SCB\_DFSR\_VCATCH\_Pos)</li>
- #define SCB\_DFSR\_DWTTRAP\_Pos 2
- #define SCB\_DFSR\_DWTTRAP\_Msk (1UL << SCB\_DFSR\_DWTTRAP\_Pos)
- #define SCB DFSR BKPT Pos 1
- #define SCB DFSR BKPT Msk (1UL << SCB DFSR BKPT Pos)
- #define SCB DFSR HALTED Pos 0
- #define SCB\_DFSR\_HALTED\_Msk (1UL << SCB\_DFSR\_HALTED\_Pos)</li>

# 5.6.1 Detailed Description

Type definitions for the Cortex-M System Control Block Registers

### 5.6.2 Macro Definition Documentation

#### 5.6.2.1 SCB\_AIRCR\_ENDIANESS\_Msk

#define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)

SCB AIRCR: ENDIANESS Mask

## 5.6.2.2 SCB\_AIRCR\_ENDIANESS\_Pos

#define SCB\_AIRCR\_ENDIANESS\_Pos 15

SCB AIRCR: ENDIANESS Position

#### 5.6.2.3 SCB\_AIRCR\_PRIGROUP\_Msk

#define SCB\_AIRCR\_PRIGROUP\_Msk (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)</pre>

SCB AIRCR: PRIGROUP Mask

#### 5.6.2.4 SCB AIRCR PRIGROUP Pos

#define SCB\_AIRCR\_PRIGROUP\_Pos 8

SCB AIRCR: PRIGROUP Position

#### 5.6.2.5 SCB\_AIRCR\_SYSRESETREQ\_Msk

#define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)</pre>

SCB AIRCR: SYSRESETREQ Mask

#### 5.6.2.6 SCB\_AIRCR\_SYSRESETREQ\_Pos

#define SCB\_AIRCR\_SYSRESETREQ\_Pos 2

SCB AIRCR: SYSRESETREQ Position

# 5.6.2.7 SCB\_AIRCR\_VECTCLRACTIVE\_Msk

#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)</pre>

SCB AIRCR: VECTCLRACTIVE Mask

#### 5.6.2.8 SCB\_AIRCR\_VECTCLRACTIVE\_Pos

#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos 1

SCB AIRCR: VECTCLRACTIVE Position

# 5.6.2.9 SCB\_AIRCR\_VECTKEY\_Msk

SCB AIRCR: VECTKEY Mask

#### 5.6.2.10 SCB\_AIRCR\_VECTKEY\_Pos

#define SCB\_AIRCR\_VECTKEY\_Pos 16

SCB AIRCR: VECTKEY Position

## 5.6.2.11 SCB\_AIRCR\_VECTKEYSTAT\_Msk

#define SCB\_AIRCR\_VECTKEYSTAT\_Msk (0xffffful << SCB\_AIRCR\_VECTKEYSTAT\_Pos)

SCB AIRCR: VECTKEYSTAT Mask

# 5.6.2.12 SCB\_AIRCR\_VECTKEYSTAT\_Pos

#define SCB\_AIRCR\_VECTKEYSTAT\_Pos 16

SCB AIRCR: VECTKEYSTAT Position

# 5.6.2.13 SCB\_AIRCR\_VECTRESET\_Msk

#define SCB\_AIRCR\_VECTRESET\_Msk (1UL << SCB\_AIRCR\_VECTRESET\_Pos)</pre>

SCB AIRCR: VECTRESET Mask

# 5.6.2.14 SCB\_AIRCR\_VECTRESET\_Pos

#define SCB\_AIRCR\_VECTRESET\_Pos 0

SCB AIRCR: VECTRESET Position

# 5.6.2.15 SCB\_CCR\_BFHFNMIGN\_Msk

#define SCB\_CCR\_BFHFNMIGN\_Msk (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)</pre>

SCB CCR: BFHFNMIGN Mask

#### 5.6.2.16 SCB\_CCR\_BFHFNMIGN\_Pos

#define SCB\_CCR\_BFHFNMIGN\_Pos 8

SCB CCR: BFHFNMIGN Position

#### 5.6.2.17 SCB\_CCR\_DIV\_0\_TRP\_Msk

SCB CCR: DIV\_0\_TRP Mask

#### 5.6.2.18 SCB CCR DIV 0 TRP Pos

#define SCB\_CCR\_DIV\_0\_TRP\_Pos 4

SCB CCR: DIV 0 TRP Position

## 5.6.2.19 SCB\_CCR\_NONBASETHRDENA\_Msk

#define SCB\_CCR\_NONBASETHRDENA\_Msk (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)

SCB CCR: NONBASETHRDENA Mask

# 5.6.2.20 SCB\_CCR\_NONBASETHRDENA\_Pos

 $\verb|#define SCB_CCR_NONBASETHRDENA_Pos 0|\\$ 

SCB CCR: NONBASETHRDENA Position

#### 5.6.2.21 SCB\_CCR\_STKALIGN\_Msk

#define SCB\_CCR\_STKALIGN\_Msk (1UL << SCB\_CCR\_STKALIGN\_Pos)</pre>

SCB CCR: STKALIGN Mask

# 5.6.2.22 SCB\_CCR\_STKALIGN\_Pos

#define SCB\_CCR\_STKALIGN\_Pos 9

SCB CCR: STKALIGN Position

## 5.6.2.23 SCB\_CCR\_UNALIGN\_TRP\_Msk

#define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)</pre>

SCB CCR: UNALIGN\_TRP Mask

#### 5.6.2.24 SCB\_CCR\_UNALIGN\_TRP\_Pos

#define SCB\_CCR\_UNALIGN\_TRP\_Pos 3

SCB CCR: UNALIGN\_TRP Position

# 5.6.2.25 SCB\_CCR\_USERSETMPEND\_Msk

 $\verb|#define SCB_CCR_USERSETMPEND_Msk| (1UL << SCB_CCR_USERSETMPEND_Pos)|$ 

SCB CCR: USERSETMPEND Mask

#### 5.6.2.26 SCB\_CCR\_USERSETMPEND\_Pos

#define SCB\_CCR\_USERSETMPEND\_Pos 1

SCB CCR: USERSETMPEND Position

## 5.6.2.27 SCB\_CFSR\_BUSFAULTSR\_Msk

#define SCB\_CFSR\_BUSFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)</pre>

SCB CFSR: Bus Fault Status Register Mask

# 5.6.2.28 SCB\_CFSR\_BUSFAULTSR\_Pos

#define SCB\_CFSR\_BUSFAULTSR\_Pos 8

SCB CFSR: Bus Fault Status Register Position

#### 5.6.2.29 SCB\_CFSR\_MEMFAULTSR\_Msk

#define SCB\_CFSR\_MEMFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_MEMFAULTSR\_Pos)

SCB CFSR: Memory Manage Fault Status Register Mask

#### 5.6.2.30 SCB\_CFSR\_MEMFAULTSR\_Pos

#define SCB\_CFSR\_MEMFAULTSR\_Pos 0

SCB CFSR: Memory Manage Fault Status Register Position

# 5.6.2.31 SCB\_CFSR\_USGFAULTSR\_Msk

#define SCB\_CFSR\_USGFAULTSR\_Msk (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)

SCB CFSR: Usage Fault Status Register Mask

#### 5.6.2.32 SCB\_CFSR\_USGFAULTSR\_Pos

#define SCB\_CFSR\_USGFAULTSR\_Pos 16

SCB CFSR: Usage Fault Status Register Position

#### 5.6.2.33 SCB\_CPUID\_ARCHITECTURE\_Msk

#define SCB\_CPUID\_ARCHITECTURE\_Msk (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)

SCB CPUID: ARCHITECTURE Mask

#### 5.6.2.34 SCB CPUID ARCHITECTURE Pos

#define SCB\_CPUID\_ARCHITECTURE\_Pos 16

SCB CPUID: ARCHITECTURE Position

## 5.6.2.35 SCB\_CPUID\_IMPLEMENTER\_Msk

SCB CPUID: IMPLEMENTER Mask

# 5.6.2.36 SCB\_CPUID\_IMPLEMENTER\_Pos

#define SCB\_CPUID\_IMPLEMENTER\_Pos 24

SCB CPUID: IMPLEMENTER Position

#### 5.6.2.37 SCB\_CPUID\_PARTNO\_Msk

#define SCB\_CPUID\_PARTNO\_Msk (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)</pre>

SCB CPUID: PARTNO Mask

#### 5.6.2.38 SCB\_CPUID\_PARTNO\_Pos

#define SCB\_CPUID\_PARTNO\_Pos 4

SCB CPUID: PARTNO Position

# 5.6.2.39 SCB\_CPUID\_REVISION\_Msk

#define SCB\_CPUID\_REVISION\_Msk (0xFUL << SCB\_CPUID\_REVISION\_Pos)</pre>

SCB CPUID: REVISION Mask

#### 5.6.2.40 SCB\_CPUID\_REVISION\_Pos

#define SCB\_CPUID\_REVISION\_Pos 0

SCB CPUID: REVISION Position

# 5.6.2.41 SCB\_CPUID\_VARIANT\_Msk

SCB CPUID: VARIANT Mask

#### 5.6.2.42 SCB\_CPUID\_VARIANT\_Pos

#define SCB\_CPUID\_VARIANT\_Pos 20

SCB CPUID: VARIANT Position

# 5.6.2.43 SCB\_DFSR\_BKPT\_Msk

#define SCB\_DFSR\_BKPT\_Msk (1UL << SCB\_DFSR\_BKPT\_Pos)</pre>

SCB DFSR: BKPT Mask

#### 5.6.2.44 SCB\_DFSR\_BKPT\_Pos

#define SCB\_DFSR\_BKPT\_Pos 1

SCB DFSR: BKPT Position

#### 5.6.2.45 SCB\_DFSR\_DWTTRAP\_Msk

#define SCB\_DFSR\_DWTTRAP\_Msk (1UL << SCB\_DFSR\_DWTTRAP\_Pos)</pre>

SCB DFSR: DWTTRAP Mask

#### 5.6.2.46 SCB\_DFSR\_DWTTRAP\_Pos

#define SCB\_DFSR\_DWTTRAP\_Pos 2

SCB DFSR: DWTTRAP Position

# 5.6.2.47 SCB\_DFSR\_EXTERNAL\_Msk

#define SCB\_DFSR\_EXTERNAL\_Msk (1UL << SCB\_DFSR\_EXTERNAL\_Pos)</pre>

SCB DFSR: EXTERNAL Mask

#### 5.6.2.48 SCB\_DFSR\_EXTERNAL\_Pos

#define SCB\_DFSR\_EXTERNAL\_Pos 4

SCB DFSR: EXTERNAL Position

#### 5.6.2.49 SCB\_DFSR\_HALTED\_Msk

 $\verb|#define SCB_DFSR_HALTED_Msk| (1UL << SCB_DFSR_HALTED_Pos)$ 

SCB DFSR: HALTED Mask

#### 5.6.2.50 SCB DFSR HALTED Pos

#define SCB\_DFSR\_HALTED\_Pos 0

SCB DFSR: HALTED Position

# 5.6.2.51 SCB\_DFSR\_VCATCH\_Msk

#define SCB\_DFSR\_VCATCH\_Msk (1UL << SCB\_DFSR\_VCATCH\_Pos)</pre>

SCB DFSR: VCATCH Mask

# 5.6.2.52 SCB\_DFSR\_VCATCH\_Pos

#define SCB\_DFSR\_VCATCH\_Pos 3

SCB DFSR: VCATCH Position

#### 5.6.2.53 SCB\_HFSR\_DEBUGEVT\_Msk

#define SCB\_HFSR\_DEBUGEVT\_Msk (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)</pre>

SCB HFSR: DEBUGEVT Mask

# 5.6.2.54 SCB\_HFSR\_DEBUGEVT\_Pos

#define SCB\_HFSR\_DEBUGEVT\_Pos 31

SCB HFSR: DEBUGEVT Position

## 5.6.2.55 SCB\_HFSR\_FORCED\_Msk

#define SCB\_HFSR\_FORCED\_Msk (1UL << SCB\_HFSR\_FORCED\_Pos)</pre>

SCB HFSR: FORCED Mask

#### 5.6.2.56 SCB\_HFSR\_FORCED\_Pos

#define SCB\_HFSR\_FORCED\_Pos 30

SCB HFSR: FORCED Position

# 5.6.2.57 SCB\_HFSR\_VECTTBL\_Msk

 $\verb|#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)|$ 

SCB HFSR: VECTTBL Mask

# 5.6.2.58 SCB\_HFSR\_VECTTBL\_Pos

#define SCB\_HFSR\_VECTTBL\_Pos 1

SCB HFSR: VECTTBL Position

## 5.6.2.59 SCB\_ICSR\_ISRPENDING\_Msk

#define SCB\_ICSR\_ISRPENDING\_Msk (1UL << SCB\_ICSR\_ISRPENDING\_Pos)</pre>

SCB ICSR: ISRPENDING Mask

# 5.6.2.60 SCB\_ICSR\_ISRPENDING\_Pos

#define SCB\_ICSR\_ISRPENDING\_Pos 22

SCB ICSR: ISRPENDING Position

#### 5.6.2.61 SCB\_ICSR\_ISRPREEMPT\_Msk

#define SCB\_ICSR\_ISRPREEMPT\_Msk (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)</pre>

SCB ICSR: ISRPREEMPT Mask

#### 5.6.2.62 SCB\_ICSR\_ISRPREEMPT\_Pos

#define SCB\_ICSR\_ISRPREEMPT\_Pos 23

SCB ICSR: ISRPREEMPT Position

# 5.6.2.63 SCB\_ICSR\_NMIPENDSET\_Msk

#define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)</pre>

SCB ICSR: NMIPENDSET Mask

#### 5.6.2.64 SCB\_ICSR\_NMIPENDSET\_Pos

#define SCB\_ICSR\_NMIPENDSET\_Pos 31

SCB ICSR: NMIPENDSET Position

#### 5.6.2.65 SCB\_ICSR\_PENDSTCLR\_Msk

#define SCB\_ICSR\_PENDSTCLR\_Msk (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)

SCB ICSR: PENDSTCLR Mask

#### 5.6.2.66 SCB ICSR PENDSTCLR Pos

#define SCB\_ICSR\_PENDSTCLR\_Pos 25

SCB ICSR: PENDSTCLR Position

## 5.6.2.67 SCB\_ICSR\_PENDSTSET\_Msk

#define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)</pre>

SCB ICSR: PENDSTSET Mask

# 5.6.2.68 SCB\_ICSR\_PENDSTSET\_Pos

#define SCB\_ICSR\_PENDSTSET\_Pos 26

SCB ICSR: PENDSTSET Position

#### 5.6.2.69 SCB\_ICSR\_PENDSVCLR\_Msk

#define SCB\_ICSR\_PENDSVCLR\_Msk (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)</pre>

SCB ICSR: PENDSVCLR Mask

# 5.6.2.70 SCB\_ICSR\_PENDSVCLR\_Pos

#define SCB\_ICSR\_PENDSVCLR\_Pos 27

SCB ICSR: PENDSVCLR Position

# 5.6.2.71 SCB\_ICSR\_PENDSVSET\_Msk

#define SCB\_ICSR\_PENDSVSET\_Msk (1UL << SCB\_ICSR\_PENDSVSET\_Pos)</pre>

SCB ICSR: PENDSVSET Mask

#### 5.6.2.72 SCB\_ICSR\_PENDSVSET\_Pos

#define SCB\_ICSR\_PENDSVSET\_Pos 28

SCB ICSR: PENDSVSET Position

# 5.6.2.73 SCB\_ICSR\_RETTOBASE\_Msk

#define SCB\_ICSR\_RETTOBASE\_Msk (1UL << SCB\_ICSR\_RETTOBASE\_Pos)</pre>

SCB ICSR: RETTOBASE Mask

#### 5.6.2.74 SCB ICSR RETTOBASE Pos

#define SCB\_ICSR\_RETTOBASE\_Pos 11

SCB ICSR: RETTOBASE Position

## 5.6.2.75 SCB\_ICSR\_VECTACTIVE\_Msk

#define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)</pre>

SCB ICSR: VECTACTIVE Mask

# 5.6.2.76 SCB\_ICSR\_VECTACTIVE\_Pos

#define SCB\_ICSR\_VECTACTIVE\_Pos 0

SCB ICSR: VECTACTIVE Position

# 5.6.2.77 SCB\_ICSR\_VECTPENDING\_Msk

#define SCB\_ICSR\_VECTPENDING\_Msk (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)

SCB ICSR: VECTPENDING Mask

# 5.6.2.78 SCB\_ICSR\_VECTPENDING\_Pos

#define SCB\_ICSR\_VECTPENDING\_Pos 12

SCB ICSR: VECTPENDING Position

# 5.6.2.79 SCB\_SCR\_SEVONPEND\_Msk

#define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)</pre>

SCB SCR: SEVONPEND Mask

#### 5.6.2.80 SCB\_SCR\_SEVONPEND\_Pos

#define SCB\_SCR\_SEVONPEND\_Pos 4

SCB SCR: SEVONPEND Position

#### 5.6.2.81 SCB\_SCR\_SLEEPDEEP\_Msk

#define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)

SCB SCR: SLEEPDEEP Mask

#### 5.6.2.82 SCB SCR SLEEPDEEP Pos

#define SCB\_SCR\_SLEEPDEEP\_Pos 2

SCB SCR: SLEEPDEEP Position

## 5.6.2.83 SCB\_SCR\_SLEEPONEXIT\_Msk

#define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)</pre>

SCB SCR: SLEEPONEXIT Mask

# 5.6.2.84 SCB\_SCR\_SLEEPONEXIT\_Pos

#define SCB\_SCR\_SLEEPONEXIT\_Pos 1

SCB SCR: SLEEPONEXIT Position

#### 5.6.2.85 SCB\_SHCSR\_BUSFAULTACT\_Msk

#define SCB\_SHCSR\_BUSFAULTACT\_Msk (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)

SCB SHCSR: BUSFAULTACT Mask

# 5.6.2.86 SCB\_SHCSR\_BUSFAULTACT\_Pos

#define SCB\_SHCSR\_BUSFAULTACT\_Pos 1

SCB SHCSR: BUSFAULTACT Position

## 5.6.2.87 SCB\_SHCSR\_BUSFAULTENA\_Msk

#define SCB\_SHCSR\_BUSFAULTENA\_Msk (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)

SCB SHCSR: BUSFAULTENA Mask

#### 5.6.2.88 SCB\_SHCSR\_BUSFAULTENA\_Pos

#define SCB\_SHCSR\_BUSFAULTENA\_Pos 17

SCB SHCSR: BUSFAULTENA Position

#### 5.6.2.89 SCB\_SHCSR\_BUSFAULTPENDED\_Msk

 $\texttt{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)}$ 

SCB SHCSR: BUSFAULTPENDED Mask

#### 5.6.2.90 SCB\_SHCSR\_BUSFAULTPENDED\_Pos

#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos 14

SCB SHCSR: BUSFAULTPENDED Position

## 5.6.2.91 SCB\_SHCSR\_MEMFAULTACT\_Msk

 $\texttt{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)} \\$ 

SCB SHCSR: MEMFAULTACT Mask

# 5.6.2.92 SCB\_SHCSR\_MEMFAULTACT\_Pos

#define SCB\_SHCSR\_MEMFAULTACT\_Pos 0

SCB SHCSR: MEMFAULTACT Position

#### 5.6.2.93 SCB\_SHCSR\_MEMFAULTENA\_Msk

#define SCB\_SHCSR\_MEMFAULTENA\_Msk (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)

SCB SHCSR: MEMFAULTENA Mask

#### 5.6.2.94 SCB\_SHCSR\_MEMFAULTENA\_Pos

#define SCB\_SHCSR\_MEMFAULTENA\_Pos 16

SCB SHCSR: MEMFAULTENA Position

# 5.6.2.95 SCB\_SHCSR\_MEMFAULTPENDED\_Msk

#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)

SCB SHCSR: MEMFAULTPENDED Mask

#### 5.6.2.96 SCB\_SHCSR\_MEMFAULTPENDED\_Pos

#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos 13

SCB SHCSR: MEMFAULTPENDED Position

#### 5.6.2.97 SCB\_SHCSR\_MONITORACT\_Msk

#define SCB\_SHCSR\_MONITORACT\_Msk (1UL << SCB\_SHCSR\_MONITORACT\_Pos)

SCB SHCSR: MONITORACT Mask

#### 5.6.2.98 SCB SHCSR MONITORACT Pos

#define SCB\_SHCSR\_MONITORACT\_Pos 8

SCB SHCSR: MONITORACT Position

## 5.6.2.99 SCB\_SHCSR\_PENDSVACT\_Msk

#define SCB\_SHCSR\_PENDSVACT\_Msk (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)</pre>

SCB SHCSR: PENDSVACT Mask

# 5.6.2.100 SCB\_SHCSR\_PENDSVACT\_Pos

#define SCB\_SHCSR\_PENDSVACT\_Pos 10

SCB SHCSR: PENDSVACT Position

5.6 CMSIS SCB 35

## 5.6.2.101 SCB\_SHCSR\_SVCALLACT\_Msk

#define SCB\_SHCSR\_SVCALLACT\_Msk (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)</pre>

SCB SHCSR: SVCALLACT Mask

# 5.6.2.102 SCB\_SHCSR\_SVCALLACT\_Pos

#define SCB\_SHCSR\_SVCALLACT\_Pos 7

SCB SHCSR: SVCALLACT Position

# 5.6.2.103 SCB\_SHCSR\_SVCALLPENDED\_Msk

#define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)

SCB SHCSR: SVCALLPENDED Mask

#### 5.6.2.104 SCB\_SHCSR\_SVCALLPENDED\_Pos

#define SCB\_SHCSR\_SVCALLPENDED\_Pos 15

SCB SHCSR: SVCALLPENDED Position

# 5.6.2.105 SCB\_SHCSR\_SYSTICKACT\_Msk

SCB SHCSR: SYSTICKACT Mask

# 5.6.2.106 SCB\_SHCSR\_SYSTICKACT\_Pos

#define SCB\_SHCSR\_SYSTICKACT\_Pos 11

SCB SHCSR: SYSTICKACT Position

## 5.6.2.107 SCB\_SHCSR\_USGFAULTACT\_Msk

#define SCB\_SHCSR\_USGFAULTACT\_Msk (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)

SCB SHCSR: USGFAULTACT Mask

# 5.6.2.108 SCB\_SHCSR\_USGFAULTACT\_Pos

#define SCB\_SHCSR\_USGFAULTACT\_Pos 3

SCB SHCSR: USGFAULTACT Position

## 5.6.2.109 SCB\_SHCSR\_USGFAULTENA\_Msk

#define SCB\_SHCSR\_USGFAULTENA\_Msk (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)

SCB SHCSR: USGFAULTENA Mask

# 5.6.2.110 SCB\_SHCSR\_USGFAULTENA\_Pos

#define SCB\_SHCSR\_USGFAULTENA\_Pos 18

SCB SHCSR: USGFAULTENA Position

# 5.6.2.111 SCB\_SHCSR\_USGFAULTPENDED\_Msk

#define SCB\_SHCSR\_USGFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)

SCB SHCSR: USGFAULTPENDED Mask

### 5.6.2.112 SCB\_SHCSR\_USGFAULTPENDED\_Pos

#define SCB\_SHCSR\_USGFAULTPENDED\_Pos 12

SCB SHCSR: USGFAULTPENDED Position

# 5.6.2.113 SCB\_VTOR\_TBLOFF\_Msk

#define SCB\_VTOR\_TBLOFF\_Msk (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)</pre>

SCB VTOR: TBLOFF Mask

#### 5.6.2.114 SCB VTOR TBLOFF Pos

#define SCB\_VTOR\_TBLOFF\_Pos 7

SCB VTOR: TBLOFF Position

# 5.7 CMSIS System Control and ID Register not in the SCB

# **Modules**

CMSIS SysTick

# **Data Structures**

• struct SCnSCB\_Type

Structure type to access the System Control and ID Register not in the SCB.

#### **Macros**

- #define SCnSCB\_ICTR\_INTLINESNUM\_Pos 0
- #define SCnSCB\_ICTR\_INTLINESNUM\_Msk (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)
- #define SCnSCB ACTLR DISOOFP Pos 9
- #define SCnSCB\_ACTLR\_DISOOFP\_Msk (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)</li>
- #define SCnSCB\_ACTLR\_DISFPCA\_Pos 8
- #define SCnSCB\_ACTLR\_DISFPCA\_Msk (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)
- #define SCnSCB\_ACTLR\_DISFOLD\_Pos 2
- #define SCnSCB ACTLR DISFOLD Msk (1UL << SCnSCB ACTLR DISFOLD Pos)
- #define SCnSCB ACTLR DISDEFWBUF Pos 1
- #define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)
- #define SCnSCB\_ACTLR\_DISMCYCINT\_Pos 0
- #define SCnSCB\_ACTLR\_DISMCYCINT\_Msk (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)</li>

# 5.7.1 Detailed Description

Type definitions for the Cortex-M System Control and ID Register not in the SCB

#### 5.7.2 Macro Definition Documentation

#### 5.7.2.1 SCnSCB\_ACTLR\_DISDEFWBUF\_Msk

#define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)

ACTLR: DISDEFWBUF Mask

### 5.7.2.2 SCnSCB\_ACTLR\_DISDEFWBUF\_Pos

#define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos 1

**ACTLR: DISDEFWBUF Position** 

## 5.7.2.3 SCnSCB\_ACTLR\_DISFOLD\_Msk

 $\\ \# define \ SCnSCB\_ACTLR\_DISFOLD\_Msk \ (1UL << \ SCnSCB\_ACTLR\_DISFOLD\_Pos) \\$ 

ACTLR: DISFOLD Mask

### 5.7.2.4 SCnSCB\_ACTLR\_DISFOLD\_Pos

#define SCnSCB\_ACTLR\_DISFOLD\_Pos 2

ACTLR: DISFOLD Position

## 5.7.2.5 SCnSCB\_ACTLR\_DISFPCA\_Msk

#define SCnSCB\_ACTLR\_DISFPCA\_Msk (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)</pre>

ACTLR: DISFPCA Mask

### 5.7.2.6 SCnSCB\_ACTLR\_DISFPCA\_Pos

#define SCnSCB\_ACTLR\_DISFPCA\_Pos 8

**ACTLR: DISFPCA Position** 

# 5.7.2.7 SCnSCB\_ACTLR\_DISMCYCINT\_Msk

#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)

ACTLR: DISMCYCINT Mask

#### 5.7.2.8 SCnSCB\_ACTLR\_DISMCYCINT\_Pos

#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos 0

ACTLR: DISMCYCINT Position

## 5.7.2.9 SCnSCB\_ACTLR\_DISOOFP\_Msk

#define SCnSCB\_ACTLR\_DISOOFP\_Msk (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)

ACTLR: DISOOFP Mask

#### 5.7.2.10 SCnSCB ACTLR DISOOFP Pos

#define SCnSCB\_ACTLR\_DISOOFP\_Pos 9

ACTLR: DISOOFP Position

## 5.7.2.11 SCnSCB\_ICTR\_INTLINESNUM\_Msk

#define SCnSCB\_ICTR\_INTLINESNUM\_Msk (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)

ICTR: INTLINESNUM Mask

# 5.7.2.12 SCnSCB\_ICTR\_INTLINESNUM\_Pos

#define SCnSCB\_ICTR\_INTLINESNUM\_Pos 0

ICTR: INTLINESNUM Position

5.8 CMSIS SysTick 39

# 5.8 CMSIS SysTick

## **Modules**

CMSIS ITM

#### **Data Structures**

struct SysTick Type

Structure type to access the System Timer (SysTick).

#### **Macros**

- #define SysTick\_CTRL\_COUNTFLAG\_Pos 16
- #define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)</li>
- #define SysTick\_CTRL\_CLKSOURCE\_Pos 2
- #define SysTick\_CTRL\_CLKSOURCE\_Msk (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)</li>
- #define SysTick\_CTRL\_TICKINT\_Pos 1
- #define SysTick\_CTRL\_TICKINT\_Msk (1UL << SysTick\_CTRL\_TICKINT\_Pos)</li>
- #define SysTick\_CTRL\_ENABLE\_Pos 0
- #define SysTick\_CTRL\_ENABLE\_Msk (1UL << SysTick\_CTRL\_ENABLE\_Pos)</li>
- #define SysTick\_LOAD\_RELOAD\_Pos 0
- #define SysTick\_LOAD\_RELOAD\_Msk (0xFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)</li>
- #define SysTick\_VAL\_CURRENT\_Pos 0
- #define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)</li>
- #define SysTick CALIB NOREF Pos 31
- #define SysTick CALIB NOREF Msk (1UL << SysTick CALIB NOREF Pos)</li>
- #define SysTick\_CALIB\_SKEW\_Pos 30
- #define SysTick\_CALIB\_SKEW\_Msk (1UL << SysTick\_CALIB\_SKEW\_Pos)</li>
- #define SysTick\_CALIB\_TENMS\_Pos 0
- #define SysTick\_CALIB\_TENMS\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)</li>

## 5.8.1 Detailed Description

Type definitions for the Cortex-M System Timer Registers

## 5.8.2 Macro Definition Documentation

### 5.8.2.1 SysTick\_CALIB\_NOREF\_Msk

#define SysTick\_CALIB\_NOREF\_Msk (1UL << SysTick\_CALIB\_NOREF\_Pos)</pre>

SysTick CALIB: NOREF Mask

## 5.8.2.2 SysTick\_CALIB\_NOREF\_Pos

#define SysTick\_CALIB\_NOREF\_Pos 31

SysTick CALIB: NOREF Position

# 5.8.2.3 SysTick\_CALIB\_SKEW\_Msk

#define SysTick\_CALIB\_SKEW\_Msk (1UL << SysTick\_CALIB\_SKEW\_Pos)</pre>

SysTick CALIB: SKEW Mask

## 5.8.2.4 SysTick\_CALIB\_SKEW\_Pos

#define SysTick\_CALIB\_SKEW\_Pos 30

SysTick CALIB: SKEW Position

#### 5.8.2.5 SysTick\_CALIB\_TENMS\_Msk

#define SysTick\_CALIB\_TENMS\_Msk (0xffffffful << SysTick\_VAL\_CURRENT\_Pos)

SysTick CALIB: TENMS Mask

# 5.8.2.6 SysTick\_CALIB\_TENMS\_Pos

 $\verb|#define SysTick_CALIB_TENMS_Pos 0|\\$ 

SysTick CALIB: TENMS Position

### 5.8.2.7 SysTick\_CTRL\_CLKSOURCE\_Msk

#define SysTick\_CTRL\_CLKSOURCE\_Msk (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)</pre>

SysTick CTRL: CLKSOURCE Mask

## 5.8.2.8 SysTick\_CTRL\_CLKSOURCE\_Pos

#define SysTick\_CTRL\_CLKSOURCE\_Pos 2

SysTick CTRL: CLKSOURCE Position

# 5.8.2.9 SysTick\_CTRL\_COUNTFLAG\_Msk

#define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)

SysTick CTRL: COUNTFLAG Mask

5.8 CMSIS SysTick 41

## 5.8.2.10 SysTick\_CTRL\_COUNTFLAG\_Pos

#define SysTick\_CTRL\_COUNTFLAG\_Pos 16

SysTick CTRL: COUNTFLAG Position

# 5.8.2.11 SysTick\_CTRL\_ENABLE\_Msk

#define SysTick\_CTRL\_ENABLE\_Msk (1UL << SysTick\_CTRL\_ENABLE\_Pos)</pre>

SysTick CTRL: ENABLE Mask

### 5.8.2.12 SysTick\_CTRL\_ENABLE\_Pos

#define SysTick\_CTRL\_ENABLE\_Pos 0

SysTick CTRL: ENABLE Position

#### 5.8.2.13 SysTick\_CTRL\_TICKINT\_Msk

#define SysTick\_CTRL\_TICKINT\_Msk (1UL << SysTick\_CTRL\_TICKINT\_Pos)</pre>

SysTick CTRL: TICKINT Mask

# 5.8.2.14 SysTick\_CTRL\_TICKINT\_Pos

 $\verb|#define SysTick_CTRL_TICKINT_Pos 1|\\$ 

SysTick CTRL: TICKINT Position

#### 5.8.2.15 SysTick\_LOAD\_RELOAD\_Msk

#define SysTick\_LOAD\_RELOAD\_Msk (0xffffffful << SysTick\_LOAD\_RELOAD\_Pos)</pre>

SysTick LOAD: RELOAD Mask

## 5.8.2.16 SysTick\_LOAD\_RELOAD\_Pos

#define SysTick\_LOAD\_RELOAD\_Pos 0

SysTick LOAD: RELOAD Position

# 5.8.2.17 SysTick\_VAL\_CURRENT\_Msk

#define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)

SysTick VAL: CURRENT Mask

## 5.8.2.18 SysTick\_VAL\_CURRENT\_Pos

```
#define SysTick_VAL_CURRENT_Pos 0
```

SysTick VAL: CURRENT Position

### 5.9 CMSIS ITM

#### **Modules**

· CMSIS Core Debug

#### **Data Structures**

struct ITM\_Type

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

#### **Macros**

- #define ITM TPR PRIVMASK Pos 0
- #define ITM\_TPR\_PRIVMASK\_Msk (0xFUL << ITM\_TPR\_PRIVMASK\_Pos)</li>
- #define ITM TCR BUSY Pos 23
- #define ITM\_TCR\_BUSY\_Msk (1UL << ITM\_TCR\_BUSY\_Pos)</li>
- #define ITM\_TCR\_TraceBusID\_Pos 16
- #define ITM TCR TraceBusID Msk (0x7FUL << ITM TCR TraceBusID Pos)
- #define ITM\_TCR\_GTSFREQ\_Pos 10
- #define ITM\_TCR\_GTSFREQ\_Msk (3UL << ITM\_TCR\_GTSFREQ\_Pos)</li>
- #define ITM\_TCR\_TSPrescale\_Pos 8
- #define ITM\_TCR\_TSPrescale\_Msk (3UL << ITM\_TCR\_TSPrescale\_Pos)</li>
- #define ITM TCR SWOENA Pos 4
- #define ITM\_TCR\_SWOENA\_Msk (1UL << ITM\_TCR\_SWOENA\_Pos)</li>
- #define ITM\_TCR\_TXENA\_Pos 3
- #define ITM\_TCR\_TXENA\_Msk (1UL << ITM\_TCR\_TXENA\_Pos)</li>
- #define ITM TCR SYNCENA Pos 2
- #define ITM\_TCR\_SYNCENA\_Msk (1UL << ITM\_TCR\_SYNCENA\_Pos)
- #define ITM TCR TSENA Pos 1
- #define ITM TCR TSENA Msk (1UL << ITM TCR TSENA Pos)</li>
- #define ITM TCR ITMENA Pos 0
- #define ITM\_TCR\_ITMENA\_Msk (1UL << ITM\_TCR\_ITMENA\_Pos)</li>

### 5.9.1 Detailed Description

Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)

#### 5.9.2 Macro Definition Documentation

5.9 CMSIS ITM 43

# 5.9.2.1 ITM\_TCR\_BUSY\_Msk

#define ITM\_TCR\_BUSY\_Msk (1UL << ITM\_TCR\_BUSY\_Pos)</pre>

ITM TCR: BUSY Mask

# 5.9.2.2 ITM\_TCR\_BUSY\_Pos

#define ITM\_TCR\_BUSY\_Pos 23

ITM TCR: BUSY Position

# 5.9.2.3 ITM\_TCR\_GTSFREQ\_Msk

```
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)</pre>
```

ITM TCR: Global timestamp frequency Mask

#### 5.9.2.4 ITM\_TCR\_GTSFREQ\_Pos

#define ITM\_TCR\_GTSFREQ\_Pos 10

ITM TCR: Global timestamp frequency Position

# 5.9.2.5 ITM\_TCR\_ITMENA\_Msk

```
\texttt{\#define ITM\_TCR\_ITMENA\_Msk (1UL << ITM\_TCR\_ITMENA\_Pos)}
```

ITM TCR: ITM Enable bit Mask

### 5.9.2.6 ITM\_TCR\_ITMENA\_Pos

#define ITM\_TCR\_ITMENA\_Pos 0

ITM TCR: ITM Enable bit Position

# 5.9.2.7 ITM\_TCR\_SWOENA\_Msk

#define ITM\_TCR\_SWOENA\_Msk (1UL << ITM\_TCR\_SWOENA\_Pos)</pre>

ITM TCR: SWOENA Mask

# 5.9.2.8 ITM\_TCR\_SWOENA\_Pos

#define ITM\_TCR\_SWOENA\_Pos 4

ITM TCR: SWOENA Position

## 5.9.2.9 ITM\_TCR\_SYNCENA\_Msk

#define ITM\_TCR\_SYNCENA\_Msk (1UL << ITM\_TCR\_SYNCENA\_Pos)</pre>

ITM TCR: SYNCENA Mask

### 5.9.2.10 ITM\_TCR\_SYNCENA\_Pos

#define ITM\_TCR\_SYNCENA\_Pos 2

ITM TCR: SYNCENA Position

# 5.9.2.11 ITM\_TCR\_TraceBusID\_Msk

#define ITM\_TCR\_TraceBusID\_Msk (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)</pre>

ITM TCR: ATBID Mask

### 5.9.2.12 ITM\_TCR\_TraceBusID\_Pos

#define ITM\_TCR\_TraceBusID\_Pos 16

ITM TCR: ATBID Position

# 5.9.2.13 ITM\_TCR\_TSENA\_Msk

 $\texttt{\#define ITM\_TCR\_TSENA\_Msk (1UL << ITM\_TCR\_TSENA\_Pos)}$ 

ITM TCR: TSENA Mask

### 5.9.2.14 ITM\_TCR\_TSENA\_Pos

#define ITM\_TCR\_TSENA\_Pos 1

ITM TCR: TSENA Position

# 5.9.2.15 ITM\_TCR\_TSPrescale\_Msk

#define ITM\_TCR\_TSPrescale\_Msk (3UL << ITM\_TCR\_TSPrescale\_Pos)</pre>

ITM TCR: TSPrescale Mask

# 5.9.2.16 ITM\_TCR\_TSPrescale\_Pos

#define ITM\_TCR\_TSPrescale\_Pos 8

ITM TCR: TSPrescale Position

5.10 CMSIS Core Debug 45

# 5.9.2.17 ITM\_TCR\_TXENA\_Msk

#define ITM\_TCR\_TXENA\_Msk (1UL << ITM\_TCR\_TXENA\_Pos)</pre>

ITM TCR: TXENA Mask

# 5.9.2.18 ITM\_TCR\_TXENA\_Pos

#define ITM\_TCR\_TXENA\_Pos 3

ITM TCR: TXENA Position

# 5.9.2.19 ITM\_TPR\_PRIVMASK\_Msk

#define ITM\_TPR\_PRIVMASK\_Msk (0xFUL << ITM\_TPR\_PRIVMASK\_Pos)</pre>

ITM TPR: PRIVMASK Mask

# 5.9.2.20 ITM\_TPR\_PRIVMASK\_Pos

#define ITM\_TPR\_PRIVMASK\_Pos 0

ITM TPR: PRIVMASK Position

# 5.10 CMSIS Core Debug

## **Modules**

- CMSIS Core Function Interface
- CMSIS Core NVIC Functions

# **Data Structures**

struct CoreDebug\_Type

Structure type to access the Core Debug Register (CoreDebug).

#### **Macros**

- #define CoreDebug DHCSR DBGKEY Pos 16
- #define CoreDebug\_DHCSR\_DBGKEY\_Msk (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)</li>
- #define CoreDebug DHCSR S RESET ST Pos 25
- #define CoreDebug DHCSR S RESET ST Msk (1UL << CoreDebug DHCSR S RESET ST Pos)
- #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos 24
- #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos 19
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Pos 18
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Msk (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)</li>
- #define CoreDebug DHCSR S HALT Pos 17
- #define CoreDebug\_DHCSR\_S\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)</li>
- #define CoreDebug DHCSR S REGRDY Pos 16
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Msk (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)</li>
- #define CoreDebug DHCSR C SNAPSTALL Pos 5
- #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)
- #define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos 3
- #define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_STEP\_Pos 2
- #define CoreDebug\_DHCSR\_C\_STEP\_Msk (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_HALT\_Pos 1
- #define CoreDebug DHCSR C HALT Msk (1UL << CoreDebug DHCSR C HALT Pos)</li>
- #define CoreDebug DHCSR C DEBUGEN Pos 0
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)</li>
- #define CoreDebug\_DCRSR\_REGWnR\_Pos 16
- #define CoreDebug DCRSR REGWnR Msk (1UL << CoreDebug DCRSR REGWnR Pos)
- #define CoreDebug DCRSR REGSEL Pos 0
- #define CoreDebug\_DCRSR\_REGSEL\_Msk (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)</li>
- #define CoreDebug\_DEMCR\_TRCENA\_Pos 24
- #define CoreDebug\_DEMCR\_TRCENA\_Msk (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)
- #define CoreDebug DEMCR MON REQ Pos 19
- #define CoreDebug DEMCR MON REQ Msk (1UL << CoreDebug DEMCR MON REQ Pos)
- #define CoreDebug DEMCR MON STEP Pos 18
- #define CoreDebug\_DEMCR\_MON\_STEP\_Msk (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_PEND\_Pos 17
- #define CoreDebug\_DEMCR\_MON\_PEND\_Msk (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_EN\_Pos 16
- #define CoreDebug DEMCR MON EN Msk (1UL << CoreDebug DEMCR MON EN Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos 10
- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_INTERR\_Pos 9
- #define CoreDebug\_DEMCR\_VC\_INTERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos 8
- #define CoreDebug DEMCR VC BUSERR Msk (1UL << CoreDebug DEMCR VC BUSERR Pos)
- #define CoreDebug DEMCR VC STATERR Pos 7
- #define CoreDebug\_DEMCR\_VC\_STATERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos 6
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos 5
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)</li>
- #define CoreDebug DEMCR VC MMERR Pos 4
- #define CoreDebug DEMCR VC MMERR Msk (1UL << CoreDebug DEMCR VC MMERR Pos)
- #define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos 0

- #define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CORERESET\_Pos)
- #define ITM BASE (0xE000000UL)
- #define CoreDebug\_BASE (0xE000EDF0UL)
- #define SysTick\_BASE (SCS\_BASE + 0x0010UL)
- #define NVIC\_BASE (SCS\_BASE + 0x0100UL)
- #define SCB\_BASE (SCS\_BASE + 0x0D00UL)
- #define SCnSCB ((SCnSCB Type \*) SCS BASE)
- #define SCB ((SCB\_Type \*) SCB\_BASE)
- #define SysTick ((SysTick\_Type \*) SysTick\_BASE)
- #define NVIC ((NVIC\_Type \*) NVIC\_BASE )
- #define ITM ((ITM\_Type \*) ITM\_BASE)
- #define CoreDebug ((CoreDebug\_Type \*) CoreDebug\_BASE)

## 5.10.1 Detailed Description

Type definitions for the Cortex-M Core Debug Registers

### 5.10.2 Macro Definition Documentation

### 5.10.2.1 CoreDebug

```
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
```

Core Debug configuration struct

### 5.10.2.2 CoreDebug\_BASE

```
#define CoreDebug_BASE (0xE000EDF0UL)
```

Core Debug Base Address

# 5.10.2.3 CoreDebug\_DCRSR\_REGSEL\_Msk

```
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)</pre>
```

CoreDebug DCRSR: REGSEL Mask

### 5.10.2.4 CoreDebug\_DCRSR\_REGSEL\_Pos

```
#define CoreDebug_DCRSR_REGSEL_Pos 0
```

CoreDebug DCRSR: REGSEL Position

## 5.10.2.5 CoreDebug\_DCRSR\_REGWnR\_Msk

#define CoreDebug\_DCRSR\_REGWnR\_Msk (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)

CoreDebug DCRSR: REGWnR Mask

### 5.10.2.6 CoreDebug\_DCRSR\_REGWnR\_Pos

#define CoreDebug\_DCRSR\_REGWnR\_Pos 16

CoreDebug DCRSR: REGWnR Position

### 5.10.2.7 CoreDebug\_DEMCR\_MON\_EN\_Msk

#define CoreDebug\_DEMCR\_MON\_EN\_Msk (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)</pre>

CoreDebug DEMCR: MON EN Mask

#### 5.10.2.8 CoreDebug\_DEMCR\_MON\_EN\_Pos

#define CoreDebug\_DEMCR\_MON\_EN\_Pos 16

CoreDebug DEMCR: MON\_EN Position

## 5.10.2.9 CoreDebug\_DEMCR\_MON\_PEND\_Msk

#define CoreDebug\_DEMCR\_MON\_PEND\_Msk (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)

CoreDebug DEMCR: MON\_PEND Mask

#### 5.10.2.10 CoreDebug DEMCR MON PEND Pos

#define CoreDebug\_DEMCR\_MON\_PEND\_Pos 17

CoreDebug DEMCR: MON PEND Position

## 5.10.2.11 CoreDebug\_DEMCR\_MON\_REQ\_Msk

#define CoreDebug\_DEMCR\_MON\_REQ\_Msk (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)</pre>

CoreDebug DEMCR: MON\_REQ Mask

# 5.10.2.12 CoreDebug\_DEMCR\_MON\_REQ\_Pos

#define CoreDebug\_DEMCR\_MON\_REQ\_Pos 19

CoreDebug DEMCR: MON\_REQ Position

5.10 CMSIS Core Debug 49

#### 5.10.2.13 CoreDebug\_DEMCR\_MON\_STEP\_Msk

#define CoreDebug\_DEMCR\_MON\_STEP\_Msk (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)

CoreDebug DEMCR: MON\_STEP Mask

# 5.10.2.14 CoreDebug\_DEMCR\_MON\_STEP\_Pos

#define CoreDebug\_DEMCR\_MON\_STEP\_Pos 18

CoreDebug DEMCR: MON\_STEP Position

### 5.10.2.15 CoreDebug\_DEMCR\_TRCENA\_Msk

#define CoreDebug\_DEMCR\_TRCENA\_Msk (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)</pre>

CoreDebug DEMCR: TRCENA Mask

#### 5.10.2.16 CoreDebug\_DEMCR\_TRCENA\_Pos

#define CoreDebug\_DEMCR\_TRCENA\_Pos 24

CoreDebug DEMCR: TRCENA Position

# 5.10.2.17 CoreDebug\_DEMCR\_VC\_BUSERR\_Msk

#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)

CoreDebug DEMCR: VC\_BUSERR Mask

#### 5.10.2.18 CoreDebug\_DEMCR\_VC\_BUSERR\_Pos

#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos 8

CoreDebug DEMCR: VC BUSERR Position

## 5.10.2.19 CoreDebug\_DEMCR\_VC\_CHKERR\_Msk

 $\verb|#define CoreDebug_DEMCR_VC_CHKERR_Msk| (1UL << coreDebug_DEMCR_VC_CHKERR_Pos)|$ 

CoreDebug DEMCR: VC\_CHKERR Mask

# 5.10.2.20 CoreDebug\_DEMCR\_VC\_CHKERR\_Pos

#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos 6

CoreDebug DEMCR: VC\_CHKERR Position

### 5.10.2.21 CoreDebug\_DEMCR\_VC\_CORERESET\_Msk

#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CORERESET\_Pos)

CoreDebug DEMCR: VC\_CORERESET Mask

# 5.10.2.22 CoreDebug\_DEMCR\_VC\_CORERESET\_Pos

#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos 0

CoreDebug DEMCR: VC\_CORERESET Position

## 5.10.2.23 CoreDebug\_DEMCR\_VC\_HARDERR\_Msk

#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)

CoreDebug DEMCR: VC HARDERR Mask

#### 5.10.2.24 CoreDebug\_DEMCR\_VC\_HARDERR\_Pos

#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos 10

CoreDebug DEMCR: VC\_HARDERR Position

# 5.10.2.25 CoreDebug\_DEMCR\_VC\_INTERR\_Msk

#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)

CoreDebug DEMCR: VC\_INTERR Mask

#### 5.10.2.26 CoreDebug\_DEMCR\_VC\_INTERR\_Pos

#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos 9

CoreDebug DEMCR: VC INTERR Position

## 5.10.2.27 CoreDebug\_DEMCR\_VC\_MMERR\_Msk

#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)

CoreDebug DEMCR: VC\_MMERR Mask

# $5.10.2.28 \quad CoreDebug\_DEMCR\_VC\_MMERR\_Pos$

#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos 4

CoreDebug DEMCR: VC\_MMERR Position

5.10 CMSIS Core Debug 51

### 5.10.2.29 CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk

#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)

CoreDebug DEMCR: VC\_NOCPERR Mask

# 5.10.2.30 CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos

#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos 5

CoreDebug DEMCR: VC\_NOCPERR Position

## 5.10.2.31 CoreDebug\_DEMCR\_VC\_STATERR\_Msk

#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)

CoreDebug DEMCR: VC\_STATERR Mask

#### 5.10.2.32 CoreDebug\_DEMCR\_VC\_STATERR\_Pos

#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos 7

CoreDebug DEMCR: VC\_STATERR Position

# 5.10.2.33 CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk

#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)

CoreDebug DHCSR: C\_DEBUGEN Mask

#### 5.10.2.34 CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos

#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos 0

CoreDebug DHCSR: C DEBUGEN Position

## 5.10.2.35 CoreDebug\_DHCSR\_C\_HALT\_Msk

#define CoreDebug\_DHCSR\_C\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)

CoreDebug DHCSR: C\_HALT Mask

# 5.10.2.36 CoreDebug\_DHCSR\_C\_HALT\_Pos

#define CoreDebug\_DHCSR\_C\_HALT\_Pos 1

CoreDebug DHCSR: C\_HALT Position

## 5.10.2.37 CoreDebug\_DHCSR\_C\_MASKINTS\_Msk

#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)

CoreDebug DHCSR: C\_MASKINTS Mask

# 5.10.2.38 CoreDebug\_DHCSR\_C\_MASKINTS\_Pos

#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos 3

CoreDebug DHCSR: C\_MASKINTS Position

### 5.10.2.39 CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk

#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)

CoreDebug DHCSR: C SNAPSTALL Mask

#### 5.10.2.40 CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos

#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos 5

CoreDebug DHCSR: C\_SNAPSTALL Position

## 5.10.2.41 CoreDebug\_DHCSR\_C\_STEP\_Msk

 $\verb|#define CoreDebug_DHCSR_C_STEP_Msk| (1UL << CoreDebug_DHCSR_C_STEP_Pos)|$ 

CoreDebug DHCSR: C\_STEP Mask

#### 5.10.2.42 CoreDebug DHCSR C STEP Pos

#define CoreDebug\_DHCSR\_C\_STEP\_Pos 2

CoreDebug DHCSR: C STEP Position

## 5.10.2.43 CoreDebug\_DHCSR\_DBGKEY\_Msk

#define CoreDebug\_DHCSR\_DBGKEY\_Msk (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)

CoreDebug DHCSR: DBGKEY Mask

# 5.10.2.44 CoreDebug\_DHCSR\_DBGKEY\_Pos

#define CoreDebug\_DHCSR\_DBGKEY\_Pos 16

CoreDebug DHCSR: DBGKEY Position

5.10 CMSIS Core Debug 53

#### 5.10.2.45 CoreDebug\_DHCSR\_S\_HALT\_Msk

#define CoreDebug\_DHCSR\_S\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)</pre>

CoreDebug DHCSR: S\_HALT Mask

# 5.10.2.46 CoreDebug\_DHCSR\_S\_HALT\_Pos

#define CoreDebug\_DHCSR\_S\_HALT\_Pos 17

CoreDebug DHCSR: S\_HALT Position

## 5.10.2.47 CoreDebug\_DHCSR\_S\_LOCKUP\_Msk

#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)

CoreDebug DHCSR: S\_LOCKUP Mask

#### 5.10.2.48 CoreDebug\_DHCSR\_S\_LOCKUP\_Pos

#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos 19

CoreDebug DHCSR: S\_LOCKUP Position

## 5.10.2.49 CoreDebug\_DHCSR\_S\_REGRDY\_Msk

 $\verb|#define CoreDebug_DHCSR_S_REGRDY_Msk| (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)|$ 

CoreDebug DHCSR: S\_REGRDY Mask

#### 5.10.2.50 CoreDebug\_DHCSR\_S\_REGRDY\_Pos

#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos 16

CoreDebug DHCSR: S REGRDY Position

## 5.10.2.51 CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk

#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)

CoreDebug DHCSR: S\_RESET\_ST Mask

# 5.10.2.52 CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos

#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos 25

CoreDebug DHCSR: S\_RESET\_ST Position

# 5.10.2.53 CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk

```
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
```

CoreDebug DHCSR: S\_RETIRE\_ST Mask

# 5.10.2.54 CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos

```
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24
```

CoreDebug DHCSR: S\_RETIRE\_ST Position

### 5.10.2.55 CoreDebug\_DHCSR\_S\_SLEEP\_Msk

```
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)</pre>
```

CoreDebug DHCSR: S\_SLEEP Mask

### 5.10.2.56 CoreDebug\_DHCSR\_S\_SLEEP\_Pos

```
#define CoreDebug_DHCSR_S_SLEEP_Pos 18
```

CoreDebug DHCSR: S\_SLEEP Position

### 5.10.2.57 ITM

```
#define ITM ((ITM_Type *) ITM_BASE )
```

ITM configuration struct

# 5.10.2.58 ITM\_BASE

```
#define ITM_BASE (0xE000000UL)
```

ITM Base Address

#### 5.10.2.59 NVIC

```
#define NVIC ((NVIC_Type *) NVIC_BASE )
```

NVIC configuration struct

## 5.10.2.60 NVIC\_BASE

```
#define NVIC_BASE (SCS_BASE + 0x0100UL)
```

**NVIC Base Address** 

#### 5.10.2.61 SCB

```
#define SCB ((SCB_Type *) SCB_BASE )
```

SCB configuration struct

## 5.10.2.62 SCB\_BASE

```
#define SCB_BASE (SCS_BASE + 0x0D00UL)
```

System Control Block Base Address

### 5.10.2.63 SCnSCB

```
#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
```

System control Register not in SCB

# 5.10.2.64 SysTick

```
#define SysTick ((SysTick_Type *) SysTick_BASE )
```

SysTick configuration struct

# 5.10.2.65 SysTick\_BASE

```
#define SysTick_BASE (SCS_BASE + 0x0010UL)
```

SysTick Base Address

# **5.11 CMSIS Core Function Interface**

### **Modules**

- CMSIS Core NVIC Functions
- CMSIS Core Register Access Functions

# 5.11.1 Detailed Description

Core Function Interface contains:

- · Core NVIC Functions
- · Core SysTick Functions
- · Core Debug Functions
- · Core Register Access Functions

# 5.12 CMSIS Core NVIC Functions

### **Modules**

• CMSIS Core SysTick Functions

# 5.12.1 Detailed Description

# 5.13 CMSIS Core SysTick Functions

### **Modules**

• CMSIS Core Debug Functions

# 5.13.1 Detailed Description

# 5.14 CMSIS Core Debug Functions

# **Variables**

```
• uint32_t _reserved0:16

    uint32_t GE:4

• uint32_t _reserved1:7
• uint32_t Q:1
• uint32 t V:1
• uint32_t C:1

    uint32_t Z:1

    uint32_t N:1

struct {
    uint32_t <u>reserved0</u>:16
         uint32_t GE:4
         uint32 t reserved1:7
              uint32 t Q:1
              uint32_t V:1
              uint32_t C:1
              uint32 t Z:1
              uint32_t N:1
           } b
```

```
    uint32_t w

    uint32_t ISR:9

• uint32_t _reserved0:23
struct {
    uint32 t ISR:9
    uint32_t _reserved0:23
      } b

    uint32_t w

    uint32_t ISR:9

• uint32_t _reserved0:7
• uint32 t GE:4
• uint32_t _reserved1:4

    uint32_t T:1

    uint32 t IT:2

    uint32_t Q:1

• uint32 t V:1

    uint32_t C:1

    uint32_t Z:1

    uint32_t N:1

struct {
    uint32_t ISR:9
    uint32_t _reserved0:7
        uint32_t GE:4
         uint32_t _reserved1:4
             uint32 t T:1
             uint32_t IT:2
             uint32_t Q:1
             uint32_t V:1
             uint32_t C:1
             uint32_t Z:1
             uint32_t N:1
           } b

    uint32_t w

• uint32_t nPRIV:1
uint32_t SPSEL:1
• uint32_t FPCA:1
• uint32_t _reserved0:29
• struct {
    uint32 t nPRIV:1
      uint32_t SPSEL:1
      uint32_t FPCA:1
      uint32_t _reserved0:29
        } b

    uint32_t w

• __IO uint32_t ISER [8]
• uint32_t RESERVED0 [24]
• __IO uint32_t ICER [8]

    uint32_t RSERVED1 [24]

• __IO uint32_t ISPR [8]
• uint32_t RESERVED2 [24]
• __IO uint32_t ICPR [8]

    uint32_t RESERVED3 [24]

• __IO uint32_t IABR [8]
```

```
• uint32_t RESERVED4 [56]
• __IO uint8_t IP [240]
• uint32 t RESERVED5 [644]

    _O uint32_t STIR

• __I uint32_t CPUID

    __IO uint32_t ICSR

    __IO uint32_t VTOR

• __IO uint32_t AIRCR

    __IO uint32_t SCR

    __IO uint32_t CCR

• __IO uint8_t SHP [12]
• __IO uint32_t SHCSR
• __IO uint32_t CFSR
• __IO uint32_t HFSR

    __IO uint32_t DFSR

    __IO uint32_t MMFAR

• __IO uint32_t BFAR

    __IO uint32_t AFSR

    __I uint32_t PFR [2]

• __I uint32_t DFR
__I uint32_t ADR

    __I uint32_t MMFR [4]

    __I uint32_t ISAR [5]

• uint32_t RESERVED0 [5]
• __IO uint32_t CPACR
• uint32 t RESERVED0 [1]
• __I uint32_t ICTR

    __IO uint32_t ACTLR

    __IO uint32_t CTRL

    __IO uint32_t LOAD

• __IO uint32_t VAL

    __I uint32_t CALIB

• __O uint8_t u8

    __O uint16_t u16

• __O uint32_t u32
union {
    __O uint8_t u8
             __O uint16_t u16
                       O uint32 t u32
                      } PORT [32]
• uint32_t RESERVED0 [864]

    __IO uint32_t TER

• uint32_t RESERVED1 [15]

    __IO uint32_t TPR

• uint32_t RESERVED2 [15]

    __IO uint32_t TCR

    __IO uint32_t DHCSR

• __O uint32_t DCRSR
• __IO uint32_t DCRDR

    __IO uint32_t DEMCR
```

- volatile int32\_t ITM\_RxBuffer
- #define ITM\_RXBUFFER\_EMPTY 0x5AA55AA5

# 5.14.1 Detailed Description

# 5.14.2 Macro Definition Documentation

# 5.14.2.1 ITM\_RXBUFFER\_EMPTY

#define ITM\_RXBUFFER\_EMPTY 0x5AA55AA5

value identifying ITM\_RxBuffer is ready for next character

# 5.14.3 Variable Documentation

# 5.14.3.1 \_reserved0 [1/8]

uint32\_t \_reserved0

bit: 0..15 Reserved

## 5.14.3.2 \_reserved0 [2/8]

uint32\_t \_reserved0

bit: 0..15 Reserved

# **5.14.3.3** \_reserved0 [3/8]

uint32\_t \_reserved0

bit: 9..31 Reserved

# 5.14.3.4 \_reserved0 [4/8]

uint32\_t \_reserved0

bit: 9..31 Reserved

# **5.14.3.5** \_reserved0 [5/8]

uint32\_t \_reserved0

bit: 9..15 Reserved

### 5.14.3.6 \_reserved0 [6/8]

uint32\_t \_reserved0

bit: 9..15 Reserved

# 5.14.3.7 \_reserved0 [7/8]

uint32\_t \_reserved0

bit: 3..31 Reserved

# 5.14.3.8 \_reserved0 [8/8]

uint32\_t \_reserved0

bit: 3..31 Reserved

# 5.14.3.9 \_reserved1 [1/4]

uint32\_t \_reserved1

bit: 20..26 Reserved

## 5.14.3.10 \_reserved1 [2/4]

uint32\_t \_reserved1

bit: 20..26 Reserved

# 5.14.3.11 \_reserved1 [3/4]

uint32\_t \_reserved1

bit: 20..23 Reserved

# 5.14.3.12 \_reserved1 [4/4]

```
uint32_t _reserved1
```

bit: 20..23 Reserved

### 5.14.3.13 ACTLR

```
__IO uint32_t ACTLR
```

Offset: 0x008 (R/W) Auxiliary Control Register

#### 5.14.3.14 ADR

```
__I uint32_t ADR
```

Offset: 0x04C (R/) Auxiliary Feature Register

#### 5.14.3.15 AFSR

```
__IO uint32_t AFSR
```

Offset: 0x03C (R/W) Auxiliary Fault Status Register

#### 5.14.3.16 AIRCR

```
__IO uint32_t AIRCR
```

Offset: 0x00C (R/W) Application Interrupt and Reset Control Register

## 5.14.3.17 [1/4]

```
struct { ... } b
```

Structure used for bit access

# 5.14.3.18 [2/4]

```
struct { ... } b
```

Structure used for bit access

#### 5.14.3.19 [3/4]

```
struct { ... } b
```

Structure used for bit access

#### 5.14.3.20 [4/4]

```
struct { ... } b
```

Structure used for bit access

### 5.14.3.21 BFAR

```
___IO uint32_t BFAR
```

Offset: 0x038 (R/W) BusFault Address Register

### 5.14.3.22 C [1/4]

uint32\_t C

bit: 29 Carry condition code flag

### 5.14.3.23 C [2/4]

uint32\_t C

bit: 29 Carry condition code flag

## 5.14.3.24 C [3/4]

uint32\_t C

bit: 29 Carry condition code flag

# 5.14.3.25 C [4/4]

uint32\_t C

bit: 29 Carry condition code flag

### 5.14.3.26 CALIB

```
__I uint32_t CALIB
```

Offset: 0x00C (R/) SysTick Calibration Register

#### 5.14.3.27 CCR

```
__IO uint32_t CCR
```

Offset: 0x014 (R/W) Configuration Control Register

### 5.14.3.28 CFSR

```
__IO uint32_t CFSR
```

Offset: 0x028 (R/W) Configurable Fault Status Register

#### 5.14.3.29 CPACR

```
___IO uint32_t CPACR
```

Offset: 0x088 (R/W) Coprocessor Access Control Register

# 5.14.3.30 CPUID

```
__I uint32_t CPUID
```

Offset: 0x000 (R/) CPUID Base Register

### 5.14.3.31 CTRL

```
__IO uint32_t CTRL
```

Offset: 0x000 (R/W) SysTick Control and Status Register

#### 5.14.3.32 DCRDR

```
___IO uint32_t DCRDR
```

Offset: 0x008 (R/W) Debug Core Register Data Register

# 5.14.3.33 DCRSR

```
__O uint32_t DCRSR
```

Offset: 0x004 ( /W) Debug Core Register Selector Register

# 5.14.3.34 DEMCR

```
___IO uint32_t DEMCR
```

Offset: 0x00C (R/W) Debug Exception and Monitor Control Register

#### 5.14.3.35 DFR

```
__I uint32_t DFR
```

Offset: 0x048 (R/) Debug Feature Register

### 5.14.3.36 DFSR

```
___IO uint32_t DFSR
```

Offset: 0x030 (R/W) Debug Fault Status Register

# 5.14.3.37 DHCSR

```
___IO uint32_t DHCSR
```

Offset: 0x000 (R/W) Debug Halting Control and Status Register

# 5.14.3.38 FPCA [1/2]

uint32\_t FPCA

bit: 2 FP extension active flag

### 5.14.3.39 FPCA [2/2]

uint32\_t FPCA

bit: 2 FP extension active flag

## 5.14.3.40 GE [1/4]

uint32\_t GE

bit: 16..19 Greater than or Equal flags

#### 5.14.3.41 GE [2/4]

uint32\_t GE

bit: 16..19 Greater than or Equal flags

### 5.14.3.42 GE [3/4]

uint32\_t GE

bit: 16..19 Greater than or Equal flags

#### 5.14.3.43 GE [4/4]

uint32\_t GE

bit: 16..19 Greater than or Equal flags

#### 5.14.3.44 HFSR

\_\_IO uint32\_t HFSR

Offset: 0x02C (R/W) HardFault Status Register

## 5.14.3.45 IABR

\_\_\_IO uint32\_t IABR[8]

Offset: 0x200 (R/W) Interrupt Active bit Register

## 5.14.3.46 ICER

\_\_\_IO uint32\_t ICER[8]

Offset: 0x080 (R/W) Interrupt Clear Enable Register

# 5.14.3.47 ICPR

```
___IO uint32_t ICPR[8]
```

Offset: 0x180 (R/W) Interrupt Clear Pending Register

# 5.14.3.48 ICSR

```
__IO uint32_t ICSR
```

Offset: 0x004 (R/W) Interrupt Control and State Register

### 5.14.3.49 ICTR

```
__I uint32_t ICTR
```

Offset: 0x004 (R/) Interrupt Controller Type Register

#### 5.14.3.50 IP

```
__IO uint8_t IP[240]
```

Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)

# 5.14.3.51 ISAR

```
__I uint32_t ISAR[5]
```

Offset: 0x060 (R/) Instruction Set Attributes Register

### 5.14.3.52 ISER

```
__IO uint32_t ISER[8]
```

Offset: 0x000 (R/W) Interrupt Set Enable Register

#### 5.14.3.53 ISPR

```
___IO uint32_t ISPR[8]
```

Offset: 0x100 (R/W) Interrupt Set Pending Register

## 5.14.3.54 ISR [1/4]

uint32\_t ISR

bit: 0.. 8 Exception number

#### 5.14.3.55 ISR [2/4]

uint32\_t ISR

bit: 0.. 8 Exception number

# 5.14.3.56 ISR [3/4]

uint32\_t ISR

bit: 0.. 8 Exception number

### 5.14.3.57 ISR [4/4]

uint32\_t ISR

bit: 0.. 8 Exception number

# 5.14.3.58 IT [1/2]

uint32\_t IT

bit: 25..26 saved IT state (read 0)

## 5.14.3.59 IT [2/2]

uint32\_t IT

bit: 25..26 saved IT state (read 0)

# 5.14.3.60 ITM\_RxBuffer

volatile int32\_t ITM\_RxBuffer [extern]

external variable to receive characters

# 5.14.3.61 LOAD

```
___IO uint32_t LOAD
```

Offset: 0x004 (R/W) SysTick Reload Value Register

### 5.14.3.62 MMFAR

```
___IO uint32_t MMFAR
```

Offset: 0x034 (R/W) MemManage Fault Address Register

#### 5.14.3.63 MMFR

```
__I uint32_t MMFR[4]
```

Offset: 0x050 (R/) Memory Model Feature Register

#### 5.14.3.64 N [1/4]

uint32\_t N

bit: 31 Negative condition code flag

### 5.14.3.65 N [2/4]

uint32\_t N

bit: 31 Negative condition code flag

## 5.14.3.66 N [3/4]

uint32\_t N

bit: 31 Negative condition code flag

# 5.14.3.67 N [4/4]

uint32\_t N

bit: 31 Negative condition code flag

# 5.14.3.68 nPRIV [1/2]

```
uint32_t nPRIV
```

bit: 0 Execution privilege in Thread mode

# 5.14.3.69 nPRIV [2/2]

```
uint32_t nPRIV
```

bit: 0 Execution privilege in Thread mode

### 5.14.3.70 PFR

```
__I uint32_t PFR[2]
```

Offset: 0x040 (R/) Processor Feature Register

### 5.14.3.71

```
__O union { ... } PORT[32]
```

Offset: 0x000 ( /W) ITM Stimulus Port Registers

## 5.14.3.72 Q [1/4]

```
uint32_t Q
```

bit: 27 Saturation condition flag

#### 5.14.3.73 Q [2/4]

```
uint32_t Q
```

bit: 27 Saturation condition flag

# **5.14.3.74 Q** [3/4]

```
uint32_t Q
```

bit: 27 Saturation condition flag

# 5.14.3.75 Q [4/4]

```
uint32_t Q
```

bit: 27 Saturation condition flag

### 5.14.3.76 SCR

```
__IO uint32_t SCR
```

Offset: 0x010 (R/W) System Control Register

### 5.14.3.77 SHCSR

```
___IO uint32_t SHCSR
```

Offset: 0x024 (R/W) System Handler Control and State Register

#### 5.14.3.78 SHP

```
__IO uint8_t SHP[12]
```

Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)

# 5.14.3.79 SPSEL [1/2]

```
uint32_t SPSEL
```

bit: 1 Stack to be used

# 5.14.3.80 SPSEL [2/2]

uint32\_t SPSEL

bit: 1 Stack to be used

#### 5.14.3.81 STIR

```
__O uint32_t STIR
```

Offset: 0xE00 (/W) Software Trigger Interrupt Register

## 5.14.3.82 T [1/2]

uint32\_t T

bit: 24 Thumb bit (read 0)

#### 5.14.3.83 T [2/2]

uint32\_t T

bit: 24 Thumb bit (read 0)

#### 5.14.3.84 TCR

```
__IO uint32_t TCR
```

Offset: 0xE80 (R/W) ITM Trace Control Register

#### 5.14.3.85 TER

```
__IO uint32_t TER
```

Offset: 0xE00 (R/W) ITM Trace Enable Register

#### 5.14.3.86 TPR

```
__IO uint32_t TPR
```

Offset: 0xE40 (R/W) ITM Trace Privilege Register

## 5.14.3.87 u16 [1/2]

```
__O uint16_t u16
```

Offset: 0x000 ( /W) ITM Stimulus Port 16-bit

## 5.14.3.88 u16 [2/2]

```
__O uint16_t u16
```

Offset: 0x000 ( /W) ITM Stimulus Port 16-bit

## 5.14.3.89 u32 [1/2]

```
__O uint32_t u32
```

Offset: 0x000 (/W) ITM Stimulus Port 32-bit

#### 5.14.3.90 u32 [2/2]

```
__O uint32_t u32
```

Offset: 0x000 ( /W) ITM Stimulus Port 32-bit

## 5.14.3.91 u8 [1/2]

```
___O uint8_t u8
```

Offset: 0x000 ( /W) ITM Stimulus Port 8-bit

#### 5.14.3.92 u8 [2/2]

```
__O uint8_t u8
```

Offset: 0x000 ( /W) ITM Stimulus Port 8-bit

## 5.14.3.93 V [1/4]

uint32\_t V

bit: 28 Overflow condition code flag

## 5.14.3.94 V [2/4]

uint32\_t V

bit: 28 Overflow condition code flag

# 5.14.3.95 V [3/4]

uint32\_t V

bit: 28 Overflow condition code flag

## 5.14.3.96 V [4/4]

uint32\_t V

bit: 28 Overflow condition code flag

## 5.14.3.97 VAL

```
__IO uint32_t VAL
```

Offset: 0x008 (R/W) SysTick Current Value Register

#### 5.14.3.98 VTOR

```
___IO uint32_t VTOR
```

Offset: 0x008 (R/W) Vector Table Offset Register

#### 5.14.3.99 w [1/4]

uint32\_t w

Type used for word access

## 5.14.3.100 w [2/4]

uint32\_t w

Type used for word access

## 5.14.3.101 w [3/4]

uint32\_t w

Type used for word access

## 5.14.3.102 w [4/4]

uint32\_t w

Type used for word access

## 5.14.3.103 Z [1/4]

uint32\_t Z

bit: 30 Zero condition code flag

## 5.14.3.104 **Z** [2/4]

uint32\_t Z

bit: 30 Zero condition code flag

## **5.14.3.105 Z** [3/4]

uint32\_t Z

bit: 30 Zero condition code flag

## 5.14.3.106 Z [4/4]

uint32\_t Z

bit: 30 Zero condition code flag

## 5.15 CMSIS SIMD Intrinsics

Access to dedicated SIMD instructions

# 5.16 CMSIS Core Register Access Functions

<>

## **5.17 CMSIS Core Instruction Interface**

Access to dedicated instructions

# 5.18 MISC\_Exported\_Constants

## **Modules**

- MISC Vector Table Base
- MISC\_System\_Low\_Power
- MISC\_Preemption\_Priority\_Group
- MISC\_SysTick\_clock\_source

## 5.18.1 Detailed Description

# 5.19 MISC\_Vector\_Table\_Base

## **Macros**

- #define NVIC\_VectTab\_RAM ((uint32\_t)0x20000000)
- #define NVIC\_VectTab\_FLASH ((uint32\_t)0x08000000)
- #define IS\_NVIC\_VECTTAB(VECTTAB)

## 5.19.1 Detailed Description

## 5.19.2 Macro Definition Documentation

## 5.19.2.1 IS\_NVIC\_VECTTAB

#### Value:

```
(((VECTTAB) == NVIC_VectTab_RAM) || \
((VECTTAB) == NVIC_VectTab_FLASH))
```

# 5.20 MISC\_System\_Low\_Power

- #define NVIC\_LP\_SEVONPEND ((uint8\_t)0x10)
- #define NVIC\_LP\_SLEEPDEEP ((uint8\_t)0x04)
- #define NVIC\_LP\_SLEEPONEXIT ((uint8\_t)0x02)
- #define IS\_NVIC\_LP(LP)

## 5.20.1 Detailed Description

## 5.20.2 Macro Definition Documentation

## 5.20.2.1 IS NVIC LP

```
#define IS_NVIC_LP( \mathit{LP} )
```

#### Value:

```
(((LP) == NVIC_LP_SEVONPEND) || \
((LP) == NVIC_LP_SLEEPDEEP) || \
((LP) == NVIC_LP_SLEEPONEXIT))
```

# 5.21 MISC\_Preemption\_Priority\_Group

#### **Macros**

```
    #define NVIC_PriorityGroup_0 ((uint32_t)0x700)
```

- #define NVIC\_PriorityGroup\_1 ((uint32\_t)0x600)
- #define NVIC\_PriorityGroup\_2 ((uint32\_t)0x500)
- #define NVIC PriorityGroup 3 ((uint32 t)0x400)
- #define NVIC\_PriorityGroup\_4 ((uint32\_t)0x300)
- #define IS\_NVIC\_PRIORITY\_GROUP(GROUP)
- #define IS\_NVIC\_PREEMPTION\_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
- #define IS\_NVIC\_SUB\_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)</li>
- #define IS NVIC OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF)</li>

## 5.21.1 Detailed Description

## 5.21.2 Macro Definition Documentation

## 5.21.2.1 IS\_NVIC\_PRIORITY\_GROUP

```
(((GROUP) == NVIC_PriorityGroup_0) || \
((GROUP) == NVIC_PriorityGroup_1) || \
((GROUP) == NVIC_PriorityGroup_2) || \
((GROUP) == NVIC_PriorityGroup_3) || \
((GROUP) == NVIC_PriorityGroup_4))
```

## 5.21.2.2 NVIC\_PriorityGroup\_0

```
#define NVIC_PriorityGroup_0 ((uint32_t)0x700)
```

0 bits for pre-emption priority 4 bits for subpriority

## 5.21.2.3 NVIC\_PriorityGroup\_1

```
#define NVIC_PriorityGroup_1 ((uint32_t)0x600)
```

1 bits for pre-emption priority 3 bits for subpriority

## 5.21.2.4 NVIC\_PriorityGroup\_2

```
#define NVIC_PriorityGroup_2 ((uint32_t)0x500)
```

2 bits for pre-emption priority 2 bits for subpriority

## 5.21.2.5 NVIC\_PriorityGroup\_3

```
#define NVIC_PriorityGroup_3 ((uint32_t)0x400)
```

3 bits for pre-emption priority 1 bits for subpriority

## 5.21.2.6 NVIC\_PriorityGroup\_4

```
#define NVIC_PriorityGroup_4 ((uint32_t)0x300)
```

4 bits for pre-emption priority 0 bits for subpriority

# 5.22 MISC\_SysTick\_clock\_source

## **Macros**

- #define **SysTick\_CLKSource\_HCLK\_Div8** ((uint32\_t)0xFFFFFFB)
- #define SysTick\_CLKSource\_HCLK ((uint32\_t)0x00000004)
- #define IS\_SYSTICK\_CLK\_SOURCE(SOURCE)

## 5.22.1 Detailed Description

## 5.22.2 Macro Definition Documentation

## 5.22.2.1 IS\_SYSTICK\_CLK\_SOURCE

Value:

```
(((SOURCE) == SysTick_CLKSource_HCLK) || \
((SOURCE) == SysTick_CLKSource_HCLK_Div8))
```

# 5.23 DMA\_Exported\_Constants

## **Modules**

- DMA channel
- DMA\_data\_transfer\_direction
- DMA data buffer size
- DMA\_peripheral\_incremented\_mode
- DMA\_memory\_incremented\_mode
- · DMA peripheral data size
- DMA\_memory\_data\_size
- DMA\_circular\_normal\_mode
- DMA\_priority\_level
- DMA\_fifo\_direct\_mode
- · DMA fifo threshold level
- DMA\_memory\_burst
- DMA\_peripheral\_burst
- DMA\_fifo\_status\_level
- DMA\_flags\_definition
- DMA\_interrupt\_enable\_definitions
- DMA\_interrupts\_definitions
- DMA\_peripheral\_increment\_offset
- DMA\_flow\_controller\_definitions
- DMA\_memory\_targets\_definitions

### **Macros**

- #define IS\_DMA\_ALL\_PERIPH(PERIPH)
- #define IS\_DMA\_ALL\_CONTROLLER(CONTROLLER)

## 5.23.1 Detailed Description

## 5.23.2 Macro Definition Documentation

5.24 DMA\_channel 79

## 5.23.2.1 IS\_DMA\_ALL\_CONTROLLER

Value:

```
(((CONTROLLER) == DMA1) || \
((CONTROLLER) == DMA2))
```

#### 5.23.2.2 IS DMA ALL PERIPH

Value:

```
(((PERIPH) == DMA1_Stream0) || \
((PERIPH) == DMA1_Stream1) || \
((PERIPH) == DMA1_Stream2) || \
((PERIPH) == DMA1_Stream3) || \
((PERIPH) == DMA1_Stream3) || \
((PERIPH) == DMA1_Stream4) || \
((PERIPH) == DMA1_Stream5) || \
((PERIPH) == DMA1_Stream6) || \
((PERIPH) == DMA1_Stream7) || \
((PERIPH) == DMA2_Stream0) || \
((PERIPH) == DMA2_Stream1) || \
((PERIPH) == DMA2_Stream2) || \
((PERIPH) == DMA2_Stream3) || \
((PERIPH) == DMA2_Stream4) || \
((PERIPH) == DMA2_Stream5) || \
((PERIPH) == DMA2_Stream6) || \
((PERIPH) == DMA2_Stream7))
```

# 5.24 DMA\_channel

#### **Macros**

- #define DMA Channel 0 ((uint32 t)0x00000000)
- #define **DMA\_Channel\_1** ((uint32\_t)0x02000000)
- #define DMA\_Channel\_2 ((uint32\_t)0x04000000)
- #define DMA\_Channel\_3 ((uint32\_t)0x06000000)
- #define **DMA\_Channel\_4** ((uint32\_t)0x08000000)
- #define **DMA\_Channel\_5** ((uint32\_t)0x0A000000)
- #define DMA\_Channel\_6 ((uint32\_t)0x0C000000)
- #define DMA\_Channel\_7 ((uint32\_t)0x0E000000)
- #define IS\_DMA\_CHANNEL(CHANNEL)

#### 5.24.1 Detailed Description

#### 5.24.2 Macro Definition Documentation

## 5.24.2.1 IS\_DMA\_CHANNEL

#### Value:

```
(((CHANNEL) == DMA_Channel_0) || \
((CHANNEL) == DMA_Channel_1) || \
((CHANNEL) == DMA_Channel_2) || \
((CHANNEL) == DMA_Channel_3) || \
((CHANNEL) == DMA_Channel_4) || \
((CHANNEL) == DMA_Channel_5) || \
((CHANNEL) == DMA_Channel_6) || \
((CHANNEL) == DMA_Channel_6) || \
((CHANNEL) == DMA_Channel_7))
```

# 5.25 DMA\_data\_transfer\_direction

### **Macros**

- #define DMA DIR PeripheralToMemory ((uint32 t)0x00000000)
- #define **DMA\_DIR\_MemoryToPeripheral** ((uint32\_t)0x00000040)
- #define DMA\_DIR\_MemoryToMemory ((uint32\_t)0x00000080)
- #define IS\_DMA\_DIRECTION(DIRECTION)

## 5.25.1 Detailed Description

## 5.25.2 Macro Definition Documentation

## 5.25.2.1 IS\_DMA\_DIRECTION

## Value:

```
(((DIRECTION) == DMA_DIR_PeripheralToMemory ) || \
((DIRECTION) == DMA_DIR_MemoryToPeripheral) || \
((DIRECTION) == DMA_DIR_MemoryToMemory))
```

# 5.26 DMA data buffer size

## **Macros**

- #define  $IS\_DMA\_BUFFER\_SIZE(SIZE)$  (((SIZE) >= 0x1) && ((SIZE) < 0x10000))

## 5.26.1 Detailed Description

# 5.27 DMA\_peripheral\_incremented\_mode

#### **Macros**

- #define DMA\_PeripheralInc\_Enable ((uint32\_t)0x00000200)
- #define **DMA PeripheralInc Disable** ((uint32 t)0x00000000)
- #define IS\_DMA\_PERIPHERAL\_INC\_STATE(STATE)

## 5.27.1 Detailed Description

## 5.27.2 Macro Definition Documentation

## 5.27.2.1 IS\_DMA\_PERIPHERAL\_INC\_STATE

# 5.28 DMA memory incremented mode

## **Macros**

- #define DMA MemoryInc Enable ((uint32 t)0x00000400)
- #define **DMA\_MemoryInc\_Disable** ((uint32\_t)0x00000000)
- #define IS\_DMA\_MEMORY\_INC\_STATE(STATE)

## 5.28.1 Detailed Description

## 5.28.2 Macro Definition Documentation

#### 5.28.2.1 IS\_DMA\_MEMORY\_INC\_STATE

# 5.29 DMA peripheral data size

#### **Macros**

- #define **DMA\_PeripheralDataSize\_Byte** ((uint32\_t)0x00000000)
- #define **DMA\_PeripheralDataSize\_HalfWord** ((uint32\_t)0x00000800)
- #define DMA\_PeripheralDataSize\_Word ((uint32\_t)0x00001000)
- #define IS\_DMA\_PERIPHERAL\_DATA\_SIZE(SIZE)

## 5.29.1 Detailed Description

#### 5.29.2 Macro Definition Documentation

## 5.29.2.1 IS DMA PERIPHERAL DATA SIZE

# 5.30 DMA\_memory\_data\_size

## Macros

Value:

- #define **DMA\_MemoryDataSize\_Byte** ((uint32\_t)0x00000000)
- #define DMA\_MemoryDataSize\_HalfWord ((uint32\_t)0x00002000)
- #define DMA\_MemoryDataSize\_Word ((uint32\_t)0x00004000)
- #define IS\_DMA\_MEMORY\_DATA\_SIZE(SIZE)

## 5.30.1 Detailed Description

## 5.30.2 Macro Definition Documentation

# 5.30.2.1 IS\_DMA\_MEMORY\_DATA\_SIZE

```
(((SIZE) == DMA_MemoryDataSize_Byte) || \
((SIZE) == DMA_MemoryDataSize_HalfWord) || \
((SIZE) == DMA_MemoryDataSize_Word ))
```

((SIZE) == DMA\_PeripheralDataSize\_Word))

## 5.31 DMA circular normal mode

#### **Macros**

- #define DMA\_Mode\_Normal ((uint32\_t)0x00000000)
- #define DMA\_Mode\_Circular ((uint32\_t)0x00000100)
- #define IS\_DMA\_MODE(MODE)

## 5.31.1 Detailed Description

## 5.31.2 Macro Definition Documentation

#### 5.31.2.1 IS\_DMA\_MODE

# 5.32 DMA\_priority\_level

## **Macros**

- #define DMA\_Priority\_Low ((uint32\_t)0x00000000)
- #define **DMA\_Priority\_Medium** ((uint32\_t)0x00010000)
- #define DMA\_Priority\_High ((uint32\_t)0x00020000)
- #define **DMA\_Priority\_VeryHigh** ((uint32\_t)0x00030000)
- #define IS\_DMA\_PRIORITY(PRIORITY)

## 5.32.1 Detailed Description

## 5.32.2 Macro Definition Documentation

## 5.32.2.1 IS\_DMA\_PRIORITY

```
(((PRIORITY) == DMA_Priority_Low ) || \
((PRIORITY) == DMA_Priority_Medium) || \
((PRIORITY) == DMA_Priority_High) || \
((PRIORITY) == DMA_Priority_VeryHigh))
```

# 5.33 DMA fifo direct mode

#### **Macros**

- #define **DMA\_FIFOMode\_Disable** ((uint32\_t)0x00000000)
- #define DMA\_FIFOMode\_Enable ((uint32\_t)0x00000004)
- #define IS\_DMA\_FIFO\_MODE\_STATE(STATE)

## 5.33.1 Detailed Description

#### 5.33.2 Macro Definition Documentation

## 5.33.2.1 IS\_DMA\_FIFO\_MODE\_STATE

# 5.34 DMA\_fifo\_threshold\_level

## **Macros**

- #define DMA\_FIFOThreshold\_1QuarterFull ((uint32\_t)0x00000000)
- #define DMA\_FIFOThreshold\_HalfFull ((uint32\_t)0x00000001)
- #define DMA\_FIFOThreshold\_3QuartersFull ((uint32\_t)0x00000002)
- #define DMA\_FIFOThreshold\_Full ((uint32\_t)0x00000003)
- #define IS DMA FIFO THRESHOLD(THRESHOLD)

## 5.34.1 Detailed Description

## 5.34.2 Macro Definition Documentation

## 5.34.2.1 IS\_DMA\_FIFO\_THRESHOLD

```
(((THRESHOLD) == DMA_FIFOThreshold_1QuarterFull ) || \
((THRESHOLD) == DMA_FIFOThreshold_HalfFull) || \
((THRESHOLD) == DMA_FIFOThreshold_3QuartersFull) || \
((THRESHOLD) == DMA_FIFOThreshold_Full))
```

# 5.35 DMA memory burst

## **Macros**

- #define DMA MemoryBurst Single ((uint32 t)0x00000000)
- #define DMA\_MemoryBurst\_INC4 ((uint32\_t)0x00800000)
- #define DMA\_MemoryBurst\_INC8 ((uint32\_t)0x01000000)
- #define DMA\_MemoryBurst\_INC16 ((uint32\_t)0x01800000)
- #define IS\_DMA\_MEMORY\_BURST(BURST)

## 5.35.1 Detailed Description

#### 5.35.2 Macro Definition Documentation

### 5.35.2.1 IS DMA MEMORY BURST

## Value:

```
(((BURST) == DMA_MemoryBurst_Single) || \
((BURST) == DMA_MemoryBurst_INC4) || \
((BURST) == DMA_MemoryBurst_INC8) || \
((BURST) == DMA_MemoryBurst_INC16))
```

# 5.36 DMA\_peripheral\_burst

#### **Macros**

- #define DMA PeripheralBurst Single ((uint32 t)0x00000000)
- #define DMA\_PeripheralBurst\_INC4 ((uint32\_t)0x00200000)
- #define DMA\_PeripheralBurst\_INC8 ((uint32\_t)0x00400000)
- #define DMA\_PeripheralBurst\_INC16 ((uint32\_t)0x00600000)
- #define IS\_DMA\_PERIPHERAL\_BURST(BURST)

## 5.36.1 Detailed Description

## 5.36.2 Macro Definition Documentation

## 5.36.2.1 IS\_DMA\_PERIPHERAL\_BURST

Value:

```
(((BURST) == DMA_PeripheralBurst_Single) || \
((BURST) == DMA_PeripheralBurst_INC4) || \
((BURST) == DMA_PeripheralBurst_INC8) || \
((BURST) == DMA_PeripheralBurst_INC16))
```

# 5.37 DMA fifo status level

## **Macros**

- #define DMA\_FIFOStatus\_Less1QuarterFull ((uint32\_t)0x00000000 << 3)</li>
- #define DMA\_FIFOStatus\_1QuarterFull ((uint32\_t)0x00000001 << 3)
- #define DMA\_FIFOStatus\_HalfFull ((uint32\_t)0x00000002 << 3)</li>
- #define DMA\_FIFOStatus\_3QuartersFull ((uint32\_t)0x00000003 << 3)</li>
- #define DMA\_FIFOStatus\_Empty ((uint32\_t)0x00000004 << 3)</li>
- #define DMA\_FIFOStatus\_Full ((uint32\_t)0x00000005 << 3)</li>
- #define IS\_DMA\_FIFO\_STATUS(STATUS)

## 5.37.1 Detailed Description

#### 5.37.2 Macro Definition Documentation

#### 5.37.2.1 IS DMA FIFO STATUS

# 5.38 DMA flags definition

#### **Macros**

- #define DMA FLAG FEIF0 ((uint32 t)0x10800001)
- #define DMA\_FLAG\_DMEIF0 ((uint32\_t)0x10800004)
- #define DMA\_FLAG\_TEIF0 ((uint32\_t)0x10000008)
- #define DMA\_FLAG\_HTIF0 ((uint32\_t)0x10000010)
- #define DMA\_FLAG\_TCIF0 ((uint32\_t)0x10000020)
- #define DMA\_FLAG\_FEIF1 ((uint32\_t)0x10000040)
- #define DMA\_FLAG\_DMEIF1 ((uint32\_t)0x10000100)
- #define DMA FLAG\_TEIF1 ((uint32\_t)0x10000200)
- #define DMA FLAG HTIF1 ((uint32 t)0x10000400)
- #define DMA\_FLAG\_TCIF1 ((uint32\_t)0x10000800)
- #define DMA\_FLAG\_FEIF2 ((uint32\_t)0x10010000)
- #define DMA\_FLAG\_DMEIF2 ((uint32\_t)0x10040000)
- #define DMA\_FLAG\_TEIF2 ((uint32\_t)0x10080000)
- #define DMA\_FLAG\_HTIF2 ((uint32\_t)0x10100000)
- #define DMA\_FLAG\_TCIF2 ((uint32\_t)0x10200000)
- #define DMA\_FLAG\_FEIF3 ((uint32\_t)0x10400000)
- #define DMA FLAG DMEIF3 ((uint32 t)0x11000000)
- #define DMA\_FLAG\_TEIF3 ((uint32\_t)0x12000000)
- #define **DMA\_1 EAG\_1EN 0** ((dinto2\_t)0x12000000)
- #define DMA\_FLAG\_HTIF3 ((uint32\_t)0x14000000)
- #define DMA\_FLAG\_TCIF3 ((uint32\_t)0x18000000)
   #define DMA\_FLAG\_FEIF4 ((uint32\_t)0x20000001)
- #define DMA FLAG DMEIF4 ((uint32 t)0x20000004)
- #define DMA\_FLAG\_DMEIF4 ((uint32\_t)0x20000004)
- #define DMA\_FLAG\_TEIF4 ((uint32\_t)0x20000008)
   #define DMA\_FLAG\_HTIF4 ((uint32\_t)0x20000010)
- #define DMA FLAG TCIF4 ((uint32 t)0x20000020)
- #define DMA\_FLAG\_FEIF5 ((uint32\_t)0x20000040)
- #define DMA FLAG DMEIF5 ((uint32 t)0x20000100)
- #define DMA\_FLAG\_TEIF5 ((uint32\_t)0x20000200)
- #define DMA FLAG HTIF5 ((uint32 t)0x20000400)
- #define DMA\_FLAG\_TCIF5 ((uint32\_t)0x20000800)
- #define DMA\_FLAG\_FEIF6 ((uint32\_t)0x20010000)
- #define DMA\_FLAG\_DMEIF6 ((uint32\_t)0x20040000)
- #define DMA\_FLAG\_TEIF6 ((uint32\_t)0x20080000)
- #define DMA\_FLAG\_HTIF6 ((uint32\_t)0x20100000)
- #define DMA\_FLAG\_TCIF6 ((uint32\_t)0x20200000)
- #define DMA FLAG FEIF7 ((uint32 t)0x20400000)
- #define DMA FLAG DMEIF7 ((uint32 t)0x21000000)
- #define DMA FLAG TEIF7 ((uint32 t)0x22000000)
- #define DMA\_FLAG\_HTIF7 ((uint32\_t)0x24000000)
- #define DMA\_FLAG\_TCIF7 ((uint32\_t)0x28000000)
- #define IS\_DMA\_CLEAR\_FLAG(FLAG)
- #define IS\_DMA\_GET\_FLAG(FLAG)

#### 5.38.1 Detailed Description

#### 5.38.2 Macro Definition Documentation

## 5.38.2.1 IS\_DMA\_CLEAR\_FLAG

#### Value:

```
((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \ (((FLAG) & 0xC082F082) == 0x00) && ((FLAG) != 0x00))
```

#### 5.38.2.2 IS\_DMA\_GET\_FLAG

#### Value:

```
((FLAG) == DMA_FLAG_TCIF0) || ((FLAG) == DMA_FLAG_HTIF0) || \
((FLAG) == DMA_FLAG_TEIF0) || ((FLAG) == DMA_FLAG_DMEIF0) || \
((FLAG) == DMA_FLAG_FEIF0) || ((FLAG) == DMA_FLAG_DMEIF0) || \
((FLAG) == DMA_FLAG_FEIF0) || ((FLAG) == DMA_FLAG_TCIF1) || \
((FLAG) == DMA_FLAG_DMEIF1) || ((FLAG) == DMA_FLAG_TEIF1) || \
((FLAG) == DMA_FLAG_DMEIF1) || ((FLAG) == DMA_FLAG_TEIF1) || \
((FLAG) == DMA_FLAG_TCIF2) || ((FLAG) == DMA_FLAG_DMEIF2) || \
((FLAG) == DMA_FLAG_TEIF2) || ((FLAG) == DMA_FLAG_DMEIF2) || \
((FLAG) == DMA_FLAG_FEIF2) || ((FLAG) == DMA_FLAG_DMEIF2) || \
((FLAG) == DMA_FLAG_DMEIF3) || ((FLAG) == DMA_FLAG_TCIF3) || \
((FLAG) == DMA_FLAG_DMEIF3) || ((FLAG) == DMA_FLAG_FEIF3) || \
((FLAG) == DMA_FLAG_DMEIF3) || ((FLAG) == DMA_FLAG_DMEIF4) || \
((FLAG) == DMA_FLAG_TCIF4) || ((FLAG) == DMA_FLAG_DMEIF4) || \
((FLAG) == DMA_FLAG_TEIF4) || ((FLAG) == DMA_FLAG_DMEIF4) || \
((FLAG) == DMA_FLAG_FEIF4) || ((FLAG) == DMA_FLAG_DMEIF5) || \
((FLAG) == DMA_FLAG_DMEIF5) || ((FLAG) == DMA_FLAG_TCIF5) || \
((FLAG) == DMA_FLAG_DMEIF5) || ((FLAG) == DMA_FLAG_TEIF5) || \
((FLAG) == DMA_FLAG_TCIF6) || ((FLAG) == DMA_FLAG_DMEIF6) || \
((FLAG) == DMA_FLAG_TCIF6) || ((FLAG) == DMA_FLAG_DMEIF6) || \
((FLAG) == DMA_FLAG_TCIF6) || ((FLAG) == DMA_FLAG_DMEIF6) || \
((FLAG) == DMA_FLAG_TCIF7) || ((FLAG) == DMA_FLAG_DMEIF6) || \
((FLAG) == DMA_FLAG_TCIF7) || ((FLAG) == DMA_FLAG_DMEIF6) || \
((FLAG) == DMA_FLAG_TCIF7) || ((FLAG) == DMA_FLAG_DMEIF7) || \
((FLAG) == DMA_FLAG_TCIF7) || \
((FLAG) == DMA_FL
```

# 5.39 DMA\_interrupt\_enable\_definitions

#### **Macros**

- #define DMA\_IT\_TC ((uint32\_t)0x00000010)
- #define DMA IT HT ((uint32 t)0x00000008)
- #define DMA\_IT\_TE ((uint32\_t)0x00000004)
- #define DMA\_IT\_DME ((uint32\_t)0x00000002)
- #define DMA\_IT\_FE ((uint32\_t)0x00000080)
- #define IS\_DMA\_CONFIG\_IT(IT) ((((IT) & 0xFFFFFF61) == 0x00) && ((IT) != 0x00))

#### 5.39.1 Detailed Description

## 5.40 DMA interrupts definitions

- #define DMA\_IT\_FEIF0 ((uint32\_t)0x90000001)
- #define DMA\_IT\_DMEIF0 ((uint32\_t)0x10001004)

- #define DMA\_IT\_TEIF0 ((uint32\_t)0x10002008)
- #define DMA\_IT\_HTIF0 ((uint32\_t)0x10004010)
- #define DMA\_IT\_TCIF0 ((uint32 t)0x10008020)
- #define DMA\_IT\_FEIF1 ((uint32 t)0x90000040)
- #define DMA\_IT\_DMEIF1 ((uint32\_t)0x10001100)
- #define DMA\_IT\_TEIF1 ((uint32\_t)0x10002200)
- #define DMA\_IT\_HTIF1 ((uint32 t)0x10004400)
- #define DMA\_IT\_TCIF1 ((uint32\_t)0x10008800)
- #define DMA IT FEIF2 ((uint32 t)0x90010000)
- #define DMA IT DMEIF2 ((uint32 t)0x10041000)
- #define DMA\_IT\_TEIF2 ((uint32\_t)0x10082000)
- #define DMA\_IT\_HTIF2 ((uint32\_t)0x10104000)
- #define DMA IT TCIF2 ((uint32 t)0x10208000)
- #define DMA\_IT\_FEIF3 ((uint32\_t)0x90400000)
- #define DMA\_IT\_DMEIF3 ((uint32\_t)0x11001000)
- #define DMA IT TEIF3 ((uint32 t)0x12002000)
- #define DMA\_IT\_HTIF3 ((uint32\_t)0x14004000)
- #define DMA\_IT\_TCIF3 ((uint32\_t)0x18008000)
- #define DMA\_IT\_FEIF4 ((uint32\_t)0xA0000001)
- #define DMA\_IT\_DMEIF4 ((uint32\_t)0x20001004)
- #define DMA\_IT\_TEIF4 ((uint32\_t)0x20002008)
- #define DMA\_IT\_HTIF4 ((uint32\_t)0x20004010)
- #define DMA\_IT\_TCIF4 ((uint32\_t)0x20008020)
- #define DMA\_IT\_FEIF5 ((uint32\_t)0xA0000040)
- #define DMA\_IT\_DMEIF5 ((uint32\_t)0x20001100)
- #define DMA IT TEIF5 ((uint32 t)0x20002200)
- #define DMA\_IT\_HTIF5 ((uint32\_t)0x20004400)
- #define DMA\_IT\_TCIF5 ((uint32\_t)0x20008800)
- #define DMA\_IT\_FEIF6 ((uint32\_t)0xA0010000)
- #define DMA\_IT\_DMEIF6 ((uint32\_t)0x20041000)
- #define DMA\_IT\_TEIF6 ((uint32\_t)0x20082000)
- #define DMA\_IT\_HTIF6 ((uint32\_t)0x20104000)
- #define DMA\_IT\_TCIF6 ((uint32\_t)0x20208000)
- #define DMA IT FEIF7 ((uint32 t)0xA0400000)
- #define DMA\_IT\_DMEIF7 ((uint32\_t)0x21001000)
- #define DMA\_IT\_TEIF7 ((uint32\_t)0x22002000)
- #define DMA IT HTIF7 ((uint32 t)0x24004000)
- #define DMA\_IT\_TCIF7 ((uint32\_t)0x28008000)
- #define IS DMA CLEAR IT(IT)
- #define IS\_DMA\_GET\_IT(IT)

## 5.40.1 Detailed Description

#### 5.40.2 Macro Definition Documentation

## 5.40.2.1 IS\_DMA\_CLEAR\_IT

Value:

```
((((IT) & 0x30000000) != 0x30000000) && \ (((IT) & 0x30000000) != 0) && ((IT) != 0x00) && \ (((IT) & 0x40820082) == 0x00))
```

### 5.40.2.2 IS\_DMA\_GET\_IT

Value:

```
(((IT) == DMA\_IT\_TCIF0) \mid | ((IT) == DMA\_IT\_HTIF0) \mid | \setminus
((IT) == DMA_IT_TEIF0) || ((IT) == DMA_IT_DMEIF0) || ((IT) == DMA_IT_FEIF0) || ((IT) == DMA_IT_TCIF1) || ((IT) == DMA_IT_TEIF1) || ((IT) == DMA_IT_TEIF1) ||
((IT) == DMA_IT_DMEIF1)|| ((IT) == DMA_IT_FEIF1)
                                                                      \Box
((IT) == DMA_IT_TCIF2) || ((IT) == DMA_IT_HTIF2)
((IT) == DMA_IT_TEIF2) \mid \mid ((IT) == DMA_IT_DMEIF2) \mid \mid
((IT) == DMA_IT_FEIF2) || ((IT) == DMA_IT_TCIF3)
((IT) == DMA_IT_HTIF3) || ((IT) == DMA_IT_TEIF3)
                                                                      1.1
((IT) == DMA_IT_DMEIF3)|| ((IT) == DMA_IT_FEIF3)
((IT) == DMA_IT_TCIF4) || ((IT) == DMA_IT_HTIF4)
((IT) == DMA_IT_TEIF4) || ((IT) == DMA_IT_DMEIF4) ||
((IT) == DMA\_IT\_FEIF4) \mid | ((IT) == DMA\_IT\_TCIF5) \mid |
((IT) == DMA_IT_HTIF5) || ((IT) == DMA_IT_TEIF5)
((IT) == DMA_IT_DMEIF5) || ((IT) == DMA_IT_EIFF5) ||
((IT) == DMA_IT_TCIF6) || ((IT) == DMA_IT_HTIF6) ||
((IT) == DMA_IT_TEIF6) || ((IT) == DMA_IT_DMEIF6) ||
((IT) == DMA_IT_FEIF6) || ((IT) == DMA_IT_TCIF7) ||
((IT) == DMA_IT_HTIF7) \mid | ((IT) == DMA_IT_TEIF7)
((IT) == DMA_IT_DMEIF7) | | ((IT) == DMA_IT_FEIF7))
```

# 5.41 DMA\_peripheral\_increment\_offset

#### **Macros**

- #define DMA\_PINCOS\_Psize ((uint32\_t)0x00000000)
- #define DMA\_PINCOS\_WordAligned ((uint32\_t)0x00008000)
- #define IS\_DMA\_PINCOS\_SIZE(SIZE)

## 5.41.1 Detailed Description

## 5.41.2 Macro Definition Documentation

## 5.41.2.1 IS\_DMA\_PINCOS\_SIZE

```
(((SIZE) == DMA_PINCOS_Psize) || \
((SIZE) == DMA_PINCOS_WordAligned))
```

# 5.42 DMA flow controller definitions

## **Macros**

- #define DMA\_FlowCtrl\_Memory ((uint32\_t)0x00000000)
- #define **DMA\_FlowCtrl\_Peripheral** ((uint32\_t)0x00000020)
- #define IS\_DMA\_FLOW\_CTRL(CTRL)

## 5.42.1 Detailed Description

## 5.42.2 Macro Definition Documentation

#### 5.42.2.1 IS DMA FLOW CTRL

Value:

```
(((CTRL) == DMA_FlowCtrl_Memory) || \
((CTRL) == DMA_FlowCtrl_Peripheral))
```

# 5.43 DMA\_memory\_targets\_definitions

## **Macros**

- #define **DMA\_Memory\_0** ((uint32\_t)0x00000000)
- #define DMA\_Memory\_1 ((uint32\_t)0x00080000)
- #define IS\_DMA\_CURRENT\_MEM(MEM) (((MEM) == DMA\_Memory\_0) || ((MEM) == DMA\_Memory\_1))

## 5.43.1 Detailed Description

# 5.44 **GPIO\_Exported\_Constants**

## **Modules**

- GPIO\_pins\_define
- GPIO\_Pin\_sources
- GPIO\_Alternat\_function\_selection\_define
- GPIO\_Legacy

## 5.44.1 Detailed Description

# 5.45 GPIO pins define

#### **Macros**

```
    #define GPIO_Pin_0 ((uint16_t)0x0001) /* Pin 0 selected */

    #define GPIO Pin 1 ((uint16 t)0x0002) /* Pin 1 selected */

    #define GPIO Pin 2 ((uint16 t)0x0004) /* Pin 2 selected */

    #define GPIO_Pin_3 ((uint16 t)0x0008) /* Pin 3 selected */

    #define GPIO_Pin_4 ((uint16_t)0x0010) /* Pin 4 selected */

    #define GPIO_Pin_5 ((uint16_t)0x0020) /* Pin 5 selected */

    #define GPIO_Pin_6 ((uint16_t)0x0040) /* Pin 6 selected */

    #define GPIO_Pin_7 ((uint16 t)0x0080) /* Pin 7 selected */

    #define GPIO Pin 8 ((uint16 t)0x0100) /* Pin 8 selected */

    #define GPIO Pin 9 ((uint16 t)0x0200) /* Pin 9 selected */

    #define GPIO_Pin_10 ((uint16 t)0x0400) /* Pin 10 selected */

    #define GPIO_Pin_11 ((uint16_t)0x0800) /* Pin 11 selected */

• #define GPIO_Pin_12 ((uint16_t)0x1000) /* Pin 12 selected */
• #define GPIO_Pin_13 ((uint16_t)0x2000) /* Pin 13 selected */

    #define GPIO Pin 14 ((uint16 t)0x4000) /* Pin 14 selected */

    #define GPIO_Pin_15 ((uint16_t)0x8000) /* Pin 15 selected */

    #define GPIO_Pin_All ((uint16_t)0xFFFF) /* All pins selected */

    #define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00)) == 0x00) && ((PIN) != (uint16_t)0x00))

• #define IS GET GPIO PIN(PIN)
```

## 5.45.1 Detailed Description

## 5.45.2 Macro Definition Documentation

### 5.45.2.1 IS\_GET\_GPIO\_PIN

```
(((PIN) == GPIO_Pin_0) || \
((PIN) == GPIO_Pin_1) || \
((PIN) == GPIO_Pin_2) || \
((PIN) == GPIO_Pin_3) || \
((PIN) == GPIO_Pin_4) || \
((PIN) == GPIO_Pin_5) || \
((PIN) == GPIO_Pin_6) || \
((PIN) == GPIO_Pin_6) || \
((PIN) == GPIO_Pin_7) || \
((PIN) == GPIO_Pin_8) || \
((PIN) == GPIO_Pin_8) || \
((PIN) == GPIO_Pin_10) || \
((PIN) == GPIO_Pin_110) || \
((PIN) == GPIO_Pin_111) || \
((PIN) == GPIO_Pin_12) || \
((PIN) == GPIO_Pin_13) || \
((PIN) == GPIO_Pin_14) || \
((PIN) == GPIO_Pin_15))
```

5.46 GPIO\_Pin\_sources 93

# 5.46 GPIO Pin sources

#### **Macros**

- #define GPIO PinSource0 ((uint8 t)0x00)
- #define GPIO PinSource1 ((uint8 t)0x01)
- #define GPIO\_PinSource2 ((uint8\_t)0x02)
- #define GPIO\_PinSource3 ((uint8\_t)0x03)
- #define GPIO\_PinSource4 ((uint8\_t)0x04)
- #define GPIO\_PinSource5 ((uint8 t)0x05)
- #define **GPIO\_PinSource6** ((uint8\_t)0x06)
- #define GPIO\_PinSource7 ((uint8\_t)0x07)
- #define GPIO PinSource8 ((uint8 t)0x08)
- #define GPIO\_PinSource9 ((uint8\_t)0x09)
- #define GPIO PinSource10 ((uint8 t)0x0A)
- #define GPIO\_PinSource11 ((uint8\_t)0x0B)
- #define GPIO\_PinSource12 ((uint8\_t)0x0C)
- #define GPIO PinSource13 ((uint8 t)0x0D)
- #define GPIO\_PinSource14 ((uint8\_t)0x0E)
- #define GPIO\_PinSource15 ((uint8\_t)0x0F)
- #define IS GPIO PIN SOURCE(PINSOURCE)

## 5.46.1 Detailed Description

## 5.46.2 Macro Definition Documentation

## 5.46.2.1 IS\_GPIO\_PIN\_SOURCE

```
(((PINSOURCE) == GPIO_PinSource0) ||
((PINSOURCE) == GPIO_PinSource1) ||
((PINSOURCE) == GPIO_PinSource2) ||
((PINSOURCE) == GPIO_PinSource3) ||
((PINSOURCE) == GPIO_PinSource4) ||
((PINSOURCE) == GPIO_PinSource5) ||
((PINSOURCE) == GPIO_PinSource6) ||
((PINSOURCE) == GPIO_PinSource7)
((PINSOURCE) == GPIO_PinSource8) ||
((PINSOURCE) == GPIO_PinSource9) ||
((PINSOURCE) == GPIO_PinSource10) ||
((PINSOURCE) == GPIO_PinSource11) ||
((PINSOURCE) == GPIO_PinSource12) ||
((PINSOURCE) == GPIO_PinSource13) ||
((PINSOURCE) == GPIO_PinSource14) ||
((PINSOURCE) == GPIO_PinSource15))
```

# 5.47 GPIO Alternat function selection define

## **Macros**

```
    #define GPIO_AF_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */
        AF 0 selection
```

- #define GPIO AF MCO ((uint8 t)0x00) /\* MCO (MCO1 and MCO2) Alternate Function mapping \*/
- #define GPIO\_AF\_TAMPER ((uint8\_t)0x00) /\* TAMPER (TAMPER\_1 and TAMPER\_2) Alternate Function mapping \*/
- #define GPIO AF SWJ ((uint8 t)0x00) /\* SWJ (SWD and JTAG) Alternate Function mapping \*/
- #define GPIO\_AF\_TRACE ((uint8\_t)0x00) /\* TRACE Alternate Function mapping \*/
- #define GPIO\_AF\_TIM1 ((uint8\_t)0x01) /\* TIM1 Alternate Function mapping \*/

AF 1 selection

- #define GPIO\_AF\_TIM2 ((uint8\_t)0x01) /\* TIM2 Alternate Function mapping \*/
- #define  ${f GPIO\_AF\_TIM3}$  ((uint8\_t)0x02) /\* TIM3 Alternate Function mapping \*/

AF 2 selection

- #define GPIO\_AF\_TIM4 ((uint8\_t)0x02) /\* TIM4 Alternate Function mapping \*/
- #define GPIO AF TIM5 ((uint8 t)0x02) /\* TIM5 Alternate Function mapping \*/
- #define  $\textbf{GPIO\_AF\_TIM8}$  ((uint8\_t)0x03) /\* TIM8 Alternate Function mapping \*/

AF 3 selection

- #define GPIO\_AF\_TIM9 ((uint8\_t)0x03) /\* TIM9 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM10 ((uint8 t)0x03) /\* TIM10 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM11 ((uint8\_t)0x03) /\* TIM11 Alternate Function mapping \*/
- #define GPIO\_AF\_I2C1 ((uint8\_t)0x04) /\* I2C1 Alternate Function mapping \*/

AF 4 selection

- #define GPIO\_AF\_I2C2 ((uint8\_t)0x04) /\* I2C2 Alternate Function mapping \*/
- #define GPIO\_AF\_I2C3 ((uint8\_t)0x04) /\* I2C3 Alternate Function mapping \*/
- #define GPIO\_AF\_SPI1 ((uint8\_t)0x05) /\* SPI1 Alternate Function mapping \*/

AF 5 selection

- #define GPIO\_AF\_SPI2 ((uint8\_t)0x05) /\* SPI2/I2S2 Alternate Function mapping \*/
- #define GPIO\_AF\_SPI3 ((uint8\_t)0x06) /\* SPI3/I2S3 Alternate Function mapping \*/

AF 6 selection

#define GPIO\_AF\_USART1 ((uint8\_t)0x07) /\* USART1 Alternate Function mapping \*/
 AF 7 selection

- #define GPIO AF USART2 ((uint8 t)0x07) /\* USART2 Alternate Function mapping \*/
- #define GPIO AF USART3 ((uint8 t)0x07) /\* USART3 Alternate Function mapping \*/
- #define GPIO\_AF\_I2S3ext ((uint8\_t)0x07) /\* I2S3ext Alternate Function mapping \*/
- #define GPIO\_AF\_UART4 ((uint8\_t)0x08) /\* UART4 Alternate Function mapping \*/

AF 8 selection

- #define GPIO AF UART5 ((uint8 t)0x08) /\* UART5 Alternate Function mapping \*/
- #define GPIO\_AF\_USART6 ((uint8\_t)0x08) /\* USART6 Alternate Function mapping \*/
- #define GPIO\_AF\_CAN1 ((uint8\_t)0x09) /\* CAN1 Alternate Function mapping \*/ AF 9 selection.
- #define GPIO\_AF\_CAN2 ((uint8\_t)0x09) /\* CAN2 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM12 ((uint8\_t)0x09) /\* TIM12 Alternate Function mapping \*/

- #define GPIO\_AF\_TIM13 ((uint8\_t)0x09) /\* TIM13 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM14 ((uint8\_t)0x09) /\* TIM14 Alternate Function mapping \*/
- #define GPIO\_AF\_OTG\_FS ((uint8\_t)0xA) /\* OTG\_FS Alternate Function mapping \*/
   AF 10 selection
- #define GPIO\_AF\_OTG\_HS ((uint8\_t)0xA) /\* OTG\_HS Alternate Function mapping \*/
- #define GPIO\_AF\_ETH ((uint8\_t)0x0B) /\* ETHERNET Alternate Function mapping \*/
   AF 11 selection
- #define GPIO\_AF\_FSMC ((uint8\_t)0xC) /\* FSMC Alternate Function mapping \*/
   AF 12 selection
- #define GPIO AF OTG HS FS ((uint8 t)0xC) /\* OTG HS configured in FS, Alternate Function mapping \*/
- #define GPIO\_AF\_SDIO ((uint8\_t)0xC) /\* SDIO Alternate Function mapping \*/
- #define GPIO\_AF\_DCMI ((uint8\_t)0x0D) /\* DCMI Alternate Function mapping \*/ AF 13 selection
- #define GPIO\_AF\_EVENTOUT ((uint8\_t)0x0F) /\* EVENTOUT Alternate Function mapping \*/
   AF 15 selection
- #define IS\_GPIO\_AF(AF)

## 5.47.1 Detailed Description

#### 5.47.2 Macro Definition Documentation

## 5.47.2.1 IS\_GPIO\_AF

```
(((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14)
((AF) == GPIO\_AF\_MCO) || ((AF) == GPIO\_AF\_TAMPER) ||
((AF) == GPIO_AF_SWJ)
                                   || ((AF) == GPIO_AF_TRACE)
((AF) -- GFIO_AF_SW) | ((AF) -- GFIO_AF_IRACE)
((AF) == GPIO_AF_TIM1) | | ((AF) == GPIO_AF_TIM2)
((AF) == GPIO_AF_TIM3) | | ((AF) == GPIO_AF_TIM8)
((AF) == GPIO_AF_IRM5) | | ((AF) == GPIO_AF_IRM8)
((AF) == GPIO_AF_IRM5) | | ((AF) == GPIO_AF_IRM8)
((AF) == GPIO_AF_I2C1)
((AF) == GPIO_AF_I2C3)
                                   || ((AF) == GPIO_AF_SPI1)
                                  || ((AF) == GPIO_AF_TIM13)
((AF) == GPIO\_AF\_SPI2)
((AF) == GPIO_AF_SPI3)
                                   || ((AF) == GPIO_AF_TIM14)
                                  || ((AF) == GPIO_AF_USART2)
|| ((AF) == GPIO_AF_UART4)
((AF) == GPIO_AF_USART1)
((AF) == GPIO AF USART3)
                                  || ((AF) == GPIO_AF_USART6) ||
((AF) == GPIO_AF_UART5)
((AF) == GPIO_AF_CAN1)
                                   || ((AF) == GPIO_AF_OTG_HS)
((AF) == GPIO_AF_OTG_FS)
                                   || ((AF) == GPIO_AF_FSMC)
((AF) == GPIO_AF_ETH)
((AF) == GPIO\_AF\_OTG\_HS\_FS) | | ((AF) == GPIO\_AF\_SDIO)
((AF) == GPIO_AF_DCMI)
                                   || ((AF) == GPIO_AF_EVENTOUT))
```

# 5.48 GPIO Legacy

#### **Macros**

- #define GPIO\_Mode\_AIN GPIO\_Mode\_AN
- #define GPIO\_AF\_OTG1\_FS GPIO\_AF\_OTG\_FS
- #define GPIO AF OTG2 HS GPIO AF OTG HS
- · #define GPIO AF OTG2 FS GPIO AF OTG HS FS

## 5.48.1 Detailed Description

# 5.49 RCC\_Exported\_Constants

## **Modules**

- RCC\_HSE\_configuration
- RCC PLL Clock Source
- RCC System Clock Source
- RCC\_AHB\_Clock\_Source
- RCC\_APB1\_APB2\_Clock\_Source
- RCC\_Interrupt\_Source
- RCC\_LSE\_Configuration
- RCC RTC Clock Source
- RCC I2S Clock Source
- RCC\_AHB1\_Peripherals
- RCC\_AHB2\_Peripherals
- RCC\_AHB3\_Peripherals
- RCC\_APB1\_Peripherals
- RCC\_APB2\_Peripherals
- RCC MCO1 Clock Source Prescaler
- RCC\_MCO2\_Clock\_Source\_Prescaler
- RCC\_Flag

## 5.49.1 Detailed Description

## 5.50 RCC HSE configuration

#### **Macros**

- #define RCC HSE OFF ((uint8 t)0x00)
- #define **RCC\_HSE\_ON** ((uint8\_t)0x01)
- #define RCC\_HSE\_Bypass ((uint8\_t)0x05)
- #define IS\_RCC\_HSE(HSE)

## 5.50.1 Detailed Description

#### 5.50.2 Macro Definition Documentation

#### 5.50.2.1 IS\_RCC\_HSE

Value:

```
(((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \ ((HSE) == RCC_HSE_Bypass))
```

# 5.51 RCC\_PLL\_Clock\_Source

### **Macros**

- #define RCC PLLSource HSI ((uint32 t)0x00000000)
- #define RCC\_PLLSource\_HSE ((uint32\_t)0x00400000)
- #define IS RCC PLL SOURCE(SOURCE)
- #define IS\_RCC\_PLLM\_VALUE(VALUE) ((VALUE) <= 63)</li>
- #define IS\_RCC\_PLLN\_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))</li>
- #define IS\_RCC\_PLLP\_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))
- #define IS\_RCC\_PLLQ\_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))</li>
- #define IS\_RCC\_PLLi2SN\_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))</li>
- #define IS\_RCC\_PLLI2SR\_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))</li>

## 5.51.1 Detailed Description

## 5.51.2 Macro Definition Documentation

## 5.51.2.1 IS\_RCC\_PLL\_SOURCE

Value:

```
(((SOURCE) == RCC_PLLSource_HSI) || \
((SOURCE) == RCC_PLLSource_HSE))
```

# 5.52 RCC\_System\_Clock\_Source

- #define RCC SYSCLKSource HSI ((uint32 t)0x00000000)
- #define RCC\_SYSCLKSource\_HSE ((uint32\_t)0x0000001)
- #define RCC\_SYSCLKSource\_PLLCLK ((uint32\_t)0x00000002)
- #define IS\_RCC\_SYSCLK\_SOURCE(SOURCE)

## 5.52.1 Detailed Description

## 5.52.2 Macro Definition Documentation

## 5.52.2.1 IS\_RCC\_SYSCLK\_SOURCE

#### Value:

```
(((SOURCE) == RCC_SYSCLKSource_HSI) || \
((SOURCE) == RCC_SYSCLKSource_HSE) || \
((SOURCE) == RCC_SYSCLKSource_PLLCLK))
```

# 5.53 RCC\_AHB\_Clock\_Source

#### **Macros**

- #define RCC\_SYSCLK\_Div1 ((uint32\_t)0x00000000)
- #define RCC\_SYSCLK\_Div2 ((uint32\_t)0x00000080)
- #define RCC\_SYSCLK\_Div4 ((uint32\_t)0x00000090)
- #define RCC\_SYSCLK\_Div8 ((uint32\_t)0x000000A0)
- #define RCC SYSCLK Div16 ((uint32 t)0x000000B0)
- #define RCC\_SYSCLK\_Div64 ((uint32\_t)0x000000C0)
- #define RCC\_SYSCLK\_Div128 ((uint32\_t)0x000000D0)
- #define RCC\_SYSCLK\_Div256 ((uint32\_t)0x000000E0)
- #define RCC\_SYSCLK\_Div512 ((uint32\_t)0x000000F0)
- #define IS\_RCC\_HCLK(HCLK)

#### 5.53.1 Detailed Description

## 5.53.2 Macro Definition Documentation

## 5.53.2.1 IS\_RCC\_HCLK

```
(((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
((HCLK) == RCC_SYSCLK_Div512))
```

# 5.54 RCC APB1 APB2 Clock Source

## **Macros**

- #define RCC\_HCLK\_Div1 ((uint32\_t)0x00000000)
- #define RCC HCLK Div2 ((uint32 t)0x00001000)
- #define RCC\_HCLK\_Div4 ((uint32\_t)0x00001400)
- #define RCC\_HCLK\_Div8 ((uint32\_t)0x00001800)
- #define RCC\_HCLK\_Div16 ((uint32\_t)0x00001C00)
- #define IS\_RCC\_PCLK(PCLK)

## 5.54.1 Detailed Description

#### 5.54.2 Macro Definition Documentation

#### 5.54.2.1 IS RCC PCLK

```
\begin{tabular}{ll} \# define & IS_RCC_PCLK ( \\ & & PCLK \end{tabular} \label{eq:pclk}
```

#### Value:

```
(((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
((PCLK) == RCC_HCLK_Div16))
```

# 5.55 RCC Interrupt Source

## **Macros**

- #define RCC\_IT\_LSIRDY ((uint8\_t)0x01)
- #define RCC\_IT\_LSERDY ((uint8\_t)0x02)
- #define RCC\_IT\_HSIRDY ((uint8 t)0x04)
- #define RCC\_IT\_HSERDY ((uint8\_t)0x08)
- #define RCC IT PLLRDY ((uint8 t)0x10)
- #define RCC\_IT\_PLLI2SRDY ((uint8\_t)0x20)
- #define RCC\_IT\_CSS ((uint8\_t)0x80)
- #define IS\_RCC\_IT(IT) ((((IT) & (uint8\_t)0xC0) == 0x00) && ((IT) != 0x00))
- #define IS\_RCC\_GET\_IT(IT)
- #define IS RCC CLEAR IT(IT) ((((IT) & (uint8 t)0x40) == 0x00) && ((IT) != 0x00))

## 5.55.1 Detailed Description

## 5.55.2 Macro Definition Documentation

#### 5.55.2.1 IS\_RCC\_GET\_IT

Value:

```
(((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \
((IT) == RCC_IT_PLLI2SRDY))
```

# 5.56 RCC\_LSE\_Configuration

#### **Macros**

- #define RCC\_LSE\_OFF ((uint8\_t)0x00)
- #define RCC LSE ON ((uint8 t)0x01)
- #define RCC\_LSE\_Bypass ((uint8\_t)0x04)
- #define IS\_RCC\_LSE(LSE)

## 5.56.1 Detailed Description

#### 5.56.2 Macro Definition Documentation

## 5.56.2.1 IS\_RCC\_LSE

Value:

```
(((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
((LSE) == RCC_LSE_Bypass))
```

# 5.57 RCC RTC Clock Source

- #define RCC\_RTCCLKSource\_LSE ((uint32\_t)0x00000100)
- #define RCC RTCCLKSource LSI ((uint32 t)0x00000200)
- #define RCC\_RTCCLKSource\_HSE\_Div2 ((uint32\_t)0x00020300)
- #define RCC\_RTCCLKSource\_HSE\_Div3 ((uint32\_t)0x00030300)
- #define RCC\_RTCCLKSource\_HSE\_Div4 ((uint32\_t)0x00040300)
- #define RCC\_RTCCLKSource\_HSE\_Div5 ((uint32\_t)0x00050300)
- #define RCC RTCCLKSource HSE Div6 ((uint32 t)0x00060300)
- #define RCC\_RTCCLKSource\_HSE\_Div7 ((uint32\_t)0x00070300)
- #define RCC RTCCLKSource HSE Div8 ((uint32 t)0x00080300)
- #define RCC\_RTCCLKSource\_HSE\_Div9 ((uint32\_t)0x00090300)

- #define RCC\_RTCCLKSource\_HSE\_Div10 ((uint32\_t)0x000A0300)
- #define RCC\_RTCCLKSource\_HSE\_Div11 ((uint32\_t)0x000B0300)
- #define RCC\_RTCCLKSource\_HSE\_Div12 ((uint32\_t)0x000C0300)
- #define RCC RTCCLKSource HSE Div13 ((uint32 t)0x000D0300)
- #define RCC RTCCLKSource HSE Div14 ((uint32 t)0x000E0300)
- #define RCC\_RTCCLKSource\_HSE\_Div15 ((uint32\_t)0x000F0300)
- #define RCC\_RTCCLKSource\_HSE\_Div16 ((uint32\_t)0x00100300)
- #define RCC\_RTCCLKSource\_HSE\_Div17 ((uint32\_t)0x00110300)
- #define RCC\_RTCCLKSource\_HSE\_Div18 ((uint32\_t)0x00120300)
- #define RCC RTCCLKSource HSE Div19 ((uint32 t)0x00130300)
- #define RCC RTCCLKSource HSE Div20 ((uint32 t)0x00140300)
- #define RCC RTCCLKSource HSE Div21 ((uint32 t)0x00150300)
- #define RCC\_RTCCLKSource\_HSE\_Div22 ((uint32\_t)0x00160300)
- #define RCC\_RTCCLKSource\_HSE\_Div23 ((uint32\_t)0x00170300)
- #define RCC\_RTCCLKSource\_HSE\_Div24 ((uint32\_t)0x00180300)
- #define RCC RTCLKSource HSE Div25 ((uint32 t)0x00190300)
- #define RCC RTCCLKSource HSE Div26 ((uint32 t)0x001A0300)
- #define RCC RTCCLKSource HSE Div27 ((uint32 t)0x001B0300)
- #define RCC\_RTCCLKSource\_HSE\_Div28 ((uint32\_t)0x001C0300)
- #define RCC\_RTCCLKSource\_HSE\_Div29 ((uint32\_t)0x001D0300)
- #define RCC RTCCLKSource HSE Div30 ((uint32 t)0x001E0300)
- #define RCC RTCCLKSource HSE Div31 ((uint32 t)0x001F0300)
- #define IS RCC RTCCLK SOURCE(SOURCE)

## 5.57.1 Detailed Description

## 5.58 RCC I2S Clock Source

## **Macros**

- #define RCC I2S2CLKSource PLLI2S ((uint8 t)0x00)
- #define RCC I2S2CLKSource Ext ((uint8 t)0x01)
- #define IS\_RCC\_I2SCLK\_SOURCE(SOURCE) (((SOURCE) == RCC\_I2S2CLKSource\_PLLI2S) || ((SOURCE) == RCC\_I2S2CLKSource\_Ext))

#### 5.58.1 Detailed Description

# 5.59 RCC\_AHB1\_Peripherals

- #define RCC\_AHB1Periph\_GPIOA ((uint32\_t)0x00000001)
- #define RCC\_AHB1Periph\_GPIOB ((uint32\_t)0x00000002)
- #define RCC\_AHB1Periph\_GPIOC ((uint32\_t)0x00000004)
- #define RCC\_AHB1Periph\_GPIOD ((uint32\_t)0x00000008)
- #define RCC\_AHB1Periph\_GPIOE ((uint32\_t)0x00000010)
- #define RCC\_AHB1Periph\_GPIOF ((uint32\_t)0x00000020)
- #define RCC\_AHB1Periph\_GPIOG ((uint32\_t)0x00000040)
- #define RCC\_AHB1Periph\_GPIOH ((uint32\_t)0x00000080)

- #define RCC\_AHB1Periph\_GPIOI ((uint32\_t)0x00000100)
- #define RCC\_AHB1Periph\_CRC ((uint32\_t)0x00001000)
- #define RCC AHB1Periph FLITF ((uint32 t)0x00008000)
- #define RCC\_AHB1Periph\_SRAM1 ((uint32\_t)0x00010000)
- #define RCC\_AHB1Periph\_SRAM2 ((uint32\_t)0x00020000)
- #define RCC\_AHB1Periph\_BKPSRAM ((uint32\_t)0x00040000)
- #define RCC AHB1Periph CCMDATARAMEN ((uint32 t)0x00100000)
- #define RCC\_AHB1Periph\_DMA1 ((uint32\_t)0x00200000)
- #define RCC AHB1Periph DMA2 ((uint32 t)0x00400000)
- #define RCC AHB1Periph ETH MAC ((uint32 t)0x02000000)
- #define RCC AHB1Periph ETH MAC Tx ((uint32 t)0x04000000)
- #define RCC\_AHB1Periph\_ETH\_MAC\_Rx ((uint32\_t)0x08000000)
- #define RCC AHB1Periph ETH MAC PTP ((uint32 t)0x10000000)
- #define RCC AHB1Periph OTG HS ((uint32 t)0x20000000)
- #define RCC AHB1Periph OTG HS ULPI ((uint32 t)0x40000000)
- #define IS\_RCC\_AHB1\_CLOCK\_PERIPH(PERIPH) ((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS\_RCC\_AHB1\_RESET\_PERIPH(PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS\_RCC\_AHB1\_LPMODE\_PERIPH(PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))

## 5.59.1 Detailed Description

# 5.60 RCC\_AHB2\_Peripherals

#### **Macros**

- #define RCC\_AHB2Periph\_DCMI ((uint32\_t)0x00000001)
- #define RCC\_AHB2Periph\_CRYP ((uint32\_t)0x00000010)
- #define RCC\_AHB2Periph\_HASH ((uint32\_t)0x00000020)
- #define RCC\_AHB2Periph\_RNG ((uint32\_t)0x00000040)
- #define RCC\_AHB2Periph\_OTG\_FS ((uint32\_t)0x00000080)
- #define IS RCC AHB2 PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFF0E) == 0x00) && ((PERIPH) != 0x00))

## 5.60.1 Detailed Description

## 5.61 RCC AHB3 Peripherals

- #define RCC\_AHB3Periph\_FSMC ((uint32\_t)0x00000001)
- #define IS RCC AHB3 PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00))

## 5.61.1 Detailed Description

# 5.62 RCC\_APB1\_Peripherals

#### **Macros**

- #define RCC APB1Periph TIM2 ((uint32 t)0x00000001)
- #define RCC\_APB1Periph\_TIM3 ((uint32\_t)0x00000002)
- #define RCC APB1Periph TIM4 ((uint32 t)0x00000004)
- #define RCC\_APB1Periph\_TIM5 ((uint32\_t)0x00000008)
- #define RCC\_APB1Periph\_TIM6 ((uint32\_t)0x00000010)
- #define RCC\_APB1Periph\_TIM7 ((uint32\_t)0x00000020)
- #define RCC APB1Periph TIM12 ((uint32 t)0x00000040)
- #define RCC APB1Periph TIM13 ((uint32 t)0x00000080)
- #define RCC\_APB1Periph\_TIM14 ((uint32\_t)0x00000100)
- #define RCC\_APB1Periph\_WWDG ((uint32 t)0x00000800)
- #define RCC\_APB1Periph\_SPI2 ((uint32\_t)0x00004000)
- #define RCC APB1Periph SPI3 ((uint32 t)0x00008000)
- #define RCC\_APB1Periph\_USART2 ((uint32\_t)0x00020000)
- #define RCC\_APB1Periph\_USART3 ((uint32\_t)0x00040000)
- #define RCC\_APB1Periph\_UART4 ((uint32\_t)0x00080000)
- #define RCC\_APB1Periph\_UART5 ((uint32\_t)0x00100000)
- #define RCC\_APB1Periph\_I2C1 ((uint32\_t)0x00200000)
- #define RCC\_APB1Periph\_I2C2 ((uint32\_t)0x00400000)
- #define RCC\_APB1Periph\_I2C3 ((uint32\_t)0x00800000)
- #define RCC\_APB1Periph\_CAN1 ((uint32\_t)0x02000000)
- #define RCC APB1Periph CAN2 ((uint32 t)0x04000000)
- #define RCC\_APB1Periph\_PWR ((uint32\_t)0x10000000)
- #define RCC\_APB1Periph\_DAC ((uint32\_t)0x20000000)
- #define IS\_RCC\_APB1\_PERIPH(PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))

#### 5.62.1 Detailed Description

## 5.63 RCC\_APB2\_Peripherals

- #define RCC APB2Periph TIM1 ((uint32 t)0x00000001)
- #define RCC\_APB2Periph\_TIM8 ((uint32\_t)0x00000002)
- #define RCC\_APB2Periph\_USART1 ((uint32\_t)0x00000010)
- #define RCC\_APB2Periph\_USART6 ((uint32\_t)0x00000020)
- #define RCC APB2Periph ADC ((uint32 t)0x00000100)
- #define RCC\_APB2Periph\_ADC1 ((uint32\_t)0x00000100)
- #define RCC\_APB2Periph\_ADC2 ((uint32\_t)0x00000200)
- #define RCC\_APB2Periph\_ADC3 ((uint32\_t)0x00000400)
- #define RCC\_APB2Periph\_SDIO ((uint32\_t)0x00000800)
- #define RCC APB2Periph SPI1 ((uint32 t)0x00001000)
- #define RCC\_APB2Periph\_SYSCFG ((uint32\_t)0x00004000)
- #define RCC\_APB2Periph\_TIM9 ((uint32\_t)0x00010000)
- #define RCC\_APB2Periph\_TIM10 ((uint32\_t)0x00020000)
- #define RCC\_APB2Periph\_TIM11 ((uint32\_t)0x00040000)
- #define IS RCC APB2 PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
- #define IS\_RCC\_APB2\_RESET\_PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH) != 0x00))

## 5.63.1 Detailed Description

# 5.64 RCC\_MCO1\_Clock\_Source\_Prescaler

#### **Macros**

- #define RCC\_MCO1Source\_HSI ((uint32\_t)0x00000000)
- #define RCC\_MCO1Source\_LSE ((uint32\_t)0x00200000)
- #define RCC\_MCO1Source\_HSE ((uint32\_t)0x00400000)
- #define RCC\_MCO1Source\_PLLCLK ((uint32\_t)0x00600000)
- #define RCC MCO1Div\_1 ((uint32 t)0x00000000)
- #define RCC\_MCO1Div\_2 ((uint32\_t)0x04000000)
- #define RCC\_MCO1Div\_3 ((uint32\_t)0x05000000)
- #define RCC MCO1Div\_4 ((uint32 t)0x06000000)
- #define RCC\_MCO1Div\_5 ((uint32\_t)0x07000000)
- #define IS RCC MCO1SOURCE(SOURCE)
- #define IS\_RCC\_MCO1DIV(DIV)

## 5.64.1 Detailed Description

## 5.64.2 Macro Definition Documentation

### 5.64.2.1 IS RCC MCO1DIV

#### Value:

```
(((DIV) == RCC_MCO1Div_1) || ((DIV) == RCC_MCO1Div_2) || \
((DIV) == RCC_MCO1Div_3) || ((DIV) == RCC_MCO1Div_4) || \
((DIV) == RCC_MCO1Div_5))
```

## 5.64.2.2 IS\_RCC\_MCO1SOURCE

# 5.65 RCC MCO2 Clock Source Prescaler

#### **Macros**

- #define RCC MCO2Source SYSCLK ((uint32 t)0x00000000)
- #define RCC\_MCO2Source\_PLLI2SCLK ((uint32\_t)0x40000000)
- #define RCC\_MCO2Source\_HSE ((uint32\_t)0x80000000)
- #define RCC\_MCO2Source\_PLLCLK ((uint32\_t)0xC0000000)
- #define RCC\_MCO2Div\_1 ((uint32\_t)0x00000000)
- #define RCC MCO2Div 2 ((uint32 t)0x20000000)
- #define RCC\_MCO2Div\_3 ((uint32\_t)0x28000000)
- #define RCC\_MCO2Div\_4 ((uint32\_t)0x30000000)
- #define RCC\_MCO2Div\_5 ((uint32 t)0x38000000)
- #define IS\_RCC\_MCO2SOURCE(SOURCE)
- #define IS RCC MCO2DIV(DIV)

## 5.65.1 Detailed Description

## 5.65.2 Macro Definition Documentation

## 5.65.2.1 IS\_RCC\_MCO2DIV

## Value:

```
(((DIV) == RCC_MCO2Div_1) || ((DIV) == RCC_MCO2Div_2) || \
((DIV) == RCC_MCO2Div_3) || ((DIV) == RCC_MCO2Div_4) || \
((DIV) == RCC_MCO2Div_5))
```

## 5.65.2.2 IS RCC MCO2SOURCE

# 5.66 RCC Flag

#### **Macros**

- #define RCC FLAG HSIRDY ((uint8 t)0x21)
- #define RCC FLAG HSERDY ((uint8 t)0x31)
- #define RCC\_FLAG\_PLLRDY ((uint8\_t)0x39)
- #define RCC FLAG PLLI2SRDY ((uint8 t)0x3B)
- #define RCC\_FLAG\_LSERDY ((uint8\_t)0x41)
- #define RCC\_FLAG\_LSIRDY ((uint8\_t)0x61)
- #define RCC FLAG BORRST ((uint8 t)0x79)
- #define RCC FLAG PINRST ((uint8 t)0x7A)
- #define RCC\_FLAG\_PORRST ((uint8\_t)0x7B)
- #define RCC\_FLAG\_SFTRST ((uint8\_t)0x7C)
- #define RCC\_FLAG\_IWDGRST ((uint8\_t)0x7D)
- #define RCC\_FLAG\_WWDGRST ((uint8\_t)0x7E)
- #define RCC FLAG LPWRRST ((uint8 t)0x7F)
- #define IS\_RCC\_FLAG(FLAG)
- #define IS\_RCC\_CALIBRATION\_VALUE(VALUE) ((VALUE) <= 0x1F)</li>

### 5.66.1 Detailed Description

#### 5.66.2 Macro Definition Documentation

## 5.66.2.1 IS\_RCC\_FLAG

```
#define IS_RCC_FLAG( FLAG)
```

#### Value:

```
(((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_BORRST) || \
((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \
((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_LDGRST) || \
((FLAG) == RCC_FLAG_WDGRST) || ((FLAG) == RCC_FLAG_LPWRRST) || \
((FLAG) == RCC_FLAG_PLI2SRDY))
```

# 5.67 TIM Exported constants

## **Modules**

- TIM\_Output\_Compare\_and\_PWM\_modes
- TIM\_One\_Pulse\_Mode
- TIM\_Channel
- TIM\_Clock\_Division\_CKD
- TIM\_Counter\_Mode
- TIM Output Compare Polarity
- TIM\_Output\_Compare\_N\_Polarity

- TIM\_Output\_Compare\_State
- TIM\_Output\_Compare\_N\_State
- TIM Capture Compare State
- TIM\_Capture\_Compare\_N\_State
- TIM\_Break\_Input\_enable\_disable
- TIM\_Break\_Polarity
- TIM\_AOE\_Bit\_Set\_Reset
- TIM Lock level
- TIM\_OSSI\_Off\_State\_Selection\_for\_Idle\_mode\_state
- · TIM OSSR Off State Selection for Run mode state
- · TIM Output Compare Idle State
- TIM\_Output\_Compare\_N\_Idle\_State
- TIM\_Input\_Capture\_Polarity
- TIM\_Input\_Capture\_Selection
- TIM\_Input\_Capture\_Prescaler
- · TIM interrupt sources
- TIM\_DMA\_Base\_address
- TIM\_DMA\_Burst\_Length
- TIM\_DMA\_sources
- TIM\_External\_Trigger\_Prescaler
- TIM\_Internal\_Trigger\_Selection
- TIM\_TIx\_External\_Clock\_Source
- TIM\_External\_Trigger\_Polarity
- TIM\_Prescaler\_Reload\_Mode
- TIM\_Forced\_Action
- TIM Encoder Mode
- TIM\_Event\_Source
- TIM\_Update\_Source
- TIM\_Output\_Compare\_Preload\_State
- TIM\_Output\_Compare\_Fast\_State
- TIM\_Output\_Compare\_Clear\_State
- TIM Trigger Output Source
- TIM\_Slave\_Mode
- TIM\_Master\_Slave\_Mode
- TIM\_Remap
- TIM Flags
- TIM Input Capture Filer Value
- TIM\_External\_Trigger\_Filter
- TIM Legacy

#### **Macros**

- #define IS TIM ALL PERIPH(PERIPH)
- #define IS\_TIM\_LIST1\_PERIPH(PERIPH)
- #define IS TIM LIST2 PERIPH(PERIPH)
- #define IS\_TIM\_LIST3\_PERIPH(PERIPH)
- #define IS\_TIM\_LIST4\_PERIPH(PERIPH)
- #define IS TIM LIST5 PERIPH(PERIPH)
- #define IS\_TIM\_LIST6\_PERIPH(TIMx)

# 5.67.1 Detailed Description

### 5.67.2 Macro Definition Documentation

#### 5.67.2.1 IS TIM ALL PERIPH

Value:

```
(((PERIPH) == TIM1) || \
((PERIPH) == TIM2) || \
((PERIPH) == TIM3) || \
((PERIPH) == TIM4) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM6) || \
((PERIPH) == TIM7) || \
((PERIPH) == TIM8) || \
((PERIPH) == TIM9) || \
((PERIPH) == TIM10) || \
((PERIPH) == TIM10) || \
((PERIPH) == TIM11) || \
((PERIPH) == TIM12) || \
((PERIPH) == TIM13) || \
((PERIPH) == TIM14)) |
```

### 5.67.2.2 IS\_TIM\_LIST1\_PERIPH

Value:

```
(((PERIPH) == TIM1) || \
((PERIPH) == TIM2) || \
((PERIPH) == TIM3) || \
((PERIPH) == TIM4) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM9) || \
((PERIPH) == TIM10) || \
((PERIPH) == TIM10) || \
((PERIPH) == TIM11) || \
((PERIPH) == TIM12) || \
((PERIPH) == TIM13) || \
((PERIPH) == TIM14))
```

# 5.67.2.3 IS\_TIM\_LIST2\_PERIPH

```
(((PERIPH) == TIM1) || \
((PERIPH) == TIM2) || \
((PERIPH) == TIM3) || \
((PERIPH) == TIM4) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM9) || \
((PERIPH) == TIM12))
```

### 5.67.2.4 IS\_TIM\_LIST3\_PERIPH

Value:

```
(((PERIPH) == TIM1) || \
((PERIPH) == TIM2) || \
((PERIPH) == TIM3) || \
((PERIPH) == TIM4) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM5))
```

# 5.67.2.5 IS\_TIM\_LIST4\_PERIPH

Value:

```
(((PERIPH) == TIM1) || \
((PERIPH) == TIM8))
```

# 5.67.2.6 IS\_TIM\_LIST5\_PERIPH

Value:

```
(((PERIPH) == TIM1) || \
((PERIPH) == TIM2) || \
((PERIPH) == TIM3) || \
((PERIPH) == TIM4) || \
((PERIPH) == TIM5) || \
((PERIPH) == TIM6) || \
((PERIPH) == TIM7) || \
((PERIPH) == TIM8))
```

### 5.67.2.7 IS\_TIM\_LIST6\_PERIPH

```
#define IS_TIM_LIST6_PERIPH( _{TIMx} )
```

```
(((TIMx) == TIM2) || \
((TIMx) == TIM5) || \
((TIMx) == TIM11))
```

# 5.68 TIM\_Output\_Compare\_and\_PWM\_modes

### **Macros**

- #define TIM\_OCMode\_Timing ((uint16\_t)0x0000)
- #define TIM\_OCMode\_Active ((uint16\_t)0x0010)
- #define TIM\_OCMode\_Inactive ((uint16\_t)0x0020)
- #define TIM\_OCMode\_Toggle ((uint16\_t)0x0030)
- #define TIM\_OCMode\_PWM1 ((uint16\_t)0x0060)
- #define TIM\_OCMode\_PWM2 ((uint16\_t)0x0070)
- #define IS TIM OC MODE(MODE)
- #define IS\_TIM\_OCM(MODE)

### 5.68.1 Detailed Description

### 5.68.2 Macro Definition Documentation

### 5.68.2.1 IS\_TIM\_OC\_MODE

#### Value:

```
(((MODE) == TIM_OCMode_Timing) || \
((MODE) == TIM_OCMode_Active) || \
((MODE) == TIM_OCMode_Inactive) || \
((MODE) == TIM_OCMode_Toggle) || \
((MODE) == TIM_OCMode_PWM1) || \
((MODE) == TIM_OCMode_PWM2))
```

### 5.68.2.2 IS\_TIM\_OCM

### Value:

```
(((MODE) == TIM_OCMode_Timing) || \
((MODE) == TIM_OCMode_Active) || \
((MODE) == TIM_OCMode_Inactive) || \
((MODE) == TIM_OCMode_Toggle) || \
((MODE) == TIM_OCMode_PWM1) || \
((MODE) == TIM_OCMode_PWM2) || \
((MODE) == TIM_ForcedAction_Active) || \
((MODE) == TIM_ForcedAction_InActive))
```

# 5.69 TIM\_One\_Pulse\_Mode

#### **Macros**

- #define TIM\_OPMode\_Single ((uint16\_t)0x0008)
- #define TIM\_OPMode\_Repetitive ((uint16\_t)0x0000)
- #define IS\_TIM\_OPM\_MODE(MODE)

5.70 TIM\_Channel

# 5.69.1 Detailed Description

### 5.69.2 Macro Definition Documentation

# 5.69.2.1 IS\_TIM\_OPM\_MODE

# 5.70 TIM\_Channel

### **Macros**

- #define TIM\_Channel\_1 ((uint16\_t)0x0000)
- #define TIM\_Channel\_2 ((uint16\_t)0x0004)
- #define TIM Channel 3 ((uint16 t)0x0008)
- #define TIM\_Channel\_4 ((uint16\_t)0x000C)
- #define IS\_TIM\_CHANNEL(CHANNEL)
- #define IS\_TIM\_PWMI\_CHANNEL(CHANNEL)
- #define IS\_TIM\_COMPLEMENTARY\_CHANNEL(CHANNEL)

# 5.70.1 Detailed Description

#### 5.70.2 Macro Definition Documentation

### 5.70.2.1 IS\_TIM\_CHANNEL

((CHANNEL) == TIM\_Channel\_4))

## 5.70.2.2 IS\_TIM\_COMPLEMENTARY\_CHANNEL

```
\begin{tabular}{ll} \# define & IS\_TIM\_COMPLEMENTARY\_CHANNEL ( \\ & \textit{CHANNEL} \end{tabular} ) \end{tabular}
```

Value:

```
(((CHANNEL) == TIM_Channel_1) || \
((CHANNEL) == TIM_Channel_2) || \
((CHANNEL) == TIM_Channel_3))
```

### 5.70.2.3 IS\_TIM\_PWMI\_CHANNEL

Value:

```
(((CHANNEL) == TIM_Channel_1) || \
((CHANNEL) == TIM_Channel_2))
```

# 5.71 TIM\_Clock\_Division\_CKD

#### **Macros**

- #define TIM\_CKD\_DIV1 ((uint16\_t)0x0000)
- #define **TIM\_CKD\_DIV2** ((uint16\_t)0x0100)
- #define TIM CKD DIV4 ((uint16 t)0x0200)
- #define IS TIM CKD DIV(DIV)

# 5.71.1 Detailed Description

# 5.71.2 Macro Definition Documentation

# 5.71.2.1 IS\_TIM\_CKD\_DIV

```
(((DIV) == TIM_CKD_DIV1) || \
((DIV) == TIM_CKD_DIV2) || \
((DIV) == TIM_CKD_DIV4))
```

# 5.72 TIM Counter Mode

#### **Macros**

- #define TIM\_CounterMode\_Up ((uint16\_t)0x0000)
- #define TIM\_CounterMode\_Down ((uint16\_t)0x0010)
- #define TIM\_CounterMode\_CenterAligned1 ((uint16\_t)0x0020)
- #define TIM\_CounterMode\_CenterAligned2 ((uint16\_t)0x0040)
- #define TIM\_CounterMode\_CenterAligned3 ((uint16\_t)0x0060)
- #define IS\_TIM\_COUNTER\_MODE(MODE)

# 5.72.1 Detailed Description

#### 5.72.2 Macro Definition Documentation

# 5.72.2.1 IS\_TIM\_COUNTER\_MODE

#### Value:

```
(((MODE) == TIM_CounterMode_Up) || \
((MODE) == TIM_CounterMode_Down) || \
((MODE) == TIM_CounterMode_CenterAligned1) || \
((MODE) == TIM_CounterMode_CenterAligned2) || \
((MODE) == TIM_CounterMode_CenterAligned3))
```

# 5.73 TIM\_Output\_Compare\_Polarity

# **Macros**

- #define TIM\_OCPolarity\_High ((uint16\_t)0x0000)
- #define **TIM OCPolarity Low** ((uint16 t)0x0002)
- #define IS\_TIM\_OC\_POLARITY(POLARITY)

### 5.73.1 Detailed Description

## 5.73.2 Macro Definition Documentation

#### 5.73.2.1 IS\_TIM\_OC\_POLARITY

```
(((POLARITY) == TIM_OCPolarity_High) || \
((POLARITY) == TIM_OCPolarity_Low))
```

# 5.74 TIM Output Compare N Polarity

### **Macros**

- #define TIM\_OCNPolarity\_High ((uint16\_t)0x0000)
- #define TIM\_OCNPolarity\_Low ((uint16\_t)0x0008)
- #define IS\_TIM\_OCN\_POLARITY(POLARITY)

# 5.74.1 Detailed Description

#### 5.74.2 Macro Definition Documentation

#### 5.74.2.1 IS TIM OCN POLARITY

Value:

```
(((POLARITY) == TIM_OCNPolarity_High) || \
((POLARITY) == TIM_OCNPolarity_Low))
```

# 5.75 TIM\_Output\_Compare\_State

## **Macros**

- #define TIM\_OutputState\_Disable ((uint16\_t)0x0000)
- #define TIM\_OutputState\_Enable ((uint16\_t)0x0001)
- #define IS\_TIM\_OUTPUT\_STATE(STATE)

# 5.75.1 Detailed Description

#### 5.75.2 Macro Definition Documentation

### 5.75.2.1 IS\_TIM\_OUTPUT\_STATE

```
(((STATE) == TIM_OutputState_Disable) || \
((STATE) == TIM_OutputState_Enable))
```

# 5.76 TIM\_Output\_Compare\_N\_State

### **Macros**

- #define TIM\_OutputNState\_Disable ((uint16\_t)0x0000)
- #define **TIM\_OutputNState\_Enable** ((uint16\_t)0x0004)
- #define IS\_TIM\_OUTPUTN\_STATE(STATE)

# 5.76.1 Detailed Description

## 5.76.2 Macro Definition Documentation

#### 5.76.2.1 IS TIM OUTPUTN STATE

Value:

```
(((STATE) == TIM_OutputNState_Disable) || \
((STATE) == TIM_OutputNState_Enable))
```

# 5.77 TIM\_Capture\_Compare\_State

## **Macros**

- #define TIM\_CCx\_Enable ((uint16\_t)0x0001)
- #define TIM\_CCx\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_CCX(CCX)

### 5.77.1 Detailed Description

#### 5.77.2 Macro Definition Documentation

### 5.77.2.1 IS\_TIM\_CCX

```
#define IS_TIM_CCX( CCX)
```

```
(((CCX) == TIM_CCx_Enable) || \
((CCX) == TIM_CCx_Disable))
```

# 5.78 TIM\_Capture\_Compare\_N\_State

### **Macros**

- #define TIM\_CCxN\_Enable ((uint16\_t)0x0004)
- #define TIM\_CCxN\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_CCXN(CCXN)

# 5.78.1 Detailed Description

## 5.78.2 Macro Definition Documentation

#### 5.78.2.1 IS TIM CCXN

```
\begin{tabular}{ll} \# define & IS\_TIM\_CCXN ( \\ & & CCXN \end{tabular} \label{eq:ccxn}
```

Value:

```
(((CCXN) == TIM_CCxN_Enable) || \
((CCXN) == TIM_CCxN_Disable))
```

# 5.79 TIM\_Break\_Input\_enable\_disable

## **Macros**

- #define TIM\_Break\_Enable ((uint16\_t)0x1000)
- #define TIM\_Break\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_BREAK\_STATE(STATE)

# 5.79.1 Detailed Description

#### 5.79.2 Macro Definition Documentation

### 5.79.2.1 IS\_TIM\_BREAK\_STATE

```
(((STATE) == TIM_Break_Enable) || \
((STATE) == TIM_Break_Disable))
```

# 5.80 TIM\_Break\_Polarity

### **Macros**

- #define TIM\_BreakPolarity\_Low ((uint16\_t)0x0000)
- #define TIM\_BreakPolarity\_High ((uint16\_t)0x2000)
- #define IS\_TIM\_BREAK\_POLARITY(POLARITY)

# 5.80.1 Detailed Description

## 5.80.2 Macro Definition Documentation

#### 5.80.2.1 IS TIM BREAK POLARITY

Value:

```
(((POLARITY) == TIM_BreakPolarity_Low) || \
((POLARITY) == TIM_BreakPolarity_High))
```

# 5.81 TIM\_AOE\_Bit\_Set\_Reset

## **Macros**

- #define TIM\_AutomaticOutput\_Enable ((uint16\_t)0x4000)
- #define TIM\_AutomaticOutput\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(STATE)

### 5.81.1 Detailed Description

#### 5.81.2 Macro Definition Documentation

### 5.81.2.1 IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE

```
(((STATE) == TIM_AutomaticOutput_Enable) || \
((STATE) == TIM_AutomaticOutput_Disable))
```

# 5.82 TIM Lock level

#### **Macros**

- #define **TIM\_LOCKLevel\_OFF** ((uint16\_t)0x0000)
- #define TIM\_LOCKLevel\_1 ((uint16\_t)0x0100)
- #define TIM\_LOCKLevel\_2 ((uint16\_t)0x0200)
- #define TIM\_LOCKLevel\_3 ((uint16\_t)0x0300)
- #define IS\_TIM\_LOCK\_LEVEL(LEVEL)

# 5.82.1 Detailed Description

# 5.82.2 Macro Definition Documentation

```
5.82.2.1 IS TIM LOCK LEVEL
```

### Value:

```
(((LEVEL) == TIM_LOCKLevel_OFF) || \
((LEVEL) == TIM_LOCKLevel_1) || \
((LEVEL) == TIM_LOCKLevel_2) || \
((LEVEL) == TIM_LOCKLevel_3))
```

# 5.83 TIM OSSI Off State Selection for Idle mode state

### **Macros**

- #define TIM\_OSSIState\_Enable ((uint16\_t)0x0400)
- #define TIM\_OSSIState\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_OSSI\_STATE(STATE)

### 5.83.1 Detailed Description

#### 5.83.2 Macro Definition Documentation

#### 5.83.2.1 IS TIM OSSI STATE

```
(((STATE) == TIM_OSSIState_Enable) || \
((STATE) == TIM_OSSIState_Disable))
```

# 5.84 TIM\_OSSR\_Off\_State\_Selection\_for\_Run\_mode\_state

### **Macros**

- #define TIM\_OSSRState\_Enable ((uint16\_t)0x0800)
- #define TIM\_OSSRState\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_OSSR\_STATE(STATE)

# 5.84.1 Detailed Description

## 5.84.2 Macro Definition Documentation

#### 5.84.2.1 IS TIM OSSR STATE

Value:

```
(((STATE) == TIM_OSSRState_Enable) || \
((STATE) == TIM_OSSRState_Disable))
```

# 5.85 TIM\_Output\_Compare\_Idle\_State

## **Macros**

- #define TIM\_OCIdleState\_Set ((uint16\_t)0x0100)
- #define TIM\_OCIdleState\_Reset ((uint16\_t)0x0000)
- #define IS\_TIM\_OCIDLE\_STATE(STATE)

### 5.85.1 Detailed Description

#### 5.85.2 Macro Definition Documentation

### 5.85.2.1 IS\_TIM\_OCIDLE\_STATE

```
(((STATE) == TIM_OCIdleState_Set) || \
((STATE) == TIM_OCIdleState_Reset))
```

# 5.86 TIM Output Compare N Idle State

### **Macros**

- #define TIM\_OCNIdleState\_Set ((uint16\_t)0x0200)
- #define TIM OCNIdleState Reset ((uint16 t)0x0000)
- #define IS\_TIM\_OCNIDLE\_STATE(STATE)

# 5.86.1 Detailed Description

# 5.86.2 Macro Definition Documentation

### 5.86.2.1 IS\_TIM\_OCNIDLE\_STATE

Value:

```
(((STATE) == TIM_OCNIdleState_Set) || \
((STATE) == TIM_OCNIdleState_Reset))
```

# 5.87 TIM\_Input\_Capture\_Polarity

#### **Macros**

- #define **TIM\_ICPolarity\_Rising** ((uint16\_t)0x0000)
- #define TIM\_ICPolarity\_Falling ((uint16\_t)0x0002)
- #define TIM\_ICPolarity\_BothEdge ((uint16\_t)0x000A)
- #define IS\_TIM\_IC\_POLARITY(POLARITY)

# 5.87.1 Detailed Description

# 5.87.2 Macro Definition Documentation

### 5.87.2.1 IS\_TIM\_IC\_POLARITY

```
(((POLARITY) == TIM_ICPolarity_Rising) || \
((POLARITY) == TIM_ICPolarity_Falling) || \
((POLARITY) == TIM_ICPolarity_BothEdge))
```

# 5.88 TIM Input Capture Selection

### **Macros**

- #define TIM\_ICSelection\_DirectTI ((uint16\_t)0x0001)
- #define TIM\_ICSelection\_IndirectTl ((uint16\_t)0x0002)
- #define TIM\_ICSelection\_TRC ((uint16\_t)0x0003)
- #define IS\_TIM\_IC\_SELECTION(SELECTION)

# 5.88.1 Detailed Description

### 5.88.2 Macro Definition Documentation

### 5.88.2.1 IS\_TIM\_IC\_SELECTION

#### Value:

```
(((SELECTION) == TIM_ICSelection_DirectTI) || \
((SELECTION) == TIM_ICSelection_IndirectTI) || \
((SELECTION) == TIM_ICSelection_TRC))
```

#### 5.88.2.2 TIM\_ICSelection\_DirectTI

```
#define TIM_ICSelection_DirectTI ((uint16_t)0x0001)
```

TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively

## 5.88.2.3 TIM\_ICSelection\_IndirectTI

```
#define TIM_ICSelection_IndirectTI ((uint16_t)0x0002)
```

TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively.

### 5.88.2.4 TIM\_ICSelection\_TRC

```
#define TIM_ICSelection_TRC ((uint16_t)0x0003)
```

TIM Input 1, 2, 3 or 4 is selected to be connected to TRC.

# 5.89 TIM Input Capture Prescaler

### **Macros**

```
#define TIM_ICPSC_DIV1 ((uint16_t)0x0000)
#define TIM_ICPSC_DIV2 ((uint16_t)0x0004)
```

- #define TIM\_ICPSC\_DIV4 ((uint16\_t)0x0008)
- #define TIM\_ICPSC\_DIV8 ((uint16\_t)0x000C)#define IS\_TIM\_IC\_PRESCALER(PRESCALER)
- \_ \_ \_ ,

# 5.89.1 Detailed Description

#### 5.89.2 Macro Definition Documentation

### 5.89.2.1 IS\_TIM\_IC\_PRESCALER

#### Value:

```
(((PRESCALER) == TIM_ICPSC_DIV1) || \
((PRESCALER) == TIM_ICPSC_DIV2) || \
((PRESCALER) == TIM_ICPSC_DIV4) || \
((PRESCALER) == TIM_ICPSC_DIV8))
```

## 5.89.2.2 TIM\_ICPSC\_DIV1

```
\#define TIM_ICPSC_DIV1 ((uint16_t)0x0000)
```

Capture performed each time an edge is detected on the capture input.

# 5.89.2.3 TIM\_ICPSC\_DIV2

```
#define TIM_ICPSC_DIV2 ((uint16_t)0x0004)
```

Capture performed once every 2 events.

### 5.89.2.4 TIM\_ICPSC\_DIV4

```
#define TIM_ICPSC_DIV4 ((uint16_t)0x0008)
```

Capture performed once every 4 events.

### 5.89.2.5 TIM\_ICPSC\_DIV8

```
#define TIM_ICPSC_DIV8 ((uint16_t)0x000C)
```

Capture performed once every 8 events.

# 5.90 TIM\_interrupt\_sources

# **Macros**

- #define **TIM\_IT\_Update** ((uint16\_t)0x0001)
- #define **TIM\_IT\_CC1** ((uint16\_t)0x0002)
- #define **TIM\_IT\_CC2** ((uint16\_t)0x0004)
- #define TIM\_IT\_CC3 ((uint16\_t)0x0008)
- #define TIM\_IT\_CC4 ((uint16\_t)0x0010)
- #define TIM\_IT\_COM ((uint16\_t)0x0020)
- #define **TIM\_IT\_Trigger** ((uint16\_t)0x0040)
- #define TIM\_IT\_Break ((uint16\_t)0x0080)
- #define IS\_TIM\_IT(IT) ((((IT) & (uint16\_t)0xFF00) == 0x0000) && ((IT) != 0x0000))
- #define IS\_TIM\_GET\_IT(IT)

# 5.90.1 Detailed Description

### 5.90.2 Macro Definition Documentation

# 5.90.2.1 IS\_TIM\_GET\_IT

```
(((IT) == TIM_IT_Update) || \
((IT) == TIM_IT_CC1) || \
((IT) == TIM_IT_CC2) || \
((IT) == TIM_IT_CC3) || \
((IT) == TIM_IT_CC4) || \
((IT) == TIM_IT_CC4) || \
((IT) == TIM_IT_COM) || \
((IT) == TIM_IT_Trigger) || \
((IT) == TIM_IT_Break))
```

# 5.91 TIM DMA Base address

#### **Macros**

- #define TIM DMABase CR1 ((uint16 t)0x0000)
- #define TIM DMABase CR2 ((uint16 t)0x0001)
- #define TIM DMABase SMCR ((uint16 t)0x0002)
- #define TIM\_DMABase\_DIER ((uint16\_t)0x0003)
- #define TIM\_DMABase\_SR ((uint16\_t)0x0004)
- #define TIM\_DMABase\_EGR ((uint16\_t)0x0005)
- #define TIM DMABase CCMR1 ((uint16 t)0x0006)
- #define TIM DMABase CCMR2 ((uint16 t)0x0007)
- #define TIM\_DMABase\_CCER ((uint16\_t)0x0008)
- #define TIM\_DMABase\_CNT ((uint16\_t)0x0009)
- #define TIM\_DMABase\_PSC ((uint16\_t)0x000A)
- #define TIM DMABase ARR ((uint16 t)0x000B)
- #define TIM DMABase RCR ((uint16 t)0x000C)
- #define TIM DMABase CCR1 ((uint16 t)0x000D)
- #define TIM\_DMABase\_CCR2 ((uint16\_t)0x000E)
- #define TIM\_DMABase\_CCR3 ((uint16\_t)0x000F)
- #define TIM\_DMABase\_CCR4 ((uint16\_t)0x0010)
- #define TIM\_DMABase\_BDTR ((uint16\_t)0x0011)
- #define TIM DMABase DCR ((uint16 t)0x0012)
- #define TIM DMABase OR ((uint16 t)0x0013)
- #define IS TIM DMA BASE(BASE)

#### 5.91.1 Detailed Description

### 5.91.2 Macro Definition Documentation

## 5.91.2.1 IS\_TIM\_DMA\_BASE

```
(((BASE) == TIM_DMABase_CR1) ||
((BASE) == TIM_DMABase_CR2) ||
((BASE) == TIM_DMABase_SMCR) ||
((BASE) == TIM_DMABase_DIER) || \
((BASE) == TIM_DMABase_SR) ||
((BASE) == TIM_DMABase_EGR) ||
((BASE) == TIM_DMABase_CCMR1) ||
((BASE) == TIM_DMABase_CCMR2)
((BASE) == TIM_DMABase_CCER) ||
((BASE) == TIM_DMABase_CNT) ||
((BASE) == TIM_DMABase_PSC) | |
((BASE) == TIM DMABase ARR) ||
((BASE) == TIM_DMABase_RCR) ||
((BASE) == TIM_DMABase_CCR1) ||
((BASE) == TIM_DMABase_CCR2) ||
((BASE) == TIM_DMABase_CCR3) ||
((BASE) == TIM_DMABase_CCR4)
((BASE) == TIM_DMABase_BDTR) ||
((BASE) == TIM_DMABase_DCR) ||
((BASE) == TIM_DMABase_OR))
```

# 5.92 TIM DMA Burst Length

#### **Macros**

- #define TIM DMABurstLength 1Transfer ((uint16 t)0x0000)
- #define TIM DMABurstLength 2Transfers ((uint16 t)0x0100)
- #define TIM\_DMABurstLength\_3Transfers ((uint16\_t)0x0200)
- #define TIM\_DMABurstLength\_4Transfers ((uint16\_t)0x0300)
- #define TIM\_DMABurstLength\_5Transfers ((uint16\_t)0x0400)
- #define TIM DMABurstLength 6Transfers ((uint16 t)0x0500)
- #define TIM DMABurstLength 7Transfers ((uint16 t)0x0600)
- #define TIM\_DMABurstLength\_8Transfers ((uint16\_t)0x0700)
- #define TIM DMABurstLength 9Transfers ((uint16 t)0x0800)
- #define TIM\_DMABurstLength\_10Transfers ((uint16\_t)0x0900)
- #define TIM DMABurstLength 11Transfers ((uint16 t)0x0A00)
- #define TIM\_DMABurstLength\_12Transfers ((uint16\_t)0x0B00)
- #define TIM DMABurstLength 13Transfers ((uint16 t)0x0C00)
- #define TIM\_DMABurstLength\_14Transfers ((uint16\_t)0x0D00)
- #define TIM\_DMABurstLength\_15Transfers ((uint16\_t)0x0E00)
- #define TIM\_DMABurstLength\_16Transfers ((uint16\_t)0x0F00)
- #define TIM\_DMABurstLength\_17Transfers ((uint16\_t)0x1000)
- #define TIM\_DMABurstLength\_18Transfers ((uint16\_t)0x1100)
- #define IS\_TIM\_DMA\_LENGTH(LENGTH)

#### 5.92.1 Detailed Description

#### 5.92.2 Macro Definition Documentation

#### 5.92.2.1 IS TIM DMA LENGTH

```
(((LENGTH) == TIM DMABurstLength 1Transfer) ||
((LENGTH) == TIM_DMABurstLength_2Transfers)
((LENGTH) == TIM_DMABurstLength_3Transfers)
((LENGTH) == TIM_DMABurstLength_4Transfers)
((LENGTH) == TIM_DMABurstLength_5Transfers)
((LENGTH) == TIM_DMABurstLength_6Transfers)
((LENGTH) == TIM_DMABurstLength_7Transfers)
((LENGTH) == TIM DMABurstLength 8Transfers)
((LENGTH) == TIM_DMABurstLength_9Transfers)
((LENGTH) == TIM_DMABurstLength_10Transfers)
((LENGTH) == TIM_DMABurstLength_11Transfers)
((LENGTH) == TIM_DMABurstLength_12Transfers)
((LENGTH) == TIM_DMABurstLength_13Transfers)
((LENGTH) == TIM DMABurstLength 14Transfers)
((LENGTH) == TIM_DMABurstLength_15Transfers)
((LENGTH) == TIM_DMABurstLength_16Transfers)
((LENGTH) == TIM_DMABurstLength_17Transfers)
((LENGTH) == TIM_DMABurstLength_18Transfers))
```

# 5.93 TIM DMA sources

### **Macros**

- #define TIM DMA Update ((uint16 t)0x0100)
- #define **TIM\_DMA\_CC1** ((uint16\_t)0x0200)
- #define TIM\_DMA\_CC2 ((uint16\_t)0x0400)
- #define TIM\_DMA\_CC3 ((uint16\_t)0x0800)
- #define **TIM\_DMA\_CC4** ((uint16\_t)0x1000)
- #define TIM DMA COM ((uint16 t)0x2000)
- #define TIM\_DMA\_Trigger ((uint16\_t)0x4000)
- #define **IS\_TIM\_DMA\_SOURCE**(SOURCE) ((((SOURCE) & (uint16\_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000))

# 5.93.1 Detailed Description

# 5.94 TIM\_External\_Trigger\_Prescaler

#### **Macros**

- #define TIM\_ExtTRGPSC\_OFF ((uint16\_t)0x0000)
- #define TIM\_ExtTRGPSC\_DIV2 ((uint16\_t)0x1000)
- #define TIM ExtTRGPSC DIV4 ((uint16 t)0x2000)
- #define TIM\_ExtTRGPSC\_DIV8 ((uint16\_t)0x3000)
- #define IS\_TIM\_EXT\_PRESCALER(PRESCALER)

# 5.94.1 Detailed Description

# 5.94.2 Macro Definition Documentation

# 5.94.2.1 IS\_TIM\_EXT\_PRESCALER

```
(((PRESCALER) == TIM_ExtTRGPSC_OFF) || \
((PRESCALER) == TIM_ExtTRGPSC_DIV2) || \
((PRESCALER) == TIM_ExtTRGPSC_DIV4) || \
((PRESCALER) == TIM_ExtTRGPSC_DIV8))
```

# 5.95 TIM Internal Trigger Selection

### **Macros**

- #define TIM TS ITR0 ((uint16 t)0x0000)
- #define **TIM\_TS\_ITR1** ((uint16\_t)0x0010)
- #define TIM\_TS\_ITR2 ((uint16\_t)0x0020)
- #define TIM\_TS\_ITR3 ((uint16\_t)0x0030)
- #define **TIM\_TS\_TI1F\_ED** ((uint16\_t)0x0040)
- #define TIM\_TS\_TI1FP1 ((uint16\_t)0x0050)
- #define TIM\_TS\_TI2FP2 ((uint16\_t)0x0060)
- #define TIM\_TS\_ETRF ((uint16\_t)0x0070)
- #define IS TIM TRIGGER SELECTION(SELECTION)
- #define IS\_TIM\_INTERNAL\_TRIGGER\_SELECTION(SELECTION)

# 5.95.1 Detailed Description

### 5.95.2 Macro Definition Documentation

#### 5.95.2.1 IS TIM INTERNAL TRIGGER SELECTION

Value:

```
(((SELECTION) == TIM_TS_ITR0) || \
((SELECTION) == TIM_TS_ITR1) || \
((SELECTION) == TIM_TS_ITR2) || \
((SELECTION) == TIM_TS_ITR3))
```

### 5.95.2.2 IS\_TIM\_TRIGGER\_SELECTION

```
(((SELECTION) == TIM_TS_ITR0) || \
((SELECTION) == TIM_TS_ITR1) || \
((SELECTION) == TIM_TS_ITR2) || \
((SELECTION) == TIM_TS_ITR3) || \
((SELECTION) == TIM_TS_ITIF_ED) || \
((SELECTION) == TIM_TS_TIIF_ED) || \
((SELECTION) == TIM_TS_TIIFF1) || \
((SELECTION) == TIM_TS_TI2FP2) || \
((SELECTION) == TIM_TS_ETRF))
```

# 5.96 TIM TIx External Clock Source

#### **Macros**

- #define TIM\_TIxExternalCLK1Source\_TI1 ((uint16\_t)0x0050)
- #define TIM\_TIxExternalCLK1Source\_TI2 ((uint16\_t)0x0060)
- #define TIM\_TIxExternalCLK1Source\_TI1ED ((uint16\_t)0x0040)

# 5.96.1 Detailed Description

# 5.97 TIM External Trigger Polarity

#### **Macros**

- #define TIM ExtTRGPolarity Inverted ((uint16 t)0x8000)
- #define TIM\_ExtTRGPolarity\_NonInverted ((uint16\_t)0x0000)
- #define IS\_TIM\_EXT\_POLARITY(POLARITY)

### 5.97.1 Detailed Description

#### 5.97.2 Macro Definition Documentation

### 5.97.2.1 IS\_TIM\_EXT\_POLARITY

### Value:

```
(((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \
((POLARITY) == TIM_ExtTRGPolarity_NonInverted))
```

# 5.98 TIM\_Prescaler\_Reload\_Mode

#### **Macros**

- #define TIM\_PSCReloadMode\_Update ((uint16\_t)0x0000)
- #define TIM\_PSCReloadMode\_Immediate ((uint16\_t)0x0001)
- #define IS\_TIM\_PRESCALER\_RELOAD(RELOAD)

# 5.98.1 Detailed Description

#### 5.98.2 Macro Definition Documentation

#### 5.98.2.1 IS\_TIM\_PRESCALER\_RELOAD

Value:

```
(((RELOAD) == TIM_PSCReloadMode_Update) || \
((RELOAD) == TIM_PSCReloadMode_Immediate))
```

# 5.99 TIM\_Forced\_Action

#### **Macros**

- #define TIM\_ForcedAction\_Active ((uint16\_t)0x0050)
- #define TIM\_ForcedAction\_InActive ((uint16\_t)0x0040)
- #define IS TIM FORCED ACTION(ACTION)

# 5.99.1 Detailed Description

#### 5.99.2 Macro Definition Documentation

# 5.99.2.1 IS\_TIM\_FORCED\_ACTION

Value:

```
(((ACTION) == TIM_ForcedAction_Active) || \
((ACTION) == TIM_ForcedAction_InActive))
```

# 5.100 TIM Encoder Mode

#### **Macros**

- #define TIM\_EncoderMode\_TI1 ((uint16\_t)0x0001)
- #define TIM\_EncoderMode\_TI2 ((uint16\_t)0x0002)
- #define TIM\_EncoderMode\_TI12 ((uint16\_t)0x0003)
- #define IS\_TIM\_ENCODER\_MODE(MODE)

### 5.100.1 Detailed Description

### 5.100.2 Macro Definition Documentation

((MODE) == TIM\_EncoderMode\_TI12))

### 5.100.2.1 IS\_TIM\_ENCODER\_MODE

# 5.101 TIM Event Source

#### **Macros**

- #define TIM\_EventSource\_Update ((uint16\_t)0x0001)
- #define TIM\_EventSource\_CC1 ((uint16\_t)0x0002)
- #define TIM\_EventSource\_CC2 ((uint16\_t)0x0004)
- #define **TIM\_EventSource\_CC3** ((uint16\_t)0x0008)
- #define TIM\_EventSource\_CC4 ((uint16\_t)0x0010)
- #define TIM\_EventSource\_COM ((uint16\_t)0x0020)
- #define TIM\_EventSource\_Trigger ((uint16\_t)0x0040)
- #define **TIM\_EventSource\_Break** ((uint16\_t)0x0080)
- #define  $IS\_TIM\_EVENT\_SOURCE(SOURCE)$  (((((SOURCE) & (uint16\_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000))

### 5.101.1 Detailed Description

# 5.102 TIM\_Update\_Source

### **Macros**

- #define TIM\_UpdateSource\_Global ((uint16\_t)0x0000)
- #define TIM\_UpdateSource\_Regular ((uint16\_t)0x0001)
- #define IS\_TIM\_UPDATE\_SOURCE(SOURCE)

# 5.102.1 Detailed Description

## 5.102.2 Macro Definition Documentation

#### 5.102.2.1 IS\_TIM\_UPDATE\_SOURCE

```
(((SOURCE) == TIM_UpdateSource_Global) || \
((SOURCE) == TIM_UpdateSource_Regular))
```

#### 5.102.2.2 TIM\_UpdateSource\_Global

```
#define TIM_UpdateSource_Global ((uint16_t)0x0000)
```

Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller.

#### 5.102.2.3 TIM\_UpdateSource\_Regular

```
#define TIM_UpdateSource_Regular ((uint16_t)0x0001)
```

Source of update is counter overflow/underflow.

# 5.103 TIM\_Output\_Compare\_Preload\_State

#### **Macros**

- #define TIM\_OCPreload\_Enable ((uint16\_t)0x0008)
- #define TIM\_OCPreload\_Disable ((uint16\_t)0x0000)
- #define IS TIM OCPRELOAD STATE(STATE)

# 5.103.1 Detailed Description

# 5.103.2 Macro Definition Documentation

#### 5.103.2.1 IS\_TIM\_OCPRELOAD\_STATE

# Value:

```
(((STATE) == TIM_OCPreload_Enable) || \
((STATE) == TIM_OCPreload_Disable))
```

# 5.104 TIM\_Output\_Compare\_Fast\_State

#### **Macros**

- #define TIM\_OCFast\_Enable ((uint16\_t)0x0004)
- #define TIM\_OCFast\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_OCFAST\_STATE(STATE)

((STATE) == TIM\_OCFast\_Disable))

# 5.104.1 Detailed Description

#### 5.104.2 Macro Definition Documentation

### 5.104.2.1 IS\_TIM\_OCFAST\_STATE

# 5.105 TIM\_Output\_Compare\_Clear\_State

#### **Macros**

- #define TIM OCClear Enable ((uint16 t)0x0080)
- #define TIM\_OCClear\_Disable ((uint16\_t)0x0000)
- #define IS TIM OCCLEAR STATE(STATE)

## 5.105.1 Detailed Description

### 5.105.2 Macro Definition Documentation

#### 5.105.2.1 IS\_TIM\_OCCLEAR\_STATE

# 5.106 TIM\_Trigger\_Output\_Source

#### **Macros**

- #define TIM\_TRGOSource\_Reset ((uint16\_t)0x0000)
- #define **TIM\_TRGOSource\_Enable** ((uint16\_t)0x0010)
- #define TIM\_TRGOSource\_Update ((uint16\_t)0x0020)
- #define TIM\_TRGOSource\_OC1 ((uint16\_t)0x0030)
- #define TIM TRGOSource OC1Ref ((uint16 t)0x0040)
- #define TIM TRGOSource OC2Ref ((uint16 t)0x0050)
- #define TIM TRGOSource OC3Ref ((uint16 t)0x0060)
- #define TIM\_TRGOSource\_OC4Ref ((uint16\_t)0x0070)
- #define IS\_TIM\_TRGO\_SOURCE(SOURCE)

5.107 TIM\_Slave\_Mode 133

# 5.106.1 Detailed Description

### 5.106.2 Macro Definition Documentation

### 5.106.2.1 IS\_TIM\_TRGO\_SOURCE

#### Value:

```
(((SOURCE) == TIM_TRGOSource_Reset) || \
((SOURCE) == TIM_TRGOSource_Enable) || \
((SOURCE) == TIM_TRGOSource_Update) || \
((SOURCE) == TIM_TRGOSource_OC1) || \
((SOURCE) == TIM_TRGOSource_OC1Ref) || \
((SOURCE) == TIM_TRGOSource_OC2Ref) || \
((SOURCE) == TIM_TRGOSource_OC3Ref) || \
((SOURCE) == TIM_TRGOSource_OC3Ref) || \
((SOURCE) == TIM_TRGOSource_OC4Ref))
```

# 5.107 TIM\_Slave\_Mode

### **Macros**

- #define TIM\_SlaveMode\_Reset ((uint16\_t)0x0004)
- #define TIM\_SlaveMode\_Gated ((uint16\_t)0x0005)
- #define TIM\_SlaveMode\_Trigger ((uint16\_t)0x0006)
- #define TIM\_SlaveMode\_External1 ((uint16\_t)0x0007)
- #define IS\_TIM\_SLAVE\_MODE(MODE)

# 5.107.1 Detailed Description

# 5.107.2 Macro Definition Documentation

#### 5.107.2.1 IS\_TIM\_SLAVE\_MODE

```
(((MODE) == TIM_SlaveMode_Reset) || \
((MODE) == TIM_SlaveMode_Gated) || \
((MODE) == TIM_SlaveMode_Trigger) || \
((MODE) == TIM_SlaveMode_Externall))
```

# 5.108 TIM Master Slave Mode

### **Macros**

- #define TIM MasterSlaveMode Enable ((uint16 t)0x0080)
- #define **TIM\_MasterSlaveMode\_Disable** ((uint16\_t)0x0000)
- #define IS\_TIM\_MSM\_STATE(STATE)

# 5.108.1 Detailed Description

## 5.108.2 Macro Definition Documentation

#### 5.108.2.1 IS TIM MSM STATE

#### Value:

```
(((STATE) == TIM_MasterSlaveMode_Enable) || \
((STATE) == TIM_MasterSlaveMode_Disable))
```

# 5.109 TIM Remap

## **Macros**

- #define **TIM2\_TIM8\_TRGO** ((uint16\_t)0x0000)
- #define TIM2\_ETH\_PTP ((uint16\_t)0x0400)
- #define TIM2 USBFS SOF ((uint16 t)0x0800)
- #define TIM2 USBHS SOF ((uint16 t)0x0C00)
- #define **TIM5\_GPIO** ((uint16\_t)0x0000)
- #define TIM5\_LSI ((uint16\_t)0x0040)
- #define TIM5\_LSE ((uint16\_t)0x0080)
- #define **TIM5\_RTC** ((uint16\_t)0x00C0)
- #define TIM11\_GPIO ((uint16\_t)0x0000)
- #define **TIM11\_HSE** ((uint16\_t)0x0002)
- #define IS\_TIM\_REMAP(TIM\_REMAP)

### 5.109.1 Detailed Description

## 5.109.2 Macro Definition Documentation

5.110 TIM\_Flags 135

### 5.109.2.1 IS\_TIM\_REMAP

Value:

```
(((TIM_REMAP) == TIM2_TIM8_TRGO)||\
((TIM_REMAP) == TIM2_ETH_PTP)||\
((TIM_REMAP) == TIM2_USBHS_SOF)||\
((TIM_REMAP) == TIM2_USBHS_SOF)||\
((TIM_REMAP) == TIM5_GFIO)||\
((TIM_REMAP) == TIM5_LSI)||\
((TIM_REMAP) == TIM5_LSE)||\
((TIM_REMAP) == TIM1_GFIO)||\
((TIM_REMAP) == TIM1_GFIO)||\
((TIM_REMAP) == TIM1_HSE))
```

# 5.110 TIM Flags

#### **Macros**

- #define TIM\_FLAG\_Update ((uint16\_t)0x0001)
- #define TIM\_FLAG\_CC1 ((uint16\_t)0x0002)
- #define TIM\_FLAG\_CC2 ((uint16\_t)0x0004)
- #define TIM FLAG CC3 ((uint16 t)0x0008)
- #define TIM\_FLAG\_CC4 ((uint16\_t)0x0010)
- #define TIM\_FLAG\_COM ((uint16\_t)0x0020)
- #define TIM\_FLAG\_Trigger ((uint16\_t)0x0040)
- #define TIM\_FLAG\_Break ((uint16\_t)0x0080)
- #define TIM\_FLAG\_CC1OF ((uint16\_t)0x0200)
- #define TIM FLAG CC2OF ((uint16 t)0x0400)
- #define TIM\_FLAG\_CC3OF ((uint16\_t)0x0800)
- #define TIM FLAG CC4OF ((uint16 t)0x1000)
- #define IS\_TIM\_GET\_FLAG(FLAG)

# 5.110.1 Detailed Description

# 5.110.2 Macro Definition Documentation

#### 5.110.2.1 IS TIM GET FLAG

```
#define IS_TIM_GET_FLAG( FLAG)
```

```
(((FLAG) == TIM_FLAG_Update) || \
((FLAG) == TIM_FLAG_CC1) || \
((FLAG) == TIM_FLAG_CC2) || \
((FLAG) == TIM_FLAG_CC3) || \
((FLAG) == TIM_FLAG_CC4) || \
((FLAG) == TIM_FLAG_CC4) || \
((FLAG) == TIM_FLAG_COM) || \
((FLAG) == TIM_FLAG_Trigger) || \
((FLAG) == TIM_FLAG_Break) || \
((FLAG) == TIM_FLAG_CC10F) || \
((FLAG) == TIM_FLAG_CC20F) || \
((FLAG) == TIM_FLAG_CC30F) || \
```

# 5.111 TIM Input Capture Filer Value

#### **Macros**

• #define IS TIM IC FILTER(ICFILTER) ((ICFILTER) <= 0xF)

### 5.111.1 Detailed Description

# 5.112 TIM\_External\_Trigger\_Filter

### **Macros**

• #define **IS\_TIM\_EXT\_FILTER**(EXTFILTER) ((EXTFILTER) <= 0xF)

# 5.112.1 Detailed Description

# 5.113 TIM\_Legacy

#### **Macros**

- #define TIM DMABurstLength 1Byte TIM DMABurstLength 1Transfer
- #define TIM DMABurstLength 2Bytes TIM DMABurstLength 2Transfers
- #define TIM DMABurstLength 3Bytes TIM DMABurstLength 3Transfers
- #define TIM\_DMABurstLength\_4Bytes TIM\_DMABurstLength\_4Transfers
- #define TIM\_DMABurstLength\_5Bytes TIM\_DMABurstLength\_5Transfers
- #define TIM\_DMABurstLength\_6Bytes TIM\_DMABurstLength\_6Transfers
- #define TIM\_DMABurstLength\_7Bytes TIM\_DMABurstLength\_7Transfers
- #define TIM\_DMABurstLength\_8Bytes TIM\_DMABurstLength\_8Transfers
- #define TIM\_DMABurstLength\_9Bytes TIM\_DMABurstLength\_9Transfers
- #define TIM\_DMABurstLength\_10Bytes TIM\_DMABurstLength\_10Transfers
- #define TIM\_DMABurstLength\_11Bytes TIM\_DMABurstLength\_11Transfers
- #define TIM\_DMABurstLength\_12Bytes TIM\_DMABurstLength\_12Transfers
- #define TIM\_DMABurstLength\_13Bytes TIM\_DMABurstLength\_13Transfers
- #define TIM\_DMABurstLength\_14Bytes TIM\_DMABurstLength\_14Transfers
- #define TIM\_DMABurstLength\_15Bytes TIM\_DMABurstLength\_15Transfers
- $\bullet \ \ \, \text{\#define TIM\_DMABurstLength\_16Bytes} \ \, \text{TIM\_DMABurstLength\_16Transfers}$
- #define TIM\_DMABurstLength\_17Bytes TIM\_DMABurstLength\_17Transfers
   #define TIM\_DMABurstLength\_18Bytes TIM\_DMABurstLength\_18Transfers

# 5.113.1 Detailed Description

### 5.114 MISC

MISC driver modules.

5.114 MISC 137

### **Modules**

- MISC Exported Constants
- MISC\_Private\_Functions

#### **Data Structures**

struct NVIC\_InitTypeDef

NVIC Init Structure definition

#### **Macros**

#define AIRCR\_VECTKEY\_MASK ((uint32\_t)0x05FA0000)

### **Functions**

- void NVIC\_PriorityGroupConfig (uint32\_t NVIC\_PriorityGroup)
  - Configures the priority grouping: pre-emption priority and subpriority.
- void NVIC\_Init (NVIC\_InitTypeDef \*NVIC\_InitStruct)

Initializes the NVIC peripheral according to the specified parameters in the NVIC\_InitStruct.

- void NVIC\_SetVectorTable (uint32\_t NVIC\_VectTab, uint32\_t Offset)
  - Sets the vector table location and Offset.
- void NVIC\_SystemLPConfig (uint8\_t LowPowerMode, FunctionalState NewState)

Selects the condition for the system to enter low power mode.

void SysTick\_CLKSourceConfig (uint32\_t SysTick\_CLKSource)

Configures the SysTick clock source.

# 5.114.1 Detailed Description

MISC driver modules.

### 5.114.2 Function Documentation

#### 5.114.2.1 NVIC Init()

Initializes the NVIC peripheral according to the specified parameters in the NVIC InitStruct.

Note

To configure interrupts priority correctly, the NVIC\_PriorityGroupConfig() function should be called before.

#### **Parameters**

NVIC\_InitStruct

pointer to a NVIC\_InitTypeDef structure that contains the configuration information for the specified NVIC peripheral.

#### Return values

None

### 5.114.2.2 NVIC\_PriorityGroupConfig()

Configures the priority grouping: pre-emption priority and subpriority.

# Parameters

### NVIC\_PriorityGroup

specifies the priority grouping bits length. This parameter can be one of the following values:

- NVIC\_PriorityGroup\_0: 0 bits for pre-emption priority 4 bits for subpriority
- NVIC\_PriorityGroup\_1: 1 bits for pre-emption priority 3 bits for subpriority
- NVIC PriorityGroup 2: 2 bits for pre-emption priority 2 bits for subpriority
- NVIC PriorityGroup 3: 3 bits for pre-emption priority 1 bits for subpriority
- NVIC PriorityGroup 4: 4 bits for pre-emption priority 0 bits for subpriority

#### Note

When the NVIC\_PriorityGroup\_0 is selected, IRQ pre-emption is no more possible. The pending IRQ priority will be managed only by the subpriority.

#### Return values

None

### 5.114.2.3 NVIC\_SetVectorTable()

Sets the vector table location and Offset.

5.114 MISC 139

#### **Parameters**

NVIC_VectTab	specifies if the vector table is in RAM or FLASH memory. This parameter can be one of the following values:
	NVIC_VectTab_RAM: Vector Table in internal SRAM.
	NVIC_VectTab_FLASH: Vector Table in internal FLASH.
Offset	Vector Table base offset field. This value must be a multiple of 0x200.

### Return values

None	
------	--

# 5.114.2.4 NVIC\_SystemLPConfig()

Selects the condition for the system to enter low power mode.

#### **Parameters**

LowPowerMode	Specifies the new mode for the system to enter low power mode. This parameter can be one of the following values:
	NVIC_LP_SEVONPEND: Low Power SEV on Pend.
	NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
	NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
NewState	new state of LP condition. This parameter can be: ENABLE or DISABLE.

### Return values

None	

# 5.114.2.5 SysTick\_CLKSourceConfig()

Configures the SysTick clock source.

#### **Parameters**

SysTick\_CLKSource

specifies the SysTick clock source. This parameter can be one of the following values:

- SysTick\_CLKSource\_HCLK\_Div8: AHB clock divided by 8 selected as SysTick clock source.
- SysTick\_CLKSource\_HCLK: AHB clock selected as SysTick clock source.

#### Return values

|--|

# 5.115 MISC\_Private\_Functions

# **Functions**

void NVIC PriorityGroupConfig (uint32 t NVIC PriorityGroup)

Configures the priority grouping: pre-emption priority and subpriority.

void NVIC\_Init (NVIC\_InitTypeDef \*NVIC\_InitStruct)

Initializes the NVIC peripheral according to the specified parameters in the NVIC InitStruct.

void NVIC SetVectorTable (uint32 t NVIC VectTab, uint32 t Offset)

Sets the vector table location and Offset.

void NVIC\_SystemLPConfig (uint8\_t LowPowerMode, FunctionalState NewState)

Selects the condition for the system to enter low power mode.

void SysTick\_CLKSourceConfig (uint32\_t SysTick\_CLKSource)

Configures the SysTick clock source.

### 5.115.1 Detailed Description

#### 5.115.2 Function Documentation

### 5.115.2.1 NVIC\_Init()

Initializes the NVIC peripheral according to the specified parameters in the NVIC InitStruct.

Note

To configure interrupts priority correctly, the NVIC PriorityGroupConfig() function should be called before.

#### **Parameters**

NVIC\_InitStruct

pointer to a NVIC\_InitTypeDef structure that contains the configuration information for the specified NVIC peripheral.

#### Return values

## 5.115.2.2 NVIC\_PriorityGroupConfig()

Configures the priority grouping: pre-emption priority and subpriority.

# Parameters

NVIC\_PriorityGroup

specifies the priority grouping bits length. This parameter can be one of the following values:

- NVIC\_PriorityGroup\_0: 0 bits for pre-emption priority 4 bits for subpriority
- NVIC\_PriorityGroup\_1: 1 bits for pre-emption priority 3 bits for subpriority
- NVIC PriorityGroup 2: 2 bits for pre-emption priority 2 bits for subpriority
- NVIC PriorityGroup 3: 3 bits for pre-emption priority 1 bits for subpriority
- NVIC\_PriorityGroup\_4: 4 bits for pre-emption priority 0 bits for subpriority

### Note

When the NVIC\_PriorityGroup\_0 is selected, IRQ pre-emption is no more possible. The pending IRQ priority will be managed only by the subpriority.

#### Return values

#### 5.115.2.3 NVIC\_SetVectorTable()

Sets the vector table location and Offset.

### **Parameters**

NVIC_VectTab	specifies if the vector table is in RAM or FLASH memory. This parameter can be one of the following values:
	NVIC_VectTab_RAM: Vector Table in internal SRAM.
	NVIC_VectTab_FLASH: Vector Table in internal FLASH.
Offset	Vector Table base offset field. This value must be a multiple of 0x200.

### Return values

None	
------	--

# 5.115.2.4 NVIC\_SystemLPConfig()

Selects the condition for the system to enter low power mode.

## **Parameters**

LowPowerMode	Specifies the new mode for the system to enter low power mode. This parameter can be one of the following values:
	NVIC_LP_SEVONPEND: Low Power SEV on Pend.
	NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
	NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
NewState	new state of LP condition. This parameter can be: ENABLE or DISABLE.

# Return values

None	

# 5.115.2.5 SysTick\_CLKSourceConfig()

Configures the SysTick clock source.

5.116 DMA 143

#### **Parameters**

SysTick\_CLKSource

specifies the SysTick clock source. This parameter can be one of the following values:

- SysTick\_CLKSource\_HCLK\_Div8: AHB clock divided by 8 selected as SysTick clock source.
- SysTick\_CLKSource\_HCLK: AHB clock selected as SysTick clock source.

#### Return values

### 5.116 DMA

DMA driver modules.

#### **Modules**

- DMA\_Exported\_Constants
- DMA\_Private\_Functions

### **Data Structures**

struct DMA\_InitTypeDef

DMA Init structure definition.

#### **Macros**

- #define TRANSFER\_IT\_ENABLE\_MASK
- #define DMA\_Stream0\_IT\_MASK
- #define DMA\_Stream1\_IT\_MASK (uint32\_t)(DMA\_Stream0\_IT\_MASK << 6)</li>
- #define DMA\_Stream2\_IT\_MASK (uint32\_t)(DMA\_Stream0\_IT\_MASK << 16)</li>
- #define DMA\_Stream3\_IT\_MASK (uint32\_t)(DMA\_Stream0\_IT\_MASK << 22)</li>
- #define DMA\_Stream4\_IT\_MASK (uint32\_t)(DMA\_Stream0\_IT\_MASK | (uint32\_t)0x20000000)
- $\bullet \ \ \text{\#define DMA\_Stream5\_IT\_MASK} \ (\text{uint32\_t}) (\text{DMA\_Stream1\_IT\_MASK} \ | \ (\text{uint32\_t}) 0 \text{x} 20000000)$
- #define DMA\_Stream6\_IT\_MASK (uint32\_t)(DMA\_Stream2\_IT\_MASK | (uint32\_t)0x20000000)
- #define DMA\_Stream7\_IT\_MASK (uint32\_t)(DMA\_Stream3\_IT\_MASK | (uint32\_t)0x20000000)
- #define TRANSFER\_IT\_MASK (uint32\_t)0x0F3C0F3C
- #define HIGH\_ISR\_MASK (uint32\_t)0x20000000
- #define RESERVED\_MASK (uint32\_t)0x0F7D0F7D

### **Functions**

void DMA\_DeInit (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Deinitialize the DMAy Streamx registers to their default reset values.

void DMA\_Init (DMA\_Stream\_TypeDef \*DMAy\_Streamx, DMA\_InitTypeDef \*DMA\_InitStruct)

Initializes the DMAy Streamx according to the specified parameters in the DMA\_InitStruct structure.

void DMA\_StructInit (DMA\_InitTypeDef \*DMA\_InitStruct)

Fills each DMA\_InitStruct member with its default value.

• void DMA\_Cmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the specified DMAy Streamx.

• void DMA\_PeriphIncOffsetSizeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_Pincos)

Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).

void DMA\_FlowControllerConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_FlowCtrl)

Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).

void DMA\_SetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint16\_t Counter)

Writes the number of data units to be transferred on the DMAy Streamx.

uint16\_t DMA\_GetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the number of remaining data units in the current DMAy Streamx transfer.

 void DMA\_DoubleBufferModeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t Memory1BaseAddr, uint32\_t DMA\_CurrentMemory)

Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.

• void DMA\_DoubleBufferModeCmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the double buffer mode for the selected DMA stream.

void DMA\_MemoryTargetConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t MemoryBaseAddr, uint32\_t DMA MemoryTarget)

Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.

uint32\_t DMA\_GetCurrentMemoryTarget (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the current memory target used by double buffer transfer.

FunctionalState DMA\_GetCmdStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the status of EN bit for the specified DMAy Streamx.

uint32\_t DMA\_GetFIFOStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the current DMAy Streamx FIFO filled level.

FlagStatus DMA GetFlagStatus (DMA Stream TypeDef \*DMAy Streamx, uint32 t DMA FLAG)

Checks whether the specified DMAy Streamx flag is set or not.

void DMA ClearFlag (DMA Stream TypeDef \*DMAy Streamx, uint32 t DMA FLAG)

Clears the DMAy Streamx's pending flags.

• void DMA\_ITConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT, FunctionalState NewState)

Enables or disables the specified DMAy Streamx interrupts.

ITStatus DMA\_GetITStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Checks whether the specified DMAy Streamx interrupt has occurred or not.

void DMA\_ClearITPendingBit (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Clears the DMAy Streamx's interrupt pending bits.

### 5.116.1 Detailed Description

DMA driver modules.

5.116 DMA 145

### 5.116.2 Macro Definition Documentation

### 5.116.2.1 DMA\_Stream0\_IT\_MASK

```
#define DMA_Stream0_IT_MASK
```

Value:

```
(uint32_t) (DMA_LISR_FEIF0 | DMA_LISR_DMEIF0 | \
DMA_LISR_TEIF0 | DMA_LISR_HTIF0 | \
DMA_LISR_TCIF0)
```

### 5.116.2.2 TRANSFER\_IT\_ENABLE\_MASK

```
#define TRANSFER_IT_ENABLE_MASK
```

Value:

```
(uint32_t)(DMA_SxCR_TCIE | DMA_SxCR_HTIE | \
DMA_SxCR_TEIE | DMA_SxCR_DMEIE)
```

### 5.116.3 Function Documentation

### 5.116.3.1 DMA\_ClearFlag()

Clears the DMAy Streamx's pending flags.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:
	DMA_FLAG_TCIFx: Streamx transfer complete flag
	DMA_FLAG_HTIFx: Streamx half transfer complete flag
	DMA_FLAG_TEIFx: Streamx transfer error flag
	DMA_FLAG_DMEIFx: Streamx direct mode error flag
	DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream.

### Return values

None		
------	--	--

# 5.116.3.2 DMA\_ClearITPendingBit()

Clears the DMAy Streamx's interrupt pending bits.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_IT	specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values:
	DMA_IT_TCIFx: Streamx transfer complete interrupt
	DMA_IT_HTIFx: Streamx half transfer complete interrupt
	DMA_IT_TEIFx: Streamx transfer error interrupt
	DMA_IT_DMEIFx: Streamx direct mode error interrupt
	<ul> <li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream.</li> </ul>

### **Return values**

### 5.116.3.3 DMA\_Cmd()

Enables or disables the specified DMAy Streamx.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
NewState	new state of the DMAy Streamx. This parameter can be: ENABLE or DISABLE.

5.116 DMA 147

Note

This function may be used to perform Pause-Resume operation. When a transfer is ongoing, calling this function to disable the Stream will cause the transfer to be paused. All configuration registers and the number of remaining data will be preserved. When calling again this function to re-enable the Stream, the transfer will be resumed from the point where it was paused.

After configuring the DMA Stream (DMA\_Init() function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.

#### Return values

None	
------	--

### 5.116.3.4 DMA\_DeInit()

Deinitialize the DMAy Streamx registers to their default reset values.

### **Parameters**

*DMAy\_Streamx* where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

Return values

None	
------	--

#### 5.116.3.5 DMA\_DoubleBufferModeCmd()

Enables or disables the double buffer mode for the selected DMA stream.

Note

This function can be called only when the DMA Stream is disabled.

### **Parameters**

DMAy_Streamx where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DM		where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.	
	NewState	new state of the DMAy Streamx double buffer mode. This parameter can be: ENABLE or DISABLE.	

### Return values

# 5.116.3.6 DMA\_DoubleBufferModeConfig()

Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
Memory1BaseAddr	the base address of the second buffer (Memory 1)
DMA_CurrentMemory	specifies which memory will be first buffer for the transactions when the Stream will be enabled. This parameter can be one of the following values:  • DMA_Memory_0: Memory 0 is the current buffer.  • DMA_Memory_1: Memory 1 is the current buffer.

Note

Memory0BaseAddr is set by the DMA structure configuration in DMA\_Init().

# Return values

None	
------	--

### 5.116.3.7 DMA\_FlowControllerConfig()

Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).

5.116 DMA 149

#### Note

Before enabling this feature, check if the used peripheral supports the Flow Controller mode or not.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_FlowCtrl	specifies the DMA flow controller. This parameter can be one of the following values:
	DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is the DMA controller.
	DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller is the peripheral.

#### Return values

None

### 5.116.3.8 DMA\_GetCmdStatus()

Returns the status of EN bit for the specified DMAy Streamx.

#### **Parameters**

DMAy\_Streamx where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

### Note

After configuring the DMA Stream (DMA\_Init() function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.

#### **Return values**

Current state of the DMAy Streamx (ENABLE or DISABLE).

### 5.116.3.9 DMA\_GetCurrDataCounter()

```
uint16_t DMA_GetCurrDataCounter (
            DMA_Stream_TypeDef * DMAy_Streamx )
```

Returns the number of remaining data units in the current DMAy Streamx transfer.

### **Parameters**

DMAy Streamx

where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

#### **Return values**

number of remaining data units in the current DMAy Streamx transfer.

### 5.116.3.10 DMA\_GetCurrentMemoryTarget()

```
uint32_t DMA_GetCurrentMemoryTarget (
             DMA_Stream_TypeDef * DMAy_Streamx )
```

Returns the current memory target used by double buffer transfer.

### **Parameters**

DMAy\_Streamx | where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

### **Return values**

The

memory target number: 0 for Memory0 or 1 for Memory1.

### 5.116.3.11 DMA\_GetFIFOStatus()

```
uint32_t DMA_GetFIFOStatus (
             DMA_Stream_TypeDef * DMAy_Streamx )
```

Returns the current DMAy Streamx FIFO filled level.

### **Parameters**

DMAy Streamx

where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

5.116 DMA 151

### Return values

### The FIFO filling state.

• DMA\_FIFOStatus\_Less1QuarterFull: when FIFO is less than 1 quarter-full and not empty.

- DMA\_FIFOStatus\_1QuarterFull: if more than 1 quarter-full.
- DMA\_FIFOStatus\_HalfFull: if more than 1 half-full.
- DMA\_FIFOStatus\_3QuartersFull: if more than 3 quarters-full.
- DMA\_FIFOStatus\_Empty: when FIFO is empty
- DMA\_FIFOStatus\_Full: when FIFO is full

### 5.116.3.12 DMA\_GetFlagStatus()

Checks whether the specified DMAy Streamx flag is set or not.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_FLAG	specifies the flag to check. This parameter can be one of the following values:
	DMA_FLAG_TCIFx: Streamx transfer complete flag
	DMA_FLAG_HTIFx: Streamx half transfer complete flag
	DMA_FLAG_TEIFx: Streamx transfer error flag
	DMA_FLAG_DMEIFx: Streamx direct mode error flag
	<ul> <li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream.</li> </ul>

#### Return values

```
The new state of DMA_FLAG (SET or RESET).
```

# 5.116.3.13 DMA\_GetITStatus()

Checks whether the specified DMAy Streamx interrupt has occurred or not.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_IT	specifies the DMA interrupt source to check. This parameter can be one of the following
	values:
	DMA_IT_TCIFx: Streamx transfer complete interrupt
	DMA_IT_HTIFx: Streamx half transfer complete interrupt
	DMA_IT_TEIFx: Streamx transfer error interrupt
	DMA_IT_DMEIFx: Streamx direct mode error interrupt
	DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream.

### **Return values**

```
The new state of DMA_IT (SET or RESET).
```

# 5.116.3.14 DMA\_Init()

Initializes the DMAy Streamx according to the specified parameters in the DMA\_InitStruct structure.

### Note

Before calling this function, it is recommended to check that the Stream is actually disabled using the function DMA\_GetCmdStatus().

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_InitStruct	pointer to a DMA_InitTypeDef structure that contains the configuration information for the specified DMA Stream.

### Return values

None	

5.116 DMA 153

### 5.116.3.15 DMA\_ITConfig()

Enables or disables the specified DMAy Streamx interrupts.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_IT	specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values:
	DMA_IT_TC: Transfer complete interrupt mask
	DMA_IT_HT: Half transfer complete interrupt mask
	DMA_IT_TE: Transfer error interrupt mask
	DMA_IT_FE: FIFO error interrupt mask
NewState	new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE.

### Return values

None	
------	--

### 5.116.3.16 DMA\_MemoryTargetConfig()

Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
MemoryBaseAddr	The base address of the target memory buffer
DMA_MemoryTarget	Next memory target to be used. This parameter can be one of the following values:
	DMA_Memory_0: To use the memory address 0
	DMA_Memory_1: To use the memory address 1

#### Note

It is not allowed to modify the Base Address of a target Memory when this target is involved in the current transfer. ie. If the DMA Stream is currently transferring to/from Memory 1, then it not possible to modify Base address of Memory 1, but it is possible to modify Base address of Memory 0. To know which Memory is currently used, you can use the function DMA\_GetCurrentMemoryTarget().

#### Return values

None	
------	--

### 5.116.3.17 DMA\_PeriphIncOffsetSizeConfig()

Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).

#### Note

This function has no effect if the Peripheral Increment mode is disabled.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_Pincos	specifies the Peripheral increment offset size. This parameter can be one of the following values:
	<ul> <li>DMA_PINCOS_Psize: Peripheral address increment is done accordingly to PSIZE parameter.</li> </ul>
	<ul> <li>DMA_PINCOS_WordAligned: Peripheral address increment offset is fixed to 4 (32-bit aligned addresses).</li> </ul>

### Return values

Mono	
None	

# 5.116.3.18 DMA\_SetCurrDataCounter()

Writes the number of data units to be transferred on the DMAy Streamx.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.	
Counter	Number of data units to be transferred (from 0 to 65535) Number of data items depends only on the Peripheral data format.	

#### Note

If Peripheral data format is Bytes: number of data units is equal to total number of bytes to be transferred.

If Peripheral data format is Half-Word: number of data units is equal to total number of bytes to be transferred / 2.

If Peripheral data format is Word: number of data units is equal to total number of bytes to be transferred / 4.

In Memory-to-Memory transfer mode, the memory buffer pointed by DMAy\_SxPAR register is considered as Peripheral.

#### Return values

The number of remaining data units in the current DMAy Streamx transfer.

### 5.116.3.19 DMA StructInit()

Fills each DMA\_InitStruct member with its default value.

#### **Parameters**

DMA\_InitStruct : pointer to a DMA\_InitTypeDef structure which will be initialized.

#### Return values

None

# 5.117 DMA\_Private\_Functions

### **Modules**

· Initialization and Configuration functions

Initialization and Configuration functions.

· Data Counter functions

Data Counter functions.

• Double Buffer mode functions

Double Buffer mode functions.

· Interrupts and flags management functions

Interrupts and flags management functions.

### 5.117.1 Detailed Description

# 5.118 Initialization and Configuration functions

Initialization and Configuration functions.

#### **Functions**

- void DMA DeInit (DMA Stream TypeDef \*DMAy Streamx)
  - Deinitialize the DMAy Streamx registers to their default reset values.
- void DMA\_Init (DMA\_Stream\_TypeDef \*DMAy\_Streamx, DMA\_InitTypeDef \*DMA\_InitStruct)

Initializes the DMAy Streamx according to the specified parameters in the DMA\_InitStruct structure.

- void DMA\_StructInit (DMA\_InitTypeDef \*DMA\_InitStruct)
  - Fills each DMA InitStruct member with its default value.
- void DMA\_Cmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the specified DMAy Streamx.

- void DMA\_PeriphIncOffsetSizeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_Pincos)
  - Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).
- void DMA\_FlowControllerConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_FlowCtrl)

Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).

### 5.118.1 Detailed Description

Initialization and Configuration functions.

Initialization and Configuration functions

This subsection provides functions allowing to initialize the DMA Stream source and destination addresses, incrementation and data sizes, transfer direction, buffer size, circular/normal mode selection, memory-to-memory mode selection and Stream priority value.

The DMA\_Init() function follows the DMA configuration procedures as described in reference manual (RM0090) except the first point: waiting on EN bit to be reset. This condition should be checked by user application using the function DMA\_GetCmdStatus() before calling the DMA\_Init() function.

### 5.118.2 Function Documentation

#### 5.118.2.1 DMA Cmd()

Enables or disables the specified DMAy Streamx.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
NewState	new state of the DMAy Streamx. This parameter can be: ENABLE or DISABLE.

#### Note

This function may be used to perform Pause-Resume operation. When a transfer is ongoing, calling this function to disable the Stream will cause the transfer to be paused. All configuration registers and the number of remaining data will be preserved. When calling again this function to re-enable the Stream, the transfer will be resumed from the point where it was paused.

After configuring the DMA Stream (DMA\_Init() function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.

#### Return values

None	
------	--

### 5.118.2.2 DMA\_DeInit()

Deinitialize the DMAy Streamx registers to their default reset values.

### **Parameters**

DMAy\_Streamx where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

### Return values



### 5.118.2.3 DMA\_FlowControllerConfig()

Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).

### Note

Before enabling this feature, check if the used peripheral supports the Flow Controller mode or not.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_FlowCtrl	specifies the DMA flow controller. This parameter can be one of the following values:
	DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is the DMA controller.
	DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller is the peripheral.

#### Return values

None

### 5.118.2.4 DMA\_Init()

Initializes the DMAy Streamx according to the specified parameters in the DMA\_InitStruct structure.

### Note

Before calling this function, it is recommended to check that the Stream is actually disabled using the function DMA\_GetCmdStatus().

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_InitStruct	pointer to a DMA_InitTypeDef structure that contains the configuration information for the specified DMA Stream.
	Specifica Billin Collocation

### Return values

None	
INDITE	

### 5.118.2.5 DMA\_PeriphIncOffsetSizeConfig()

Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).

### Note

This function has no effect if the Peripheral Increment mode is disabled.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_Pincos	specifies the Peripheral increment offset size. This parameter can be one of the following values:
	<ul> <li>DMA_PINCOS_Psize: Peripheral address increment is done accordingly to PSIZE parameter.</li> </ul>
	<ul> <li>DMA_PINCOS_WordAligned: Peripheral address increment offset is fixed to 4 (32-bit aligned addresses).</li> </ul>

### **Return values**



### 5.118.2.6 DMA\_StructInit()

Fills each DMA InitStruct member with its default value.

#### **Parameters**

DMA\_InitStruct : pointer to a DMA\_InitTypeDef structure which will be initialized.

#### Return values



### 5.119 Data Counter functions

Data Counter functions.

#### **Functions**

- void DMA\_SetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint16\_t Counter)
   Writes the number of data units to be transferred on the DMAy Streamx.
- uint16\_t DMA\_GetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

  Returns the number of remaining data units in the current DMAy Streamx transfer.

### 5.119.1 Detailed Description

Data Counter functions.

```
Data Counter functions
______
 This subsection provides function allowing to configure and read the buffer size
  (number of data to be transferred).
 The DMA data counter can be written only when the DMA Stream is disabled
 (ie. after transfer complete event).
 The following function can be used to write the Stream data counter value:
    - void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);
@note It is advised to use this function rather than DMA_Init() in situations where
     only the Data buffer needs to be reloaded.
@note If the Source and Destination Data Sizes are different, then the value written in
     data counter, expressing the number of transfers, is relative to the number of
     transfers from the Peripheral point of view.
     ie. If Memory data size is Word, Peripheral data size is Half-Words, then the value
     to be configured in the data counter is the number of Half-Words to be transferred
     from/to the peripheral.
 The DMA data counter can be read to indicate the number of remaining transfers for
 the relative DMA Stream. This counter is decremented at the end of each data
 transfer and when the transfer is complete:
   - If Normal mode is selected: the counter is set to 0.
  - If Circular mode is selected: the counter is reloaded with the initial value
    (configured before enabling the DMA Stream)
 The following function can be used to read the Stream data counter value:
     - uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);
```

### 5.119.2 Function Documentation

# 5.119.2.1 DMA\_GetCurrDataCounter()

Returns the number of remaining data units in the current DMAy Streamx transfer.

### **Parameters**

DMAy Streamx where y can be 1 or 2 to select the DMA and x can be 0 to 7	7 to select the DMA Stream.
--	-----------------------------

#### Return values

The number of i	emaining data units in the current DMAy Streamx transfer.
-----------------	---

### 5.119.2.2 DMA\_SetCurrDataCounter()

Writes the number of data units to be transferred on the DMAy Streamx.

#### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
Counter	Number of data units to be transferred (from 0 to 65535) Number of data items depends only on the Peripheral data format.

### Note

If Peripheral data format is Bytes: number of data units is equal to total number of bytes to be transferred.

If Peripheral data format is Half-Word: number of data units is equal to total number of bytes to be transferred / 2.

If Peripheral data format is Word: number of data units is equal to total number of bytes to be transferred / 4.

In Memory-to-Memory transfer mode, the memory buffer pointed by DMAy\_SxPAR register is considered as Peripheral.

#### Return values

# 5.120 Double Buffer mode functions

Double Buffer mode functions.

### **Functions**

• void DMA\_DoubleBufferModeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t Memory1BaseAddr, uint32\_t DMA\_CurrentMemory)

Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.

- void DMA\_DoubleBufferModeCmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)
  - Enables or disables the double buffer mode for the selected DMA stream.
- void DMA\_MemoryTargetConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t MemoryBaseAddr, uint32\_t DMA\_MemoryTarget)

Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.

uint32\_t DMA\_GetCurrentMemoryTarget (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the current memory target used by double buffer transfer.

### 5.120.1 Detailed Description

Double Buffer mode functions.

Double Buffer mode functions

This subsection provides function allowing to configure and control the double

buffer mode parameters.

The Double Buffer mode can be used only when Circular mode is enabled. The Double Buffer mode cannot be used when transferring data from Memory to Memory.

The Double Buffer mode allows to set two different Memory addresses from/to which the DMA controller will access alternatively (after completing transfer to/from target memory 0, it will start transfer to/from target memory 1). This allows to reduce software overhead for double buffering and reduce the CPU

access time.

Two functions must be called before calling the DMA\_Init() function:

- void DMA\_DoubleBufferModeCmd(DMA\_Stream\_TypeDef\* DMAy\_Streamx, FunctionalState NewState);

DMA\_DoubleBufferModeConfig() is called to configure the Memory 1 base address and the first Memory target from/to which the transfer will start after enabling the DMA Stream. Then DMA\_DoubleBufferModeCmd() must be called to enable the Double Buffer mode (or disable it when it should not be used).

Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is stopped) to modify on of the target Memories addresses or to check wich Memory target is currently used:

- uint32\_t DMA\_GetCurrentMemoryTarget(DMA\_Stream\_TypeDef\* DMAy\_Streamx);

DMA\_MemoryTargetConfig() can be called to modify the base address of one of the two target Memories. The Memory of which the base address will be modified must not be currently be used by the DMA Stream (ie. if the DMA Stream is currently transferring from Memory 1 then you can only modify base address of target Memory 0 and vice versa).

To check this condition, it is recommended to use the function  $DMA\_GetCurrentMemoryTarget()$  which returns the index of the Memory target currently in use by the DMA Stream.

### 5.120.2 Function Documentation

# 5.120.2.1 DMA\_DoubleBufferModeCmd()

Enables or disables the double buffer mode for the selected DMA stream.

#### Note

This function can be called only when the DMA Stream is disabled.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
NewState	new state of the DMAy Streamx double buffer mode. This parameter can be: ENABLE or DISABLE.

#### **Return values**

```
None
```

### 5.120.2.2 DMA\_DoubleBufferModeConfig()

Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
Memory1BaseAddr	the base address of the second buffer (Memory 1)
DMA_CurrentMemory	specifies which memory will be first buffer for the transactions when the Stream will be enabled. This parameter can be one of the following values:  • DMA_Memory_0: Memory 0 is the current buffer.  • DMA_Memory_1: Memory 1 is the current buffer.

### Note

Memory0BaseAddr is set by the DMA structure configuration in DMA\_Init().

#### Return values

### 5.120.2.3 DMA GetCurrentMemoryTarget()

Returns the current memory target used by double buffer transfer.

#### **Parameters**

*DMAy\_Streamx* where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

#### Return values

The memory target number: 0 for Memory0 or 1 for Memory1.

### 5.120.2.4 DMA\_MemoryTargetConfig()

Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.	
MemoryBaseAddr	The base address of the target memory buffer	
DMA_MemoryTarget	Next memory target to be used. This parameter can be one of the following values:	
	DMA_Memory_0: To use the memory address 0	
	DMA_Memory_1: To use the memory address 1	

### Note

It is not allowed to modify the Base Address of a target Memory when this target is involved in the current transfer. ie. If the DMA Stream is currently transferring to/from Memory 1, then it not possible to modify Base address of Memory 1, but it is possible to modify Base address of Memory 0. To know which Memory is

currently used, you can use the function DMA\_GetCurrentMemoryTarget().

#### Return values

None	
------	--

# 5.121 Interrupts and flags management functions

Interrupts and flags management functions.

#### **Functions**

- FunctionalState DMA GetCmdStatus (DMA Stream TypeDef \*DMAy Streamx)
  - Returns the status of EN bit for the specified DMAy Streamx.
- uint32\_t DMA\_GetFIFOStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)
  - Returns the current DMAy Streamx FIFO filled level.
- FlagStatus DMA\_GetFlagStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_FLAG)
  - Checks whether the specified DMAy Streamx flag is set or not.
- void DMA\_ClearFlag (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_FLAG)
  - Clears the DMAy Streamx's pending flags.
- void DMA\_ITConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT, FunctionalState NewState)

  Enables or disables the specified DMAy Streamx interrupts.
- ITStatus DMA\_GetITStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)
  - Checks whether the specified DMAy Streamx interrupt has occurred or not.
- void DMA\_ClearITPendingBit (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Clears the DMAy Streamx's interrupt pending bits.

### 5.121.1 Detailed Description

Interrupts and flags management functions.

Interrupts and flags management functions

- This subsection provides functions allowing to Check the DMA enable status  $\,$
- Check the FIFO status
- Configure the DMA Interrupts sources and check or clear the flags or pending bits status.
- 1. DMA Enable status:

After configuring the DMA Stream (DMA\_Init() function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong.

After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA

After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after this data transfer completion.

To monitor this state it is possible to use the following function:

- FunctionalState DMA\_GetCmdStatus(DMA\_Stream\_TypeDef\* DMAy\_Streamx);

```
2. FIFO Status:
  It is possible to monitor the FIFO status when a transfer is ongoing using the following
  function:
    - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx);
3. DMA Interrupts and Flags:
 The user should identify which mode will be used in his application to manage the
 DMA controller events: Polling mode or Interrupt mode.
 Polling Mode
   Each DMA stream can be managed through 4 event Flags:
   (x : DMA Stream number )
      1. DMA_FLAG_FEIFx : to indicate that a FIFO Mode Transfer Error event occurred.
      2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.

3. DMA_FLAG_TEIFx : to indicate that a Transfer Error event occurred.
4. DMA_FLAG_HTIFx : to indicate that a Half-Transfer Complete event occurred.
5. DMA_FLAG_TCIFx : to indicate that a Transfer Complete event occurred .

  In this Mode it is advised to use the following functions:
     - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
     - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 Interrupt Mode
   Each DMA Stream can be managed through 4 Interrupts:
   Interrupt Source
      1. DMA_IT_FEIFx : specifies the interrupt source for the FIFO Mode Transfer Error event.
      2. DMA_IT_DMEIFx: specifies the interrupt source for the Direct Mode Transfer Error event.
      3. DMA\_IT\_TEIFx : specifies the interrupt source for the Transfer Error event.
      4. DMA IT HTIFX
                        : specifies the interrupt source for the Half-Transfer Complete event.
      5. {\tt DMA\_IT\_TCIFx} : specifies the interrupt source for the a Transfer Complete event.
 In this Mode it is advised to use the following functions:
    - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);
    - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
    - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
```

### 5.121.2 Function Documentation

### 5.121.2.1 DMA\_ClearFlag()

Clears the DMAy Streamx's pending flags.

### **Parameters**

DMAy\_Streamx

where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

### **Parameters**

DMA_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:
	DMA_FLAG_TCIFx: Streamx transfer complete flag
	DMA_FLAG_HTIFx: Streamx half transfer complete flag
	DMA_FLAG_TEIFx: Streamx transfer error flag
	DMA_FLAG_DMEIFx: Streamx direct mode error flag
	DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream.

### Return values

None	
------	--

# 5.121.2.2 DMA\_ClearITPendingBit()

Clears the DMAy Streamx's interrupt pending bits.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_IT	specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values:
	DMA_IT_TCIFx: Streamx transfer complete interrupt
	DMA_IT_HTIFx: Streamx half transfer complete interrupt
	DMA_IT_TEIFx: Streamx transfer error interrupt
	DMA_IT_DMEIFx: Streamx direct mode error interrupt
	<ul> <li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream.</li> </ul>

# Return values

None

### 5.121.2.3 DMA\_GetCmdStatus()

```
\label{lem:conditionalState} $$\operatorname{DMA\_Stream\_TypeDef} * DMAy\_Streamx )$
```

Returns the status of EN bit for the specified DMAy Streamx.

#### **Parameters**

DMAy Streamx

where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

#### Note

After configuring the DMA Stream (DMA\_Init() function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.

#### Return values

Current

state of the DMAy Streamx (ENABLE or DISABLE).

### 5.121.2.4 DMA\_GetFIFOStatus()

Returns the current DMAy Streamx FIFO filled level.

#### **Parameters**

DMAy\_Streamx

where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.

#### Return values

### The

FIFO filling state.

- DMA\_FIFOStatus\_Less1QuarterFull: when FIFO is less than 1 quarter-full and not empty.
- DMA\_FIFOStatus\_1QuarterFull: if more than 1 quarter-full.
- · DMA FIFOStatus HalfFull: if more than 1 half-full.
- DMA FIFOStatus 3QuartersFull: if more than 3 quarters-full.
- · DMA\_FIFOStatus\_Empty: when FIFO is empty
- DMA\_FIFOStatus\_Full: when FIFO is full

### 5.121.2.5 DMA\_GetFlagStatus()

```
FlagStatus DMA_GetFlagStatus (

DMA_Stream_TypeDef * DMAy_Streamx,

uint32_t DMA_FLAG )
```

Checks whether the specified DMAy Streamx flag is set or not.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_FLAG	specifies the flag to check. This parameter can be one of the following values:
	DMA_FLAG_TCIFx: Streamx transfer complete flag
	DMA_FLAG_HTIFx: Streamx half transfer complete flag
	DMA_FLAG_TEIFx: Streamx transfer error flag
	DMA_FLAG_DMEIFx: Streamx direct mode error flag
	DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream.

### Return values

```
The new state of DMA_FLAG (SET or RESET).
```

# 5.121.2.6 DMA\_GetITStatus()

Checks whether the specified DMAy Streamx interrupt has occurred or not.

# **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_IT	specifies the DMA interrupt source to check. This parameter can be one of the following values:
	DMA_IT_TCIFx: Streamx transfer complete interrupt
	DMA_IT_HTIFx: Streamx half transfer complete interrupt
	DMA_IT_TEIFx: Streamx transfer error interrupt
	DMA_IT_DMEIFx: Streamx direct mode error interrupt
	DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream.
Generated by Doxygen	

### Return values

```
The new state of DMA_IT (SET or RESET).
```

### 5.121.2.7 DMA\_ITConfig()

Enables or disables the specified DMAy Streamx interrupts.

### **Parameters**

DMAy_Streamx	where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.
DMA_IT	specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values:
	DMA_IT_TC: Transfer complete interrupt mask
	DMA_IT_HT: Half transfer complete interrupt mask
	DMA_IT_TE: Transfer error interrupt mask
	DMA_IT_FE: FIFO error interrupt mask
NewState	new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE.

#### Return values

None
------

# 5.122 GPIO

GPIO driver modules.

# **Modules**

- GPIO\_Exported\_Constants
- GPIO\_Private\_Functions

# **Data Structures**

struct GPIO\_InitTypeDef

GPIO Init structure definition

5.122 GPIO 171

#### **Macros**

- #define IS GPIO ALL PERIPH(PERIPH)
- #define IS GPIO MODE(MODE)
- #define IS\_GPIO\_OTYPE(OTYPE) (((OTYPE) == GPIO\_OType\_PP) || ((OTYPE) == GPIO\_OType\_OD))
- #define IS GPIO SPEED(SPEED)
- #define IS GPIO PUPD(PUPD)
- #define IS\_GPIO\_BIT\_ACTION(ACTION) (((ACTION) == Bit\_RESET) || ((ACTION) == Bit\_SET))

#### **Enumerations**

enum GPIOMode\_TypeDef { GPIO\_Mode\_IN = 0x00 , GPIO\_Mode\_OUT = 0x01 , GPIO\_Mode\_AF = 0x02 , GPIO\_Mode\_AN = 0x03 }

GPIO Configuration Mode enumeration.

enum GPIOOType\_TypeDef { GPIO\_OType\_PP = 0x00 , GPIO\_OType\_OD = 0x01 }
 GPIO Output type enumeration.

enum GPIOSpeed\_TypeDef { GPIO\_Speed\_2MHz = 0x00 , GPIO\_Speed\_25MHz = 0x01 , GPIO\_Speed\_50MHz = 0x02 , GPIO\_Speed\_100MHz = 0x03 }

GPIO Output Maximum frequency enumeration.

• enum GPIOPuPd\_TypeDef { GPIO\_PuPd\_NOPULL = 0x00 , GPIO\_PuPd\_UP = 0x01 , GPIO\_PuPd\_DOWN = 0x02 }

GPIO Configuration PullUp PullDown enumeration.

enum BitAction { Bit\_RESET = 0 , Bit\_SET }

GPIO Bit SET and Bit RESET enumeration.

### **Functions**

void GPIO Delnit (GPIO TypeDef \*GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO\_Init (GPIO\_TypeDef \*GPIOx, GPIO\_InitTypeDef \*GPIO\_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO\_InitStruct.

void GPIO\_StructInit (GPIO\_InitTypeDef \*GPIO\_InitStruct)

Fills each GPIO\_InitStruct member with its default value.

• void GPIO\_PinLockConfig (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Locks GPIO Pins configuration registers.

• uint8\_t GPIO\_ReadInputDataBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Reads the specified input port pin.

uint16\_t GPIO\_ReadInputData (GPIO\_TypeDef \*GPIOx)

Reads the specified GPIO input data port.

• uint8\_t GPIO\_ReadOutputDataBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Reads the specified output data port bit.

uint16\_t GPIO\_ReadOutputData (GPIO\_TypeDef \*GPIOx)

Reads the specified GPIO output data port.

• void GPIO SetBits (GPIO TypeDef \*GPIOx, uint16 t GPIO Pin)

Sets the selected data port bits.

• void GPIO\_ResetBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Clears the selected data port bits.

• void GPIO WriteBit (GPIO TypeDef \*GPIOx, uint16 t GPIO Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO\_Write (GPIO\_TypeDef \*GPIOx, uint16\_t PortVal)

Writes data to the specified GPIO data port.

void GPIO\_ToggleBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Toggles the specified GPIO pins..

void GPIO PinAFConfig (GPIO TypeDef \*GPIOx, uint16 t GPIO PinSource, uint8 t GPIO AF)

Changes the mapping of the specified pin.

# 5.122.1 Detailed Description

GPIO driver modules.

### 5.122.2 Macro Definition Documentation

### 5.122.2.1 IS\_GPIO\_ALL\_PERIPH

Value:

```
(((PERIPH) == GPIOA) || \
((PERIPH) == GPIOB) || \
((PERIPH) == GPIOC) || \
((PERIPH) == GPIOD) || \
((PERIPH) == GPIOD) || \
((PERIPH) == GPIOE) || \
((PERIPH) == GPIOF) || \
((PERIPH) == GPIOG) || \
((PERIPH) == GPIOH) || \
((PERIPH) == GPIOH) || \
((PERIPH) == GPIOI))
```

### 5.122.2.2 IS\_GPIO\_MODE

Value:

```
(((MODE) == GPIO_Mode_IN) || ((MODE) == GPIO_Mode_OUT) || \
((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN))
```

### 5.122.2.3 IS\_GPIO\_PUPD

Value:

```
(((PUPD) == GPIO_PUPd_NOPULL) || ((PUPD) == GPIO_PUPd_UP) || \
((PUPD) == GPIO_PUPd_DOWN))
```

### 5.122.2.4 IS\_GPIO\_SPEED

Value:

5.122 GPIO 173

# 5.122.3 Enumeration Type Documentation

### 5.122.3.1 GPIOMode\_TypeDef

```
enum GPIOMode_TypeDef
```

GPIO Configuration Mode enumeration.

### Enumerator

GPIO_Mode_IN	GPIO Input Mode
GPIO_Mode_OUT	GPIO Output Mode
GPIO_Mode_AF	GPIO Alternate function Mode
GPIO_Mode_AN	GPIO Analog Mode

### 5.122.3.2 GPIOSpeed\_TypeDef

```
enum GPIOSpeed_TypeDef
```

GPIO Output Maximum frequency enumeration.

#### Enumerator

GPIO_Speed_2MHz	Low speed
GPIO_Speed_25MHz	Medium speed
GPIO_Speed_50MHz	Fast speed
GPIO_Speed_100MHz	High speed on 30 pF (80 MHz Output max speed on 15 pF)

### 5.122.4 Function Documentation

### 5.122.4.1 GPIO\_DeInit()

```
void GPIO_DeInit ( {\tt GPIO\_TypeDef} \ * \ {\tt GPIOx} \ )
```

Deinitializes the GPIOx peripheral registers to their default reset values.

### Note

By default, The GPIO pins are configured in input floating mode (except JTAG pins).

### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
-------	--

### **Return values**

```
None
```

### 5.122.4.2 GPIO\_Init()

Initializes the GPIOx peripheral according to the specified parameters in the GPIO\_InitStruct.

### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_InitStruct	pointer to a GPIO_InitTypeDef structure that contains the configuration information for the specified GPIO peripheral.

# Return values

```
None
```

# 5.122.4.3 GPIO\_PinAFConfig()

Changes the mapping of the specified pin.

### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_PinSource	specifies the pin for the Alternate function. This parameter can be GPIO_PinSourcex where x can be (015).

5.122 GPIO 175

#### **Parameters**

### GPIO AFSelection

selects the pin to used as Alternate function. This parameter can be one of the following values:

- GPIO\_AF\_RTC\_50Hz: Connect RTC\_50Hz pin to AF0 (default after reset)
- GPIO\_AF\_MCO: Connect MCO pin (MCO1 and MCO2) to AF0 (default after reset)
- GPIO\_AF\_TAMPER: Connect TAMPER pins (TAMPER\_1 and TAMPER\_2) to AF0 (default after reset)
- GPIO\_AF\_SWJ: Connect SWJ pins (SWD and JTAG) to AF0 (default after reset)
- GPIO\_AF\_TRACE: Connect TRACE pins to AF0 (default after reset)
- GPIO AF TIM1: Connect TIM1 pins to AF1
- GPIO AF TIM2: Connect TIM2 pins to AF1
- GPIO\_AF\_TIM3: Connect TIM3 pins to AF2
- GPIO\_AF\_TIM4: Connect TIM4 pins to AF2
- GPIO\_AF\_TIM5: Connect TIM5 pins to AF2
- GPIO\_AF\_TIM8: Connect TIM8 pins to AF3
- GPIO AF TIM9: Connect TIM9 pins to AF3
- GPIO AF TIM10: Connect TIM10 pins to AF3
- GPIO\_AF\_TIM11: Connect TIM11 pins to AF3
- GPIO AF I2C1: Connect I2C1 pins to AF4
- GPIO\_AF\_I2C2: Connect I2C2 pins to AF4
- · GPIO AF I2C3: Connect I2C3 pins to AF4
- GPIO AF SPI1: Connect SPI1 pins to AF5
- GPIO\_AF\_SPI2: Connect SPI2/I2S2 pins to AF5
- GPIO\_AF\_SPI3: Connect SPI3/I2S3 pins to AF6
- · GPIO\_AF\_I2S3ext: Connect I2S3ext pins to AF7
- GPIO AF USART1: Connect USART1 pins to AF7
- GPIO\_AF\_USART2: Connect USART2 pins to AF7
- GPIO\_AF\_USART3: Connect USART3 pins to AF7
- GPIO\_AF\_UART4: Connect UART4 pins to AF8
- GPIO\_AF\_UART5: Connect UART5 pins to AF8
- GPIO\_AF\_USART6: Connect USART6 pins to AF8
- GPIO\_AF\_CAN1: Connect CAN1 pins to AF9
- GPIO\_AF\_CAN2: Connect CAN2 pins to AF9
- GPIO\_AF\_TIM12: Connect TIM12 pins to AF9
- GPIO\_AF\_TIM13: Connect TIM13 pins to AF9
- GPIO\_AF\_TIM14: Connect TIM14 pins to AF9
- GPIO\_AF\_OTG\_FS: Connect OTG\_FS pins to AF10

### Generated by Doxygen

- GPIO\_AF\_OTG\_HS: Connect OTG\_HS pins to AF10
- GPIO\_AF\_ETH: Connect ETHERNET pins to AF11
- GPIO AF FSMC: Connect FSMC pins to AF12

**Parameters** 

### Return values

None

### 5.122.4.4 GPIO\_PinLockConfig()

Locks GPIO Pins configuration registers.

### Note

The locked registers are GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR, GPIOx\_PUPDR, GPIOx\_ $\leftarrow$  AFRL and GPIOx\_AFRH.

The configuration of the locked GPIO pins can no longer be modified until the next reset.

### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bit to be locked. This parameter can be any combination of GPIO_Pin_x where x	
	can be (015).	

### **Return values**

None

# 5.122.4.5 GPIO\_ReadInputData()

Reads the specified GPIO input data port.

### **Parameters**

GPIOx where x can be (A..I) to select the GPIO peripheral.

5.122 GPIO 177

### Return values

<i>GPIO</i>	input data port value.
-------------	------------------------

### 5.122.4.6 GPIO\_ReadInputDataBit()

Reads the specified input port pin.

### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).	

### Return values

The	input port pin value.
-----	-----------------------

### 5.122.4.7 GPIO\_ReadOutputData()

```
uint16_t GPIO_ReadOutputData ( {\tt GPIO\_TypeDef} \ * \ {\tt GPIOx} \ )
```

Reads the specified GPIO output data port.

# **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
-------	--

### Return values

```
GPIO output data port value.
```

### 5.122.4.8 GPIO\_ReadOutputDataBit()

Reads the specified output data port bit.

#### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).

### Return values

The	output port pin value.
-----	------------------------

### 5.122.4.9 GPIO\_ResetBits()

Clears the selected data port bits.

### Note

This functions uses GPIOx\_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).	

# Return values

```
None
```

### 5.122.4.10 GPIO\_SetBits()

Sets the selected data port bits.

#### Note

This functions uses GPIOx\_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

5.122 GPIO 179

# **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).	Ī

#### Return values

None	
------	--

# 5.122.4.11 GPIO\_StructInit()

Fills each GPIO\_InitStruct member with its default value.

#### **Parameters**

GPIO\_InitStruct : pointer to a GPIO\_InitTypeDef structure which will be initialized.

# Return values

None

# 5.122.4.12 GPIO\_ToggleBits()

Toggles the specified GPIO pins..

## **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	Specifies the pins to be toggled.

# Return values

None

# 5.122.4.13 GPIO\_Write()

Writes data to the specified GPIO data port.

# **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
PortVal	specifies the value to be written to the port output data register.

# Return values

None	

# 5.122.4.14 GPIO\_WriteBit()

Sets or clears the selected data port bit.

#### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to be written. This parameter can be one of GPIO_Pin_x where x can be (015).
BitVal	specifies the value to be written to the selected bit. This parameter can be one of the BitAction enum values:
	Bit_RESET: to clear the port pin
	Bit_SET: to set the port pin

# Return values



# 5.123 GPIO\_Private\_Functions

# **Modules**

• Initialization and Configuration

Initialization and Configuration.

· GPIO Read and Write

GPIO Read and Write.

· GPIO Alternate functions configuration function

GPIO Alternate functions configuration function.

# 5.123.1 Detailed Description

# 5.124 Initialization and Configuration

Initialization and Configuration.

# **Functions**

void GPIO\_DeInit (GPIO\_TypeDef \*GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO\_Init (GPIO\_TypeDef \*GPIOx, GPIO\_InitTypeDef \*GPIO\_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO\_InitStruct.

void GPIO\_StructInit (GPIO\_InitTypeDef \*GPIO\_InitStruct)

Fills each GPIO\_InitStruct member with its default value.

• void GPIO PinLockConfig (GPIO TypeDef \*GPIOx, uint16 t GPIO Pin)

Locks GPIO Pins configuration registers.

# 5.124.1 Detailed Description

Initialization and Configuration.

Initialization and Configuration

# 5.124.2 Function Documentation

## 5.124.2.1 GPIO\_DeInit()

Deinitializes the GPIOx peripheral registers to their default reset values.

Note

By default, The GPIO pins are configured in input floating mode (except JTAG pins).

#### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
-------	--

#### **Return values**

```
None
```

# 5.124.2.2 GPIO\_Init()

Initializes the GPIOx peripheral according to the specified parameters in the GPIO\_InitStruct.

#### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_InitStruct	pointer to a GPIO_InitTypeDef structure that contains the configuration information for the specified GPIO peripheral.

# Return values

```
None
```

# 5.124.2.3 GPIO\_PinLockConfig()

Locks GPIO Pins configuration registers.

# Note

The locked registers are GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR, GPIOx\_PUPDR, GPIOx\_ $\leftarrow$  AFRL and GPIOx\_ AFRH.

The configuration of the locked GPIO pins can no longer be modified until the next reset.

# **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to be locked. This parameter can be any combination of GPIO_Pin_x where x can be (015).

5.125 GPIO Read and Write 183

#### Return values

#### 5.124.2.4 GPIO StructInit()

Fills each GPIO InitStruct member with its default value.

#### **Parameters**

GPIO\_InitStruct : pointer to a GPIO\_InitTypeDef structure which will be initialized.

#### Return values

None

# 5.125 GPIO Read and Write

GPIO Read and Write.

# **Functions**

```
    uint8_t GPIO_ReadInputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
```

Reads the specified input port pin.

uint16\_t GPIO\_ReadInputData (GPIO\_TypeDef \*GPIOx)

Reads the specified GPIO input data port.

uint8\_t GPIO\_ReadOutputDataBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Reads the specified output data port bit.

uint16\_t GPIO\_ReadOutputData (GPIO\_TypeDef \*GPIOx)

Reads the specified GPIO output data port.

• void GPIO\_SetBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Sets the selected data port bits.

void GPIO\_ResetBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Clears the selected data port bits.

• void GPIO\_WriteBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO\_Write (GPIO\_TypeDef \*GPIOx, uint16\_t PortVal)

Writes data to the specified GPIO data port.

• void GPIO\_ToggleBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Toggles the specified GPIO pins..

# 5.125.1 Detailed Description

GPIO Read and Write.

GPIO Read and Write

# 5.125.2 Function Documentation

# 5.125.2.1 GPIO\_ReadInputData()

Reads the specified GPIO input data port.

# **Parameters**

GPIOx where x can be (AI) to select the GPIO peripheral.
--

## Return values

```
GPIO input data port value.
```

# 5.125.2.2 GPIO\_ReadInputDataBit()

Reads the specified input port pin.

#### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).

# Return values

The	input port pin value.
-----	-----------------------

5.125 GPIO Read and Write 185

# 5.125.2.3 GPIO\_ReadOutputData()

Reads the specified GPIO output data port.

#### **Parameters**

GPIOx where x can be (A..I) to select the GPIO peripheral.

#### **Return values**

GPIO output data port value.

# 5.125.2.4 GPIO\_ReadOutputDataBit()

Reads the specified output data port bit.

## **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).		]

# Return values

```
The output port pin value.
```

# 5.125.2.5 GPIO\_ResetBits()

Clears the selected data port bits.

# Note

This functions uses GPIOx\_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

5.125 GPIO Read and Write 187

# **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).	

#### **Return values**

None	
------	--

# 5.125.2.6 GPIO\_SetBits()

Sets the selected data port bits.

#### Note

This functions uses GPIOx\_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

## **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).

# Return values

```
None
```

# 5.125.2.7 GPIO\_ToggleBits()

Toggles the specified GPIO pins..

## **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	PIO_Pin Specifies the pins to be toggled.	

# Return values

None	
------	--

# 5.125.2.8 GPIO\_Write()

Writes data to the specified GPIO data port.

# **Parameters**

GPIOx	where $x$ can be (AI) to select the GPIO peripheral.
PortVal	specifies the value to be written to the port output data register.

#### **Return values**

None	
------	--

# 5.125.2.9 GPIO\_WriteBit()

Sets or clears the selected data port bit.

# **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to be written. This parameter can be one of GPIO_Pin_x where x can be (015).
BitVal	specifies the value to be written to the selected bit. This parameter can be one of the BitAction enum values:
	Bit_RESET: to clear the port pin
	Bit_SET: to set the port pin

# Return values

None	
------	--

# 5.126 GPIO Alternate functions configuration function

GPIO Alternate functions configuration function.

# **Functions**

• void GPIO\_PinAFConfig (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_PinSource, uint8\_t GPIO\_AF)

Changes the mapping of the specified pin.

# 5.126.1 Detailed Description

GPIO Alternate functions configuration function.

```
GPIO Alternate functions configuration function
```

# 5.126.2 Function Documentation

#### 5.126.2.1 GPIO PinAFConfig()

Changes the mapping of the specified pin.

#### **Parameters**

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_PinSource	specifies the pin for the Alternate function. This parameter can be GPIO_PinSourcex
	where x can be (015).

#### **Parameters**

#### GPIO AFSelection

selects the pin to used as Alternate function. This parameter can be one of the following values:

- GPIO\_AF\_RTC\_50Hz: Connect RTC\_50Hz pin to AF0 (default after reset)
- GPIO\_AF\_MCO: Connect MCO pin (MCO1 and MCO2) to AF0 (default after reset)
- GPIO\_AF\_TAMPER: Connect TAMPER pins (TAMPER\_1 and TAMPER\_2) to AF0 (default after reset)
- GPIO\_AF\_SWJ: Connect SWJ pins (SWD and JTAG)to AF0 (default after reset)
- · GPIO AF TRACE: Connect TRACE pins to AF0 (default after reset)
- GPIO AF TIM1: Connect TIM1 pins to AF1
- GPIO AF TIM2: Connect TIM2 pins to AF1
- GPIO\_AF\_TIM3: Connect TIM3 pins to AF2
- GPIO\_AF\_TIM4: Connect TIM4 pins to AF2
- GPIO\_AF\_TIM5: Connect TIM5 pins to AF2
- GPIO\_AF\_TIM8: Connect TIM8 pins to AF3
- GPIO AF TIM9: Connect TIM9 pins to AF3
- GPIO AF TIM10: Connect TIM10 pins to AF3
- GPIO\_AF\_TIM11: Connect TIM11 pins to AF3
- GPIO AF I2C1: Connect I2C1 pins to AF4
- GPIO\_AF\_I2C2: Connect I2C2 pins to AF4
- · GPIO AF I2C3: Connect I2C3 pins to AF4
- GPIO AF SPI1: Connect SPI1 pins to AF5
- GPIO\_AF\_SPI2: Connect SPI2/I2S2 pins to AF5
- GPIO\_AF\_SPI3: Connect SPI3/I2S3 pins to AF6
- · GPIO\_AF\_I2S3ext: Connect I2S3ext pins to AF7
- GPIO AF USART1: Connect USART1 pins to AF7
- GPIO\_AF\_USART2: Connect USART2 pins to AF7
- GPIO\_AF\_USART3: Connect USART3 pins to AF7
- GPIO\_AF\_UART4: Connect UART4 pins to AF8
- GPIO\_AF\_UART5: Connect UART5 pins to AF8
- GPIO\_AF\_USART6: Connect USART6 pins to AF8
- GPIO\_AF\_CAN1: Connect CAN1 pins to AF9
- GPIO\_AF\_CAN2: Connect CAN2 pins to AF9
- GPIO\_AF\_TIM12: Connect TIM12 pins to AF9
- GPIO\_AF\_TIM13: Connect TIM13 pins to AF9
- GPIO\_AF\_TIM14: Connect TIM14 pins to AF9
- GPIO\_AF\_OTG\_FS: Connect OTG\_FS pins to AF10
- GPIO\_AF\_OTG\_HS: Connect OTG\_HS pins to AF10
- GPIO\_AF\_ETH: Connect ETHERNET pins to AF11

· GPIO AF FSMC: Connect FSMC pins to AF12

Generated by Doxygen

**Parameters** 

Return values

None	
------	--

## 5.127 RCC

RCC driver modules.

#### **Modules**

- · RCC Exported Constants
- RCC\_Private\_Functions

#### **Data Structures**

struct RCC\_ClocksTypeDef

#### **Macros**

- #define RCC\_OFFSET (RCC\_BASE PERIPH\_BASE)
- #define CR\_OFFSET (RCC\_OFFSET + 0x00)
- #define HSION\_BitNumber 0x00
- #define CR\_HSION\_BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (HSION\_BitNumber \* 4))
- #define CSSON\_BitNumber 0x13
- #define CR\_CSSON\_BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (CSSON\_BitNumber \* 4))
- #define PLLON\_BitNumber 0x18
- #define CR\_PLLON\_BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (PLLON\_BitNumber \* 4))
- #define PLLI2SON BitNumber 0x1A
- #define CR\_PLLI2SON\_BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (PLLI2SON\_BitNumber \* 4))
- #define **CFGR\_OFFSET** (RCC\_OFFSET + 0x08)
- #define I2SSRC\_BitNumber 0x17
- #define CFGR\_I2SSRC\_BB (PERIPH\_BB\_BASE + (CFGR\_OFFSET \* 32) + (I2SSRC\_BitNumber \* 4))
- #define **BDCR\_OFFSET** (RCC\_OFFSET + 0x70)
- #define RTCEN\_BitNumber 0x0F
- #define BDCR\_RTCEN\_BB (PERIPH\_BB\_BASE + (BDCR\_OFFSET \* 32) + (RTCEN\_BitNumber \* 4))
- #define BDRST\_BitNumber 0x10
- #define BDCR BDRST BB (PERIPH BB BASE + (BDCR OFFSET \* 32) + (BDRST BitNumber \* 4))
- #define CSR\_OFFSET (RCC\_OFFSET + 0x74)
- #define LSION\_BitNumber 0x00
- #define CSR\_LSION\_BB (PERIPH\_BB\_BASE + (CSR\_OFFSET \* 32) + (LSION\_BitNumber \* 4))
- #define CFGR\_MCO2\_RESET\_MASK ((uint32\_t)0x07FFFFFF)
- #define CFGR\_MCO1\_RESET\_MASK ((uint32\_t)0xF89FFFFF)
- #define FLAG\_MASK ((uint8 t)0x1F)
- #define CR\_BYTE3\_ADDRESS ((uint32\_t)0x40023802)
- #define CIR\_BYTE2\_ADDRESS ((uint32\_t)(RCC\_BASE + 0x0C + 0x01))
- #define CIR\_BYTE3\_ADDRESS ((uint32\_t)(RCC\_BASE + 0x0C + 0x02))
- #define BDCR\_ADDRESS (PERIPH\_BASE + BDCR\_OFFSET)

#### **Functions**

void RCC\_DeInit (void)

Resets the RCC clock configuration to the default reset state.

void RCC\_HSEConfig (uint8\_t RCC\_HSE)

Configures the External High Speed oscillator (HSE).

• ErrorStatus RCC\_WaitForHSEStartUp (void)

Waits for HSE start-up.

• void RCC\_AdjustHSICalibrationValue (uint8\_t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC\_LSEConfig (uint8\_t RCC\_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC\_PLLConfig (uint32\_t RCC\_PLLSource, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP, uint32\_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC\_PLLI2SConfig (uint32\_t PLLI2SN, uint32\_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC\_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC\_MCO1Config (uint32\_t RCC\_MCO1Source, uint32\_t RCC\_MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

void RCC MCO2Config (uint32 t RCC MCO2Source, uint32 t RCC MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

• void RCC\_SYSCLKConfig (uint32\_t RCC\_SYSCLKSource)

Configures the system clock (SYSCLK).

uint8 t RCC GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC\_HCLKConfig (uint32\_t RCC\_SYSCLK)

Configures the AHB clock (HCLK).

void RCC PCLK1Config (uint32 t RCC HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC\_PCLK2Config (uint32\_t RCC\_HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC\_GetClocksFreq (RCC\_ClocksTypeDef \*RCC\_Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

void RCC\_RTCCLKConfig (uint32\_t RCC\_RTCCLKSource)

Configures the RTC clock (RTCCLK).

• void RCC\_RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC\_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC\_I2SCLKConfig (uint32\_t RCC\_I2SCLKSource)

Configures the I2S clock source (I2SCLK).

void RCC\_AHB1PeriphClockCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
 Enables or disables the AHB1 peripheral clock.

- void RCC\_AHB2PeriphClockCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)
   Enables or disables the AHB2 peripheral clock.
- void RCC\_AHB3PeriphClockCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Enables or disables the AHB3 peripheral clock.
- void RCC\_APB1PeriphClockCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)
   Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC\_APB2PeriphClockCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC\_AHB1PeriphResetCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
   Forces or releases AHB1 peripheral reset.
- void RCC\_AHB2PeriphResetCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState) Forces or releases AHB2 peripheral reset.
- void RCC\_AHB3PeriphResetCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Forces or releases AHB3 peripheral reset.
- void RCC\_APB1PeriphResetCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)
   Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC\_APB2PeriphResetCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Forces or releases High Speed APB (APB2) peripheral reset.
- void RCC\_AHB1PeriphClockLPModeCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)

  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB2PeriphClockLPModeCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)

  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB3PeriphClockLPModeCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState) Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB1PeriphClockLPModeCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)

  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB2PeriphClockLPModeCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
- void RCC ITConfig (uint8 t RCC IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

- FlagStatus RCC\_GetFlagStatus (uint8\_t RCC\_FLAG)
  - Checks whether the specified RCC flag is set or not.
- · void RCC ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC\_FLAG\_PINRST, RCC\_FLAG\_PORRST, RCC\_FLAG\_SFTRST, RCC\_FLAG\_IWDGRST, RCC\_FLAG\_WWDGRST, RCC\_FLAG\_LPWRRST.

- ITStatus RCC\_GetITStatus (uint8\_t RCC\_IT)
  - Checks whether the specified RCC interrupt has occurred or not.
- void RCC\_ClearITPendingBit (uint8\_t RCC\_IT)

Clears the RCC's interrupt pending bits.

# 5.127.1 Detailed Description

RCC driver modules.

## 5.127.2 Function Documentation

# 5.127.2.1 RCC\_AdjustHSICalibrationValue()

Adjusts the Internal High Speed oscillator (HSI) calibration value.

Note

The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC.

#### **Parameters**

HSICalibrationValue	specifies the calibration trimming value. This parameter must be a number between 0
	and 0x1F.

#### **Return values**

# 5.127.2.2 RCC\_AHB1PeriphClockCmd()

Enables or disables the AHB1 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

# **Parameters**

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

# Return values

# 5.127.2.3 RCC\_AHB1PeriphClockLPModeCmd()

Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.

# Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

#### **Parameters**

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

#### Return values

# 5.127.2.4 RCC\_AHB1PeriphResetCmd()

Forces or releases AHB1 peripheral reset.

#### **Parameters**

RCC_AHB1Periph	specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

# Return values

None
------

# 5.127.2.5 RCC\_AHB2PeriphClockCmd()

Enables or disables the AHB2 peripheral clock.

# Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

#### **Parameters**

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

#### Return values

|--|--|

# 5.127.2.6 RCC\_AHB2PeriphClockLPModeCmd()

Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.

# Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

#### **Parameters**

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

#### Return values

# 5.127.2.7 RCC\_AHB2PeriphResetCmd()

Forces or releases AHB2 peripheral reset.

#### **Parameters**

RCC_AHB2Periph	specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

## Return values



# 5.127.2.8 RCC\_AHB3PeriphClockCmd()

Enables or disables the AHB3 peripheral clock.

#### Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

#### **Parameters**

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

#### Return values

None	
------	--

# 5.127.2.9 RCC\_AHB3PeriphClockLPModeCmd()

Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.

#### Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

# **Parameters**

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

# Return values

None	

# 5.127.2.10 RCC\_AHB3PeriphResetCmd()

Forces or releases AHB3 peripheral reset.

# **Parameters**

RCC_AHB3Periph	ph specifies the AHB3 peripheral to reset. This parameter must be: RCC_AHB3Periph_	
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.	

#### Return values

# 5.127.2.11 RCC\_APB1PeriphClockCmd()

Enables or disables the Low Speed APB (APB1) peripheral clock.

#### Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

#### Parameters

Parameters		
RCC_APB1Periph	specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values:	
	RCC_APB1Periph_TIM2: TIM2 clock	
	RCC_APB1Periph_TIM3: TIM3 clock	
	RCC_APB1Periph_TIM4: TIM4 clock	
	RCC_APB1Periph_TIM5: TIM5 clock	
	RCC_APB1Periph_TIM6: TIM6 clock	
	RCC_APB1Periph_TIM7: TIM7 clock	
	RCC_APB1Periph_TIM12: TIM12 clock	
	RCC_APB1Periph_TIM13: TIM13 clock	
	RCC_APB1Periph_TIM14: TIM14 clock	
	RCC_APB1Periph_WWDG: WWDG clock	
	RCC_APB1Periph_SPI2: SPI2 clock	
	RCC_APB1Periph_SPl3: SPl3 clock	
	RCC_APB1Periph_USART2: USART2 clock	
	RCC_APB1Periph_USART3: USART3 clock	
	RCC_APB1Periph_UART4: UART4 clock	
	RCC_APB1Periph_UART5: UART5 clock	
	RCC_APB1Periph_I2C1: I2C1 clock	
	RCC_APB1Periph_I2C2: I2C2 clock	
	RCC_APB1Periph_I2C3: I2C3 clock	
	RCC_APB1Periph_CAN1: CAN1 clock	
	RCC_APB1Periph_CAN2: CAN2 clock	
	RCC_APB1Periph_PWR: PWR clock	

NewState

new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

• RCC\_APB1Periph\_DAC: DAC clock

# Return values

# 5.127.2.12 RCC\_APB1PeriphClockLPModeCmd()

Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.

#### Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

#### **Parameters**

# RCC APB1Periph specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: RCC\_APB1Periph\_TIM2: TIM2 clock RCC\_APB1Periph\_TIM3: TIM3 clock RCC APB1Periph TIM4: TIM4 clock RCC APB1Periph TIM5: TIM5 clock • RCC\_APB1Periph\_TIM6: TIM6 clock RCC\_APB1Periph\_TIM7: TIM7 clock • RCC\_APB1Periph\_TIM12: TIM12 clock RCC\_APB1Periph\_TIM13: TIM13 clock • RCC\_APB1Periph\_TIM14: TIM14 clock · RCC APB1Periph WWDG: WWDG clock RCC\_APB1Periph\_SPI2: SPI2 clock RCC\_APB1Periph\_SPI3: SPI3 clock RCC\_APB1Periph\_USART2: USART2 clock RCC APB1Periph USART3: USART3 clock RCC APB1Periph UART4: UART4 clock • RCC\_APB1Periph\_UART5: UART5 clock • RCC\_APB1Periph\_I2C1: I2C1 clock RCC\_APB1Periph\_I2C2: I2C2 clock • RCC\_APB1Periph\_I2C3: I2C3 clock • RCC\_APB1Periph\_CAN1: CAN1 clock • RCC\_APB1Periph\_CAN2: CAN2 clock • RCC\_APB1Periph\_PWR: PWR clock RCC\_APB1Periph\_DAC: DAC clock new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. NewState

# Return values

None

# 5.127.2.13 RCC\_APB1PeriphResetCmd()

Forces or releases Low Speed APB (APB1) peripheral reset.

# **Parameters**

Parameters		
RCC_APB1Periph	specifies the APB1 peripheral to reset. This parameter can be any combination of the following values:	
	RCC_APB1Periph_TIM2: TIM2 clock	
	RCC_APB1Periph_TIM3: TIM3 clock	
	RCC_APB1Periph_TIM4: TIM4 clock	
	RCC_APB1Periph_TIM5: TIM5 clock	
	RCC_APB1Periph_TIM6: TIM6 clock	
	RCC_APB1Periph_TIM7: TIM7 clock	
	RCC_APB1Periph_TIM12: TIM12 clock	
	RCC_APB1Periph_TIM13: TIM13 clock	
	RCC_APB1Periph_TIM14: TIM14 clock	
	RCC_APB1Periph_WWDG: WWDG clock	
	RCC_APB1Periph_SPI2: SPI2 clock	
	RCC_APB1Periph_SPI3: SPI3 clock	
	RCC_APB1Periph_USART2: USART2 clock	
	RCC_APB1Periph_USART3: USART3 clock	
	RCC_APB1Periph_UART4: UART4 clock	
	RCC_APB1Periph_UART5: UART5 clock	
	RCC_APB1Periph_I2C1: I2C1 clock	
	RCC_APB1Periph_I2C2: I2C2 clock	
	RCC_APB1Periph_I2C3: I2C3 clock	
	RCC_APB1Periph_CAN1: CAN1 clock	
	RCC_APB1Periph_CAN2: CAN2 clock	
	RCC_APB1Periph_PWR: PWR clock	
	RCC_APB1Periph_DAC: DAC clock	
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.	

# Return values

None		
------	--	--

# 5.127.2.14 RCC\_APB2PeriphClockCmd()

Enables or disables the High Speed APB (APB2) peripheral clock.

#### Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

#### **Parameters**

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

# Return values

# 5.127.2.15 RCC\_APB2PeriphClockLPModeCmd()

Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

# Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

#### **Parameters**

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:	
	RCC_APB2Periph_TIM1: TIM1 clock	
	RCC_APB2Periph_TIM8: TIM8 clock	
	RCC_APB2Periph_USART1: USART1 clock	
	RCC_APB2Periph_USART6: USART6 clock	
	RCC_APB2Periph_ADC1: ADC1 clock	
	RCC_APB2Periph_ADC2: ADC2 clock	
	RCC_APB2Periph_ADC3: ADC3 clock	
	RCC_APB2Periph_SDIO: SDIO clock	
	RCC_APB2Periph_SPI1: SPI1 clock	
	RCC_APB2Periph_SYSCFG: SYSCFG clock	
	RCC_APB2Periph_TIM9: TIM9 clock	
	RCC_APB2Periph_TIM10: TIM10 clock	
	RCC_APB2Periph_TIM11: TIM11 clock	
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.	

#### **Return values**

Mono	
None	

# 5.127.2.16 RCC\_APB2PeriphResetCmd()

Forces or releases High Speed APB (APB2) peripheral reset.

#### **Parameters**

RCC_APB2Periph	specifies the APB2 peripheral to reset. This parameter can be any combination of the following values:	
	RCC_APB2Periph_TIM1: TIM1 clock	
	RCC_APB2Periph_TIM8: TIM8 clock	
	RCC_APB2Periph_USART1: USART1 clock	
	RCC_APB2Periph_USART6: USART6 clock	
	RCC_APB2Periph_ADC1: ADC1 clock	
	RCC_APB2Periph_ADC2: ADC2 clock	
	RCC_APB2Periph_ADC3: ADC3 clock	
	RCC_APB2Periph_SDIO: SDIO clock	
	RCC_APB2Periph_SPI1: SPI1 clock	
	RCC_APB2Periph_SYSCFG: SYSCFG clock	
	RCC_APB2Periph_TIM9: TIM9 clock	
	RCC_APB2Periph_TIM10: TIM10 clock	
	RCC_APB2Periph_TIM11: TIM11 clock	
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.	

# Return values

None

# 5.127.2.17 RCC\_BackupResetCmd()

```
\label{eq:cc_backupResetCmd} \mbox{ void RCC\_BackupResetCmd (} \\ \mbox{ FunctionalState } \mbox{ NewState )}
```

Forces or releases the Backup domain reset.

# Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\_CSR register.

The BKPSRAM is not affected by this reset.

# **Parameters**

NewState | new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE.

#### Return values

None	
------	--

#### 5.127.2.18 RCC ClearFlag()

```
void RCC_ClearFlag (
     void )
```

Clears the RCC reset flags. The reset flags are: RCC\_FLAG\_PINRST, RCC\_FLAG\_PORRST, RCC\_FLAG\_WDGRST, RCC\_FLAG\_WDGRST, RCC\_FLAG\_LPWRRST.

#### **Parameters**

None

#### **Return values**



# 5.127.2.19 RCC\_ClearITPendingBit()

```
void RCC_ClearITPendingBit ( \label{eq:cc_IT} \mbox{uint8\_t } \textit{RCC\_IT} \ )
```

Clears the RCC's interrupt pending bits.

# Parameters

RCC← \_IT specifies the interrupt pending bit to clear. This parameter can be any combination of the following values:

- RCC\_IT\_LSIRDY: LSI ready interrupt
- RCC\_IT\_LSERDY: LSE ready interrupt
- RCC\_IT\_HSIRDY: HSI ready interrupt
- · RCC IT HSERDY: HSE ready interrupt
- RCC\_IT\_PLLRDY: main PLL ready interrupt
- RCC\_IT\_PLLI2SRDY: PLLI2S ready interrupt
- · RCC IT CSS: Clock Security System interrupt

#### Return values

#### 5.127.2.20 RCC\_ClockSecuritySystemCmd()

```
\begin{tabular}{ll} \beg
```

Enables or disables the Clock Security System.

#### Note

If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.

#### **Parameters**

NewState

new state of the Clock Security System. This parameter can be: ENABLE or DISABLE.

#### Return values

```
None
```

# 5.127.2.21 RCC\_Delnit()

```
void RCC_DeInit (
     void )
```

Resets the RCC clock configuration to the default reset state.

Note

The default reset state of the clock configuration is given below:

- · HSI ON and used as system clock source
- · HSE, PLL and PLLI2S OFF
- AHB, APB1 and APB2 prescaler set to 1.
- · CSS, MCO1 and MCO2 OFF
- · All interrupts disabled

This function doesn't modify the configuration of the

- · Peripheral clocks
- · LSI, LSE and RTC clocks

# Parameters None

#### Return values

# 5.127.2.22 RCC\_GetClocksFreq()

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

#### Note

The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:

If SYSCLK source is HSI, function returns values based on HSI\_VALUE(\*)

If SYSCLK source is HSE, function returns values based on HSE VALUE(\*\*)

If SYSCLK source is PLL, function returns values based on HSE\_VALUE(\*\*) or HSI\_VALUE(\*) multiplied/divided by the PLL factors.

- (\*) HSI\_VALUE is a constant defined in stm32f4xx.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (\*\*) HSE\_VALUE is a constant defined in stm32f4xx.h file (default value 25 MHz), user has to ensure that HSE\_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.

The result of this function could be not correct when using fractional value for HSE crystal.

#### **Parameters**

RCC Clocks

pointer to a RCC ClocksTypeDef structure which will hold the clocks frequencies.

#### Note

This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters.

Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.

#### **Return values**



#### 5.127.2.23 RCC GetFlagStatus()

```
FlagStatus RCC_GetFlagStatus ( \label{eq:cc_flag} \mbox{uint8\_t } \mbox{\it RCC\_FLAG })
```

Checks whether the specified RCC flag is set or not.

#### **Parameters**

#### RCC FLAG

specifies the flag to check. This parameter can be one of the following values:

- RCC\_FLAG\_HSIRDY: HSI oscillator clock ready
- RCC\_FLAG\_HSERDY: HSE oscillator clock ready
- RCC\_FLAG\_PLLRDY: main PLL clock ready
- RCC\_FLAG\_PLLI2SRDY: PLLI2S clock ready
- · RCC\_FLAG\_LSERDY: LSE oscillator clock ready
- RCC\_FLAG\_LSIRDY: LSI oscillator clock ready
- RCC\_FLAG\_BORRST: POR/PDR or BOR reset
- RCC\_FLAG\_PINRST: Pin reset
- RCC\_FLAG\_PORRST: POR/PDR reset
- RCC\_FLAG\_SFTRST: Software reset
- RCC\_FLAG\_IWDGRST: Independent Watchdog reset
- RCC\_FLAG\_WWDGRST: Window Watchdog reset
- RCC\_FLAG\_LPWRRST: Low Power reset

# Return values

```
The new state of RCC_FLAG (SET or RESET).
```

# 5.127.2.24 RCC\_GetITStatus()

Checks whether the specified RCC interrupt has occurred or not.

#### **Parameters**

RCC↔ \_IT specifies the RCC interrupt source to check. This parameter can be one of the following values:

- RCC\_IT\_LSIRDY: LSI ready interrupt
- RCC\_IT\_LSERDY: LSE ready interrupt
- RCC\_IT\_HSIRDY: HSI ready interrupt
- RCC\_IT\_HSERDY: HSE ready interrupt
- RCC\_IT\_PLLRDY: main PLL ready interrupt
- RCC\_IT\_PLLI2SRDY: PLLI2S ready interrupt
- RCC\_IT\_CSS: Clock Security System interrupt

#### Return values

The new state of RCC\_IT (SET or RESET).

## 5.127.2.25 RCC\_GetSYSCLKSource()

Returns the clock source used as system clock.

# **Parameters**

None

#### **Return values**

The

clock source used as system clock. The returned value can be one of the following:

- 0x00: HSI used as system clock
- 0x04: HSE used as system clock
- 0x08: PLL used as system clock

# 5.127.2.26 RCC\_HCLKConfig()

Configures the AHB clock (HCLK).

#### Note

Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions")

#### **Parameters**

#### RCC SYSCLK

defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values:

- RCC\_SYSCLK\_Div1: AHB clock = SYSCLK
- RCC SYSCLK Div2: AHB clock = SYSCLK/2
- RCC\_SYSCLK\_Div4: AHB clock = SYSCLK/4
- RCC SYSCLK Div8: AHB clock = SYSCLK/8
- RCC\_SYSCLK\_Div16: AHB clock = SYSCLK/16
- RCC\_SYSCLK\_Div64: AHB clock = SYSCLK/64
- RCC\_SYSCLK\_Div128: AHB clock = SYSCLK/128
- RCC\_SYSCLK\_Div256: AHB clock = SYSCLK/256
- RCC SYSCLK Div512: AHB clock = SYSCLK/512

## Return values

# 5.127.2.27 RCC\_HSEConfig()

Configures the External High Speed oscillator (HSE).

#### Note

After enabling the HSE (RCC\_HSE\_ON or RCC\_HSE\_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock.

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it).

The HSE is stopped by hardware when entering STOP and STANDBY modes.

This function reset the CSSON bit, so if the Clock security system(CSS) was previously enabled you have to enable it again after calling this function.

#### **Parameters**

# RCC HSE

specifies the new state of the HSE. This parameter can be one of the following values:

- RCC\_HSE\_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles.
- RCC\_HSE\_ON: turn ON the HSE oscillator
- RCC\_HSE\_Bypass: HSE oscillator bypassed with external clock

#### Return values

# 5.127.2.28 RCC\_HSICmd()

Enables or disables the Internal High Speed oscillator (HSI).

# Note

The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI.

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source.

#### **Parameters**

NewState new state

new state of the HSI. This parameter can be:  $\ensuremath{\mathsf{ENABLE}}$  or  $\ensuremath{\mathsf{DISABLE}}.$ 

## Note

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles.

#### Return values

None	
INOLIG	

5.127 RCC 215

# 5.127.2.29 RCC\_I2SCLKConfig()

```
void RCC_I2SCLKConfig (
             uint32_t RCC_I2SCLKSource )
```

Configures the I2S clock source (I2SCLK).

Note

This function must be called before enabling the I2S APB clock.

### **Parameters**

RCC\_I2SCLKSource

specifies the I2S clock source. This parameter can be one of the following values:

- RCC\_I2S2CLKSource\_PLLI2S: PLLI2S clock used as I2S clock source
- RCC\_I2S2CLKSource\_Ext: External clock mapped on the I2S\_CKIN pin used as I2S clock source

#### Return values

None

### 5.127.2.30 RCC\_ITConfig()

```
void RCC_ITConfig (
            uint8_t RCC_IT,
            FunctionalState NewState )
```

Enables or disables the specified RCC interrupts.

### **Parameters**

RCC\_IT

specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values:

- · RCC\_IT\_LSIRDY: LSI ready interrupt
- RCC\_IT\_LSERDY: LSE ready interrupt
- RCC\_IT\_HSIRDY: HSI ready interrupt
- · RCC\_IT\_HSERDY: HSE ready interrupt
- · RCC IT PLLRDY: main PLL ready interrupt
- RCC\_IT\_PLLI2SRDY: PLLI2S ready interrupt

NewState | new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE.

### Return values

None	
------	--

### 5.127.2.31 RCC LSEConfig()

Configures the External Low Speed oscillator (LSE).

#### Note

As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset).

After enabling the LSE (RCC\_LSE\_ON or RCC\_LSE\_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC.

### **Parameters**

### RCC LSE

specifies the new state of the LSE. This parameter can be one of the following values:

- RCC\_LSE\_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
- · RCC LSE ON: turn ON the LSE oscillator
- · RCC\_LSE\_Bypass: LSE oscillator bypassed with external clock

### Return values

None	
------	--

# 5.127.2.32 RCC\_LSICmd()

Enables or disables the Internal Low Speed oscillator (LSI).

# Note

After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC.

LSI can not be disabled if the IWDG is running.

5.127 RCC 217

# **Parameters**

NewState | new state of the LSI. This parameter can be: ENABLE or DISABLE.

Note

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles.

### **Return values**

None

# 5.127.2.33 RCC\_MCO1Config()

Selects the clock source to output on MCO1 pin(PA8).

Note

PA8 should be configured in alternate function mode.

### **Parameters**

RCC_MCO1Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
	RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
	RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
	RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
RCC_MCO1Div	specifies the MCO1 prescaler. This parameter can be one of the following values:
	RCC_MCO1Div_1: no division applied to MCO1 clock
	RCC_MCO1Div_2: division by 2 applied to MCO1 clock
	RCC_MCO1Div_3: division by 3 applied to MCO1 clock
	RCC_MCO1Div_4: division by 4 applied to MCO1 clock
	RCC_MCO1Div_5: division by 5 applied to MCO1 clock

# Return values

None

# 5.127.2.34 RCC\_MCO2Config()

Selects the clock source to output on MCO2 pin(PC9).

Note

PC9 should be configured in alternate function mode.

### **Parameters**

RCC_MCO2Source	specifies the clock source to output. This parameter can be one of the following values:	
	RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source	
	RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source	
	RCC_MCO2Source_HSE: HSE clock selected as MCO2 source	
	RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source	
RCC_MCO2Div	specifies the MCO2 prescaler. This parameter can be one of the following values:	
	RCC_MCO2Div_1: no division applied to MCO2 clock	
	RCC_MCO2Div_2: division by 2 applied to MCO2 clock	
	RCC_MCO2Div_3: division by 3 applied to MCO2 clock	
	RCC_MCO2Div_4: division by 4 applied to MCO2 clock	
	RCC_MCO2Div_5: division by 5 applied to MCO2 clock	

# Return values

None	

# 5.127.2.35 RCC\_PCLK1Config()

Configures the Low Speed APB clock (PCLK1).

5.127 RCC 219

### **Parameters**

# RCC HCLK

defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC\_HCLK\_Div1: APB1 clock = HCLK
- RCC\_HCLK\_Div2: APB1 clock = HCLK/2
- RCC\_HCLK\_Div4: APB1 clock = HCLK/4
- RCC\_HCLK\_Div8: APB1 clock = HCLK/8
- RCC\_HCLK\_Div16: APB1 clock = HCLK/16

### Return values

None

# 5.127.2.36 RCC\_PCLK2Config()

Configures the High Speed APB clock (PCLK2).

### **Parameters**

# RCC\_HCLK

defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC\_HCLK\_Div1: APB2 clock = HCLK
- RCC\_HCLK\_Div2: APB2 clock = HCLK/2
- RCC\_HCLK\_Div4: APB2 clock = HCLK/4
- RCC\_HCLK\_Div8: APB2 clock = HCLK/8
- RCC\_HCLK\_Div16: APB2 clock = HCLK/16

### **Return values**

None

# 5.127.2.37 RCC\_PLLCmd()

Enables or disables the main PLL.

#### Note

After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source.

The main PLL can not be disabled if it is used as system clock source

The main PLL is disabled by hardware when entering STOP and STANDBY modes.

### **Parameters**

NewState

new state of the main PLL. This parameter can be: ENABLE or DISABLE.

### Return values

```
None
```

# 5.127.2.38 RCC\_PLLConfig()

Configures the main PLL clock source, multiplication and division factors.

# Note

This function must be used only when the main PLL is disabled.

### **Parameters**

RCC\_PLLSource

specifies the PLL entry clock source. This parameter can be one of the following values:

- RCC\_PLLSource\_HSI: HSI oscillator clock selected as PLL clock entry
- RCC\_PLLSource\_HSE: HSE oscillator clock selected as PLL clock entry

### Note

This clock source (RCC\_PLLSource) is common for the main PLL and PLLI2S.

# **Parameters**

PLLM | specifies the division factor for PLL VCO input clock This parameter must be a number between 0 and 63.

5.127 RCC 221

#### Note

You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.

### **Parameters**

PLLN specifies the multiplication factor for PLL VCO output clock This parameter must be a number between 192 and 432.

### Note

You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

### **Parameters**

PLLP specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}.

#### Note

You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency.

### **Parameters**

PLLQ specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between 4 and 15.

# Note

If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly.

### Return values

None

# 5.127.2.39 RCC\_PLLI2SCmd()

Enables or disables the PLLI2S.

Note

The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.

### **Parameters**

NewState

new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.

# Return values

None

### 5.127.2.40 RCC\_PLLI2SConfig()

Configures the PLLI2S clock multiplication and division factors.

### Note

This function must be used only when the PLLI2S is disabled.

PLLI2S clock source is common with the main PLL (configured in RCC\_PLLConfig function )

# **Parameters**

PLLI2SN

specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between 192 and 432.

### Note

You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

### **Parameters**

PLLI2SR

specifies the division factor for I2S clock This parameter must be a number between 2 and 7.

### Note

You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency.

### Return values

None

5.127 RCC 223

### 5.127.2.41 RCC\_RTCCLKCmd()

Enables or disables the RTC clock.

#### Note

This function must be used only after the RTC clock source was selected using the RCC\_RTCCLKConfig function.

#### **Parameters**

NewState

new state of the RTC clock. This parameter can be: ENABLE or DISABLE.

### **Return values**

None	
------	--

# 5.127.2.42 RCC\_RTCCLKConfig()

Configures the RTC clock (RTCCLK).

### Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using RCC\_BackupResetCmd() function, or by a Power On Reset (POR).

### **Parameters**

# RCC\_RTCCLKSource

specifies the RTC clock source. This parameter can be one of the following values:

- RCC\_RTCCLKSource\_LSE: LSE selected as RTC clock
- · RCC RTCCLKSource LSI: LSI selected as RTC clock
- RCC\_RTCCLKSource\_HSE\_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]

#### Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

#### Return values

None	
------	--

# 5.127.2.43 RCC\_SYSCLKConfig()

Configures the system clock (SYSCLK).

#### Note

The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use RCC\_GetSYSCLKSource() function to know which clock is currently used as system clock source.

# Parameters

### RCC SYSCLKSource

specifies the clock source used as system clock. This parameter can be one of the following values:

- RCC\_SYSCLKSource\_HSI: HSI selected as system clock source
- RCC\_SYSCLKSource\_HSE: HSE selected as system clock source
- · RCC SYSCLKSource PLLCLK: PLL selected as system clock source

### Return values

None	

# 5.127.2.44 RCC\_WaitForHSEStartUp()

ErrorStatus RCC\_WaitForHSEStartUp (

void )

Waits for HSE start-up.

### Note

This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE← \_STARTUP\_TIMEOUT in stm32f4xx.h file. You can tailor it depending on the HSE crystal used in your application.

#### **Parameters**

None

### Return values

An

ErrorStatus enumeration value:

- · SUCCESS: HSE oscillator is stable and ready to use
- · ERROR: HSE oscillator not yet ready

# 5.128 RCC\_Private\_Functions

# **Modules**

- Internal and external clocks, PLL, CSS and MCO configuration functions
   Internal and external clocks, PLL, CSS and MCO configuration functions.
- System AHB and APB busses clocks configuration functions

System, AHB and APB busses clocks configuration functions.

· Peripheral clocks configuration functions

Peripheral clocks configuration functions.

· Interrupts and flags management functions

Interrupts and flags management functions.

# 5.128.1 Detailed Description

# 5.129 Internal and external clocks, PLL, CSS and MCO configuration functions

Internal and external clocks, PLL, CSS and MCO configuration functions.

### **Functions**

void RCC\_DeInit (void)

Resets the RCC clock configuration to the default reset state.

void RCC\_HSEConfig (uint8\_t RCC\_HSE)

Configures the External High Speed oscillator (HSE).

ErrorStatus RCC\_WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC AdjustHSICalibrationValue (uint8 t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC\_HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC\_LSEConfig (uint8\_t RCC\_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC\_LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC\_PLLConfig (uint32\_t RCC\_PLLSource, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP, uint32\_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC\_PLLI2SConfig (uint32\_t PLLI2SN, uint32\_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC\_PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC\_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC\_MCO1Config (uint32\_t RCC\_MCO1Source, uint32\_t RCC\_MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

• void RCC\_MCO2Config (uint32\_t RCC\_MCO2Source, uint32\_t RCC\_MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

### 5.129.1 Detailed Description

Internal and external clocks, PLL, CSS and MCO configuration functions.

Internal/external clocks, PLL, CSS and MCO configuration functions

This section provide functions allowing to configure the internal/external clocks, PLLs, CSS and MCO pins.

- 1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through the PLL as System clock source.
- 2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC clock source.
- 3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or through the PLL as System clock source. Can be used also as RTC clock source.
- 4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
- 5. PLL (clocked by HSI or HSE), featuring two different output clocks:
   The first output is used to generate the high speed system clock (up to 168 MHz)

- The second output is used to generate the clock for the USB OTG FS (48 MHz), the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
- 6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve high-quality audio performance on the I2S interface.
- 7. CSS (Clock security system), once enable and if a HSE clock failure occurs (HSE used directly or through PLL as System clock source), the System clock is automatically switched to HSI and an interrupt is generated if enabled. The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
- 8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL clock (through a configurable prescaler) on PA8 pin.
- 9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S clock (through a configurable prescaler) on PC9 pin.

# 5.129.2 Function Documentation

### 5.129.2.1 RCC\_AdjustHSICalibrationValue()

Adjusts the Internal High Speed oscillator (HSI) calibration value.

### Note

The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC.

### **Parameters**

HSICalibrationValue	specifies the calibration trimming value. This parameter must be a number between 0
	and 0x1F.

### Return values

None

# 5.129.2.2 RCC\_ClockSecuritySystemCmd()

Enables or disables the Clock Security System.

### Note

If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.

### **Parameters**

NewState

new state of the Clock Security System. This parameter can be: ENABLE or DISABLE.

### Return values



# 5.129.2.3 RCC\_Delnit()

```
void RCC_DeInit (
     void )
```

Resets the RCC clock configuration to the default reset state.

### Note

The default reset state of the clock configuration is given below:

- · HSI ON and used as system clock source
- · HSE, PLL and PLLI2S OFF
- AHB, APB1 and APB2 prescaler set to 1.
- CSS, MCO1 and MCO2 OFF
- · All interrupts disabled

This function doesn't modify the configuration of the

- · Peripheral clocks
- · LSI, LSE and RTC clocks

### **Parameters**

None

# Return values

None

# 5.129.2.4 RCC\_HSEConfig()

Configures the External High Speed oscillator (HSE).

#### Note

After enabling the HSE (RCC\_HSE\_ON or RCC\_HSE\_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock.

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it).

The HSE is stopped by hardware when entering STOP and STANDBY modes.

This function reset the CSSON bit, so if the Clock security system(CSS) was previously enabled you have to enable it again after calling this function.

### **Parameters**

### RCC\_HSE

specifies the new state of the HSE. This parameter can be one of the following values:

- RCC\_HSE\_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles.
- RCC\_HSE\_ON: turn ON the HSE oscillator
- RCC\_HSE\_Bypass: HSE oscillator bypassed with external clock

### Return values

# 5.129.2.5 RCC\_HSICmd()

Enables or disables the Internal High Speed oscillator (HSI).

### Note

The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI.

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source.

#### **Parameters**

NewState

new state of the HSI. This parameter can be: ENABLE or DISABLE.

Note

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles.

### Return values

None

### 5.129.2.6 RCC\_LSEConfig()

Configures the External Low Speed oscillator (LSE).

Note

As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset).

After enabling the LSE (RCC\_LSE\_ON or RCC\_LSE\_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC.

### **Parameters**

RCC\_LSE

specifies the new state of the LSE. This parameter can be one of the following values:

- RCC\_LSE\_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
- RCC\_LSE\_ON: turn ON the LSE oscillator
- · RCC\_LSE\_Bypass: LSE oscillator bypassed with external clock

### Return values

None

### 5.129.2.7 RCC\_LSICmd()

Enables or disables the Internal Low Speed oscillator (LSI).

### Note

After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC.

LSI can not be disabled if the IWDG is running.

### **Parameters**

NewState

new state of the LSI. This parameter can be: ENABLE or DISABLE.

### Note

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles.

### Return values

None	
------	--

# 5.129.2.8 RCC\_MCO1Config()

Selects the clock source to output on MCO1 pin(PA8).

### Note

PA8 should be configured in alternate function mode.

# **Parameters**

RCC_MCO1Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
	RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
	RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
	RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
RCC_MCO1Div	specifies the MCO1 prescaler. This parameter can be one of the following values:
	RCC_MCO1Div_1: no division applied to MCO1 clock
	RCC_MCO1Div_2: division by 2 applied to MCO1 clock
	RCC_MCO1Div_3: division by 3 applied to MCO1 clock
	RCC_MCO1Div_4: division by 4 applied to MCO1 clock
	RCC_MCO1Div_5: division by 5 applied to MCO1 clock

# Return values

# 5.129.2.9 RCC\_MCO2Config()

Selects the clock source to output on MCO2 pin(PC9).

# Note

PC9 should be configured in alternate function mode.

# **Parameters**

RCC_MCO2Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
	<ul> <li>RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source</li> </ul>
	RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
	RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source

### **Parameters**

specifies the MCO2 prescaler. This parameter can be one of the following values:
RCC_MCO2Div_1: no division applied to MCO2 clock
RCC_MCO2Div_2: division by 2 applied to MCO2 clock
RCC_MCO2Div_3: division by 3 applied to MCO2 clock
RCC_MCO2Div_4: division by 4 applied to MCO2 clock
RCC_MCO2Div_5: division by 5 applied to MCO2 clock

### Return values

None
------

# 5.129.2.10 RCC\_PLLCmd()

```
void RCC_PLLCmd ( \label{eq:pllcmd} FunctionalState \ \textit{NewState} \ )
```

Enables or disables the main PLL.

### Note

After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source.

The main PLL can not be disabled if it is used as system clock source

The main PLL is disabled by hardware when entering STOP and STANDBY modes.

# **Parameters**

NewState new state of the main PLL. This parameter can be: ENABLE or DISABLE.

### Return values

None

# 5.129.2.11 RCC\_PLLConfig()

```
uint32_t PLLN,
uint32_t PLLP,
uint32_t PLLQ )
```

Configures the main PLL clock source, multiplication and division factors.

### Note

This function must be used only when the main PLL is disabled.

# Parameters

### RCC\_PLLSource | specifies the PLL entry clock source. This parameter can be one of the following values:

• RCC\_PLLSource\_HSI: HSI oscillator clock selected as PLL clock entry

• RCC\_PLLSource\_HSE: HSE oscillator clock selected as PLL clock entry

### Note

This clock source (RCC\_PLLSource) is common for the main PLL and PLLI2S.

### **Parameters**

### Note

You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.

### **Parameters**

PLLN	specifies the multiplication factor for PLL VCO output clock This parameter must be a number between
	192 and 432.

# Note

You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

### **Parameters**

PLLP	specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the	
	range {2, 4, 6, or 8}.	

### Note

You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency.

### **Parameters**

PLLQ

specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between 4 and 15.

# Note

If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly.

### Return values

None	
------	--

# 5.129.2.12 RCC\_PLLI2SCmd()

Enables or disables the PLLI2S.

Note

The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.

### **Parameters**

NewState

new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.

# Return values

None

# 5.129.2.13 RCC\_PLLI2SConfig()

Configures the PLLI2S clock multiplication and division factors.

### Note

This function must be used only when the PLLI2S is disabled.

PLLI2S clock source is common with the main PLL (configured in RCC\_PLLConfig function )

#### **Parameters**

PLLI2SN

specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between 192 and 432.

### Note

You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

#### **Parameters**

PLLI2SR

specifies the division factor for I2S clock This parameter must be a number between 2 and 7.

### Note

You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency.

### Return values

None

# 5.129.2.14 RCC\_WaitForHSEStartUp()

Waits for HSE start-up.

### Note

This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE← \_STARTUP\_TIMEOUT in stm32f4xx.h file. You can tailor it depending on the HSE crystal used in your application.

# Parameters

None

#### Return values

An

ErrorStatus enumeration value:

- · SUCCESS: HSE oscillator is stable and ready to use
- · ERROR: HSE oscillator not yet ready

# 5.130 System AHB and APB busses clocks configuration functions

System, AHB and APB busses clocks configuration functions.

### **Functions**

void RCC\_SYSCLKConfig (uint32\_t RCC\_SYSCLKSource)

Configures the system clock (SYSCLK).

uint8\_t RCC\_GetSYSCLKSource (void)

Returns the clock source used as system clock.

• void RCC\_HCLKConfig (uint32\_t RCC\_SYSCLK)

Configures the AHB clock (HCLK).

void RCC\_PCLK1Config (uint32\_t RCC\_HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC\_PCLK2Config (uint32\_t RCC\_HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC\_GetClocksFreq (RCC\_ClocksTypeDef \*RCC\_Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

# 5.130.1 Detailed Description

System, AHB and APB busses clocks configuration functions.

System, AHB and APB busses clocks configuration functions

This section provide functions allowing to configure the System, AHB, APB1 and APB2 busses clocks.

1. Several clock sources can be used to drive the System clock (SYSCLK):  $\mbox{HSI}$ ,  $\mbox{HSE}$  and  $\mbox{PLL}$ .

The AHB clock (HCLK) is derived from System clock through configurable prescaler and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through configurable prescalers and used to clock the peripherals mapped on these busses. You can use "RCC\_GetClocksFreq()" function to retrieve the frequencies of these clocks.

@note All the peripheral clocks are derived from the System clock (SYSCLK) except:

- I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or from an external clock mapped on the I2S\_CKIN pin.

  You have to use RCC\_I2SCLKConfig() function to configure this clock.
- RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock divided by 2 to 31. You have to use RCC\_RTCCLKConfig() and RCC\_RTCCLKCmd()

```
functions to configure this clock.
```

- USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz to work correctly, while the SDIO require a frequency equal or lower than to 48. This clock is derived of the main PLL through PLLQ divider.
- IWDG clock which is always the LSI clock.
- 2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz. Depending on the device voltage range, the maximum frequency should be adapted accordingly:

Latency	]	HCLK clock frequer	ncy (MHz)	
	2.7 V - 3.6 V	voltage range   2.4 V - 2.7 V	voltage range   2.1 V - 2.4 V	voltage range   1.8 V - 2.1 V
OWS(1CPU cycle)	0 < HCLK <= 30	0 < HCLK <= 24	  0 < HCLK <= 18	0 < HCLK <= 16
1WS(2CPU cycle)	30 < HCLK <= 60	24 < HCLK <= 48	18 < HCLK <= 36	16 < HCLK <= 32
2WS(3CPU cycle)	60 < HCLK <= 90	48 < HCLK <= 72	36 < HCLK <= 54	32 < HCLK <= 48
3WS(4CPU cycle)	90 < HCLK <= 120	72 < HCLK <= 96	54 < HCLK <= 72	48 < HCLK <= 64
4WS(5CPU cycle)	120< HCLK <= 150	96 < HCLK <= 120	72 < HCLK <= 90	64 < HCLK <= 80
5WS(6CPU cycle)	120< HCLK <= 168	120< HCLK <= 144	90 < HCLK <= 108	80 < HCLK <= 96
6WS(7CPU cycle)	NA	144< HCLK <= 168	108 < HCLK <= 120	96 < HCLK <= 112
			120 < HCLK <= 138	'

@note When VOS bit (in PWR\_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 You can use PWR\_MainRegulatorModeConfig() function to set or reset this bit.

# 5.130.2 Function Documentation

### 5.130.2.1 RCC GetClocksFreq()

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

### Note

The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:

If SYSCLK source is HSI, function returns values based on HSI\_VALUE(\*)

If SYSCLK source is HSE, function returns values based on HSE\_VALUE(\*\*)

If SYSCLK source is PLL, function returns values based on  $\mbox{HSE\_VALUE}(**)$  or  $\mbox{HSI\_VALUE}(*)$  multiplied/divided by the PLL factors.

- (\*) HSI\_VALUE is a constant defined in stm32f4xx.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (\*\*) HSE\_VALUE is a constant defined in stm32f4xx.h file (default value 25 MHz), user has to ensure that HSE\_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.

The result of this function could be not correct when using fractional value for HSE crystal.

### **Parameters**

RCC Clocks

pointer to a RCC\_ClocksTypeDef structure which will hold the clocks frequencies.

### Note

This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters.

Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.

### Return values

None	
------	--

# 5.130.2.2 RCC\_GetSYSCLKSource()

Returns the clock source used as system clock.

### **Parameters**

None

### **Return values**

The clo

clock source used as system clock. The returned value can be one of the following:

- 0x00: HSI used as system clock
- 0x04: HSE used as system clock
- 0x08: PLL used as system clock

# 5.130.2.3 RCC\_HCLKConfig()

Configures the AHB clock (HCLK).

# Note

Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions")

### **Parameters**

### RCC SYSCLK

defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values:

- RCC\_SYSCLK\_Div1: AHB clock = SYSCLK
- RCC\_SYSCLK\_Div2: AHB clock = SYSCLK/2
- RCC\_SYSCLK\_Div4: AHB clock = SYSCLK/4
- RCC\_SYSCLK\_Div8: AHB clock = SYSCLK/8
- RCC\_SYSCLK\_Div16: AHB clock = SYSCLK/16
- RCC SYSCLK Div64: AHB clock = SYSCLK/64
- RCC\_SYSCLK\_Div128: AHB clock = SYSCLK/128
- RCC\_SYSCLK\_Div256: AHB clock = SYSCLK/256
- RCC\_SYSCLK\_Div512: AHB clock = SYSCLK/512

#### Return values

None

# 5.130.2.4 RCC\_PCLK1Config()

Configures the Low Speed APB clock (PCLK1).

### **Parameters**

# RCC\_HCLK

defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC\_HCLK\_Div1: APB1 clock = HCLK
- RCC\_HCLK\_Div2: APB1 clock = HCLK/2
- RCC\_HCLK\_Div4: APB1 clock = HCLK/4
- RCC\_HCLK\_Div8: APB1 clock = HCLK/8
- RCC\_HCLK\_Div16: APB1 clock = HCLK/16

# Return values

None

# 5.130.2.5 RCC\_PCLK2Config()

Configures the High Speed APB clock (PCLK2).

### **Parameters**

### RCC HCLK

defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC\_HCLK\_Div1: APB2 clock = HCLK
- RCC\_HCLK\_Div2: APB2 clock = HCLK/2
- RCC\_HCLK\_Div4: APB2 clock = HCLK/4
- RCC\_HCLK\_Div8: APB2 clock = HCLK/8
- RCC\_HCLK\_Div16: APB2 clock = HCLK/16

### Return values

None

# 5.130.2.6 RCC\_SYSCLKConfig()

Configures the system clock (SYSCLK).

### Note

The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use RCC\_GetSYSCLKSource() function to know which clock is currently used as system clock source.

#### **Parameters**

# RCC\_SYSCLKSource

specifies the clock source used as system clock. This parameter can be one of the following values:

- RCC\_SYSCLKSource\_HSI: HSI selected as system clock source
- · RCC\_SYSCLKSource\_HSE: HSE selected as system clock source
- RCC\_SYSCLKSource\_PLLCLK: PLL selected as system clock source

#### Return values

# 5.131 Peripheral clocks configuration functions

Peripheral clocks configuration functions.

### **Functions**

void RCC\_RTCCLKConfig (uint32\_t RCC\_RTCCLKSource)

Configures the RTC clock (RTCCLK).

void RCC\_RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC\_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC\_I2SCLKConfig (uint32\_t RCC\_I2SCLKSource)

Configures the I2S clock source (I2SCLK).

- void RCC\_AHB1PeriphClockCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
   Enables or disables the AHB1 peripheral clock.
- void RCC\_AHB2PeriphClockCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)
   Enables or disables the AHB2 peripheral clock.
- void RCC\_AHB3PeriphClockCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Enables or disables the AHB3 peripheral clock.
- void RCC\_APB1PeriphClockCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState) Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC\_APB2PeriphClockCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)

  Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC\_AHB1PeriphResetCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
   Forces or releases AHB1 peripheral reset.
- void RCC\_AHB2PeriphResetCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)
   Forces or releases AHB2 peripheral reset.
- void RCC\_AHB3PeriphResetCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Forces or releases AHB3 peripheral reset.
- void RCC\_APB1PeriphResetCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)
   Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC\_APB2PeriphResetCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)

Forces or releases High Speed APB (APB2) peripheral reset.

- void RCC\_AHB1PeriphClockLPModeCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)

  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB2PeriphClockLPModeCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)

  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB3PeriphClockLPModeCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)

  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB1PeriphClockLPModeCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)

  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB2PeriphClockLPModeCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

# 5.131.1 Detailed Description

Peripheral clocks configuration functions.

Peripheral clocks configuration functions

This section provide functions allowing to configure the Peripheral clocks.

- 1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
- 2. After restart from Reset or wakeup from STANDBY, all peripherals are off except internal SRAM, Flash and JTAG. Before to start using a peripheral you have to enable its interface clock. You can do this using RCC\_AHBPeriphClockCmd() , RCC\_APB2PeriphClockCmd() and RCC\_APB1PeriphClockCmd() functions.
- 3. To reset the peripherals configuration (to the default state after device reset) you can use RCC\_AHBPeriphResetCmd(), RCC\_APB2PeriphResetCmd() and RCC\_APB1PeriphResetCmd() functions.
- 4. To further reduce power consumption in SLEEP mode the peripheral clocks can be disabled prior to executing the WFI or WFE instructions. You can do this using RCC\_AHBPeriphClockLPModeCmd(), RCC\_APB2PeriphClockLPModeCmd() and RCC\_APB1PeriphClockLPModeCmd() functions.

### 5.131.2 Function Documentation

# 5.131.2.1 RCC\_AHB1PeriphClockCmd()

Enables or disables the AHB1 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

# **Parameters**

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

# Return values

|--|

# 5.131.2.2 RCC\_AHB1PeriphClockLPModeCmd()

Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.

# Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

### **Parameters**

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

### Return values

None	
------	--

# 5.131.2.3 RCC\_AHB1PeriphResetCmd()

Forces or releases AHB1 peripheral reset.

### **Parameters**

RCC_AHB1Periph	specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

# Return values

None
------

# 5.131.2.4 RCC\_AHB2PeriphClockCmd()

Enables or disables the AHB2 peripheral clock.

# Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

### **Parameters**

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

### Return values

None	
------	--

# 5.131.2.5 RCC\_AHB2PeriphClockLPModeCmd()

Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.

# Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

### **Parameters**

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

### Return values

# 5.131.2.6 RCC\_AHB2PeriphResetCmd()

Forces or releases AHB2 peripheral reset.

### **Parameters**

RCC_AHB2Periph	specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

# Return values

None

# 5.131.2.7 RCC\_AHB3PeriphClockCmd()

Enables or disables the AHB3 peripheral clock.

### Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

### **Parameters**

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC	
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.	

### Return values

None		
------	--	--

# 5.131.2.8 RCC\_AHB3PeriphClockLPModeCmd()

Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.

### Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

# **Parameters**

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC	
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.	

# Return values

	<del></del>
None	

# 5.131.2.9 RCC\_AHB3PeriphResetCmd()

Forces or releases AHB3 peripheral reset.

#### **Parameters**

RCC_AHB3Periph	specifies the AHB3 peripheral to reset. This parameter must be: RCC_AHB3Periph_FSMC	
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.	

#### Return values

## 5.131.2.10 RCC\_APB1PeriphClockCmd()

Enables or disables the Low Speed APB (APB1) peripheral clock.

#### Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters		
RCC_APB1Periph	specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values:	
	RCC_APB1Periph_TIM2: TIM2 clock	
	RCC_APB1Periph_TIM3: TIM3 clock	
	RCC_APB1Periph_TIM4: TIM4 clock	
	RCC_APB1Periph_TIM5: TIM5 clock	
	RCC_APB1Periph_TIM6: TIM6 clock	
	RCC_APB1Periph_TIM7: TIM7 clock	
	RCC_APB1Periph_TIM12: TIM12 clock	
	RCC_APB1Periph_TIM13: TIM13 clock	
	RCC_APB1Periph_TIM14: TIM14 clock	
	RCC_APB1Periph_WWDG: WWDG clock	
	RCC_APB1Periph_SPI2: SPI2 clock	
	RCC_APB1Periph_SPI3: SPI3 clock	
	RCC_APB1Periph_USART2: USART2 clock	
	RCC_APB1Periph_USART3: USART3 clock	
	RCC_APB1Periph_UART4: UART4 clock	
	RCC_APB1Periph_UART5: UART5 clock	
	RCC_APB1Periph_I2C1: I2C1 clock	
	RCC_APB1Periph_I2C2: I2C2 clock	
	RCC_APB1Periph_I2C3: I2C3 clock	
	RCC_APB1Periph_CAN1: CAN1 clock	
	RCC_APB1Periph_CAN2: CAN2 clock	
1		

• RCC\_APB1Periph\_PWR: PWR clock

• RCC\_APB1Periph\_DAC: DAC clock

NewState

new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

## Return values

## 5.131.2.11 RCC\_APB1PeriphClockLPModeCmd()

void RCC\_APB1PeriphClockLPModeCmd ( uint32\_t RCC\_APB1Periph, FunctionalState NewState ) Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.

#### Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

#### **Parameters**

# RCC APB1Periph specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: RCC\_APB1Periph\_TIM2: TIM2 clock RCC\_APB1Periph\_TIM3: TIM3 clock RCC APB1Periph TIM4: TIM4 clock RCC APB1Periph TIM5: TIM5 clock • RCC\_APB1Periph\_TIM6: TIM6 clock RCC\_APB1Periph\_TIM7: TIM7 clock • RCC\_APB1Periph\_TIM12: TIM12 clock RCC\_APB1Periph\_TIM13: TIM13 clock • RCC\_APB1Periph\_TIM14: TIM14 clock · RCC APB1Periph WWDG: WWDG clock RCC\_APB1Periph\_SPI2: SPI2 clock RCC\_APB1Periph\_SPI3: SPI3 clock RCC\_APB1Periph\_USART2: USART2 clock RCC APB1Periph USART3: USART3 clock RCC APB1Periph UART4: UART4 clock • RCC\_APB1Periph\_UART5: UART5 clock • RCC\_APB1Periph\_I2C1: I2C1 clock RCC\_APB1Periph\_I2C2: I2C2 clock • RCC\_APB1Periph\_I2C3: I2C3 clock • RCC\_APB1Periph\_CAN1: CAN1 clock • RCC\_APB1Periph\_CAN2: CAN2 clock

• RCC\_APB1Periph\_PWR: PWR clock

RCC\_APB1Periph\_DAC: DAC clock

new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

NewState

None

## 5.131.2.12 RCC\_APB1PeriphResetCmd()

Forces or releases Low Speed APB (APB1) peripheral reset.

Parameters		
RCC_APB1Periph	specifies the APB1 peripheral to reset. This parameter can be any combination of the following values:	
	RCC_APB1Periph_TIM2: TIM2 clock	
	RCC_APB1Periph_TIM3: TIM3 clock	
	RCC_APB1Periph_TIM4: TIM4 clock	
	RCC_APB1Periph_TIM5: TIM5 clock	
	RCC_APB1Periph_TIM6: TIM6 clock	
	RCC_APB1Periph_TIM7: TIM7 clock	
	RCC_APB1Periph_TIM12: TIM12 clock	
	RCC_APB1Periph_TIM13: TIM13 clock	
	RCC_APB1Periph_TIM14: TIM14 clock	
	RCC_APB1Periph_WWDG: WWDG clock	
	RCC_APB1Periph_SPI2: SPI2 clock	
	RCC_APB1Periph_SPI3: SPI3 clock	
	RCC_APB1Periph_USART2: USART2 clock	
	RCC_APB1Periph_USART3: USART3 clock	
	RCC_APB1Periph_UART4: UART4 clock	
	RCC_APB1Periph_UART5: UART5 clock	
	RCC_APB1Periph_I2C1: I2C1 clock	
	RCC_APB1Periph_I2C2: I2C2 clock	
	RCC_APB1Periph_I2C3: I2C3 clock	
	RCC_APB1Periph_CAN1: CAN1 clock	
	RCC_APB1Periph_CAN2: CAN2 clock	
	RCC_APB1Periph_PWR: PWR clock	
	RCC_APB1Periph_DAC: DAC clock	
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.	

Reti		110	
Reti	ırn	va	IIIPS

None	
------	--

## 5.131.2.13 RCC\_APB2PeriphClockCmd()

Enables or disables the High Speed APB (APB2) peripheral clock.

#### Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

#### **Parameters**

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

#### Return values

## 5.131.2.14 RCC\_APB2PeriphClockLPModeCmd()

Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

#### Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

#### **Parameters**

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

#### **Return values**

Mana	
None	

#### 5.131.2.15 RCC\_APB2PeriphResetCmd()

Forces or releases High Speed APB (APB2) peripheral reset.

#### **Parameters**

RCC_APB2Periph	specifies the APB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

## Return values

None

## 5.131.2.16 RCC\_BackupResetCmd()

```
\label{eq:cc_backupResetCmd} \mbox{ void RCC\_BackupResetCmd (} \\ \mbox{ FunctionalState } \mbox{ NewState )}
```

Forces or releases the Backup domain reset.

#### Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\_CSR register.

The BKPSRAM is not affected by this reset.

## **Parameters**

NewState | new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE.

#### Return values

None		
------	--	--

#### 5.131.2.17 RCC\_I2SCLKConfig()

Configures the I2S clock source (I2SCLK).

#### Note

This function must be called before enabling the I2S APB clock.

#### **Parameters**

RCC\_I2SCLKSource

specifies the I2S clock source. This parameter can be one of the following values:

- RCC\_I2S2CLKSource\_PLLI2S: PLLI2S clock used as I2S clock source
- RCC\_I2S2CLKSource\_Ext: External clock mapped on the I2S\_CKIN pin used as I2S clock source

#### **Return values**

Mono	
INDITE	

## 5.131.2.18 RCC\_RTCCLKCmd()

Enables or disables the RTC clock.

#### Note

This function must be used only after the RTC clock source was selected using the RCC\_RTCCLKConfig function.

## Parameters

NewState

new state of the RTC clock. This parameter can be: ENABLE or DISABLE.

#### Return values

None
------

#### 5.131.2.19 RCC RTCCLKConfig()

Configures the RTC clock (RTCCLK).

#### Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using RCC\_BackupResetCmd() function, or by a Power On Reset (POR).

#### **Parameters**

#### RCC RTCCLKSource

specifies the RTC clock source. This parameter can be one of the following values:

- RCC\_RTCCLKSource\_LSE: LSE selected as RTC clock
- RCC\_RTCCLKSource\_LSI: LSI selected as RTC clock
- RCC\_RTCCLKSource\_HSE\_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]

## Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

## Return values

None	

## 5.132 Interrupts and flags management functions

Interrupts and flags management functions.

#### **Functions**

• void RCC\_ITConfig (uint8\_t RCC\_IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

• FlagStatus RCC\_GetFlagStatus (uint8\_t RCC\_FLAG)

Checks whether the specified RCC flag is set or not.

void RCC\_ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC\_FLAG\_PINRST, RCC\_FLAG\_PORRST, RCC\_FLAG\_SFTRST, RCC\_FLAG\_IWDGRST, RCC\_FLAG\_WWDGRST, RCC\_FLAG\_LPWRRST.

• ITStatus RCC\_GetITStatus (uint8\_t RCC\_IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC ClearITPendingBit (uint8 t RCC IT)

Clears the RCC's interrupt pending bits.

## 5.132.1 Detailed Description

Interrupts and flags management functions.

Interrupts and flags management functions

#### 5.132.2 Function Documentation

#### 5.132.2.1 RCC\_ClearFlag()

Clears the RCC reset flags. The reset flags are: RCC\_FLAG\_PINRST, RCC\_FLAG\_PORRST, RCC\_FLAG\_WDGRST, RCC\_FLAG\_WDGRST, RCC\_FLAG\_LPWRRST.

#### **Parameters**

None

#### Return values

None

#### 5.132.2.2 RCC\_ClearITPendingBit()

Clears the RCC's interrupt pending bits.

#### **Parameters**

RCC← \_IT

specifies the interrupt pending bit to clear. This parameter can be any combination of the following values:

- RCC\_IT\_LSIRDY: LSI ready interrupt
- RCC\_IT\_LSERDY: LSE ready interrupt
- RCC\_IT\_HSIRDY: HSI ready interrupt
- RCC\_IT\_HSERDY: HSE ready interrupt
- RCC\_IT\_PLLRDY: main PLL ready interrupt
- RCC\_IT\_PLLI2SRDY: PLLI2S ready interrupt
- RCC\_IT\_CSS: Clock Security System interrupt

#### **Return values**

None	
------	--

## 5.132.2.3 RCC\_GetFlagStatus()

```
FlagStatus RCC_GetFlagStatus ( \label{eq:cc_flag} \mbox{uint8\_t } \mbox{\it RCC\_FLAG })
```

Checks whether the specified RCC flag is set or not.

#### **Parameters**

## RCC FLAG

specifies the flag to check. This parameter can be one of the following values:

- RCC\_FLAG\_HSIRDY: HSI oscillator clock ready
- RCC\_FLAG\_HSERDY: HSE oscillator clock ready
- RCC\_FLAG\_PLLRDY: main PLL clock ready
- RCC\_FLAG\_PLLI2SRDY: PLLI2S clock ready
- RCC\_FLAG\_LSERDY: LSE oscillator clock ready
- RCC\_FLAG\_LSIRDY: LSI oscillator clock ready
- RCC\_FLAG\_BORRST: POR/PDR or BOR reset
- RCC\_FLAG\_PINRST: Pin reset
- RCC\_FLAG\_PORRST: POR/PDR reset
- RCC\_FLAG\_SFTRST: Software reset
- · RCC FLAG IWDGRST: Independent Watchdog reset
- RCC\_FLAG\_WWDGRST: Window Watchdog reset
- RCC\_FLAG\_LPWRRST: Low Power reset

## Return values

The new state of RCC\_FLAG (SET or RESET).

## 5.132.2.4 RCC\_GetITStatus()

Checks whether the specified RCC interrupt has occurred or not.

#### **Parameters**

RCC← \_IT specifies the RCC interrupt source to check. This parameter can be one of the following values:

• RCC\_IT\_LSIRDY: LSI ready interrupt

· RCC\_IT\_LSERDY: LSE ready interrupt

• RCC\_IT\_HSIRDY: HSI ready interrupt

• RCC\_IT\_HSERDY: HSE ready interrupt

• RCC\_IT\_PLLRDY: main PLL ready interrupt

• RCC\_IT\_PLLI2SRDY: PLLI2S ready interrupt

• RCC\_IT\_CSS: Clock Security System interrupt

#### Return values

The new state of RCC\_IT (SET or RESET).

#### 5.132.2.5 RCC\_ITConfig()

Enables or disables the specified RCC interrupts.

#### **Parameters**

RCC\_IT

specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values:

RCC\_IT\_LSIRDY: LSI ready interrupt

RCC\_IT\_LSERDY: LSE ready interrupt

• RCC\_IT\_HSIRDY: HSI ready interrupt

• RCC\_IT\_HSERDY: HSE ready interrupt

RCC\_IT\_PLLRDY: main PLL ready interrupt

• RCC\_IT\_PLLI2SRDY: PLLI2S ready interrupt

NewState

new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE.

#### Return values

None

## 5.133 TIM

TIM driver modules.

#### **Modules**

- TIM Exported constants
- TIM\_Private\_Functions

#### **Data Structures**

struct TIM TimeBaseInitTypeDef

TIM Time Base Init structure definition

struct TIM OCInitTypeDef

TIM Output Compare Init structure definition

struct TIM\_ICInitTypeDef

TIM Input Capture Init structure definition

struct TIM BDTRInitTypeDef

BDTR structure definition.

#### **Macros**

- #define SMCR\_ETR\_MASK ((uint16\_t)0x00FF)
- #define CCMR\_OFFSET ((uint16\_t)0x0018)
- #define CCER\_CCE\_SET ((uint16\_t)0x0001)
- #define CCER\_CCNE\_SET ((uint16\_t)0x0004)
- #define CCMR OC13M MASK ((uint16 t)0xFF8F)
- #define CCMR OC24M MASK ((uint16 t)0x8FFF)

#### **Functions**

void TIM\_DeInit (TIM\_TypeDef \*TIMx)

Deinitializes the TIMx peripheral registers to their default reset values.

 $\bullet \ \ void \ TIM\_TimeBaseInit (TIM\_TypeDef *TIMx, \ TIM\_TimeBaseInitTypeDef *TIM\_TimeBaseInitStruct) \\$ 

Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\_TimeBaseInitStruct.

• void TIM TimeBaseStructInit (TIM TimeBaseInitTypeDef \*TIM TimeBaseInitStruct)

Fills each TIM\_TimeBaseInitStruct member with its default value.

void TIM\_PrescalerConfig (TIM\_TypeDef \*TIMx, uint16\_t Prescaler, uint16\_t TIM\_PSCReloadMode)
 Configures the TIMx Prescaler.

• void TIM\_CounterModeConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_CounterMode)

Specifies the TIMx Counter Mode to be used.

void TIM\_SetCounter (TIM\_TypeDef \*TIMx, uint32\_t Counter)

Sets the TIMx Counter Register value.

void TIM SetAutoreload (TIM TypeDef \*TIMx, uint32 t Autoreload)

Sets the TIMx Autoreload Register value.

uint32\_t TIM\_GetCounter (TIM\_TypeDef \*TIMx)

Gets the TIMx Counter value.

uint16\_t TIM\_GetPrescaler (TIM\_TypeDef \*TIMx)

Gets the TIMx Prescaler value.

void TIM\_UpdateDisableConfig (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or Disables the TIMx Update event.

void TIM UpdateRequestConfig (TIM TypeDef \*TIMx, uint16 t TIM UpdateSource)

Configures the TIMx Update Request Interrupt source.

void TIM ARRPreloadConfig (TIM TypeDef \*TIMx, FunctionalState NewState)

Enables or disables TIMx peripheral Preload register on ARR.

void TIM\_SelectOnePulseMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OPMode)

Selects the TIMx's One Pulse Mode.

void TIM\_SetClockDivision (TIM\_TypeDef \*TIMx, uint16\_t TIM\_CKD)

Sets the TIMx Clock Division value.

void TIM\_Cmd (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the specified TIM peripheral.

void TIM\_OC1Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel1 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC2Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel2 according to the specified parameters in the TIM\_OCInitStruct.

void TIM OC3Init (TIM TypeDef \*TIMx, TIM OCInitTypeDef \*TIM OCInitStruct)

Initializes the TIMx Channel3 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC4Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel4 according to the specified parameters in the TIM OCInitStruct.

void TIM\_OCStructInit (TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Fills each TIM\_OCInitStruct member with its default value.

void TIM\_SelectOCxM (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_OCMode)

Selects the TIM Output Compare Mode.

void TIM\_SetCompare1 (TIM\_TypeDef \*TIMx, uint32\_t Compare1)

Sets the TIMx Capture Compare1 Register value.

void TIM SetCompare2 (TIM TypeDef \*TIMx, uint32 t Compare2)

Sets the TIMx Capture Compare2 Register value.

void TIM\_SetCompare3 (TIM\_TypeDef \*TIMx, uint32\_t Compare3)

Sets the TIMx Capture Compare3 Register value.

void TIM\_SetCompare4 (TIM\_TypeDef \*TIMx, uint32\_t Compare4)

Sets the TIMx Capture Compare4 Register value.

void TIM\_ForcedOC1Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 1 waveform to active or inactive level.

void TIM\_ForcedOC2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 2 waveform to active or inactive level.

void TIM\_ForcedOC3Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 3 waveform to active or inactive level.

void TIM ForcedOC4Config (TIM TypeDef \*TIMx, uint16 t TIM ForcedAction)

Forces the TIMx output 4 waveform to active or inactive level.

void TIM\_OC1PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR1.

void TIM\_OC2PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR2.

void TIM\_OC3PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR3.

void TIM\_OC4PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR4.

 void TIM\_OC1FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast) Configures the TIMx Output Compare 1 Fast feature. void TIM OC2FastConfig (TIM TypeDef \*TIMx, uint16 t TIM OCFast) Configures the TIMx Output Compare 2 Fast feature. void TIM\_OC3FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast) Configures the TIMx Output Compare 3 Fast feature. void TIM OC4FastConfig (TIM TypeDef \*TIMx, uint16 t TIM OCFast) Configures the TIMx Output Compare 4 Fast feature. void TIM ClearOC1Ref (TIM TypeDef \*TIMx, uint16 t TIM OCClear) Clears or safeguards the OCREF1 signal on an external event. void TIM ClearOC2Ref (TIM TypeDef \*TIMx, uint16 t TIM OCClear) Clears or safeguards the OCREF2 signal on an external event. void TIM\_ClearOC3Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear) Clears or safeguards the OCREF3 signal on an external event. void TIM ClearOC4Ref (TIM TypeDef \*TIMx, uint16 t TIM OCClear) Clears or safeguards the OCREF4 signal on an external event. void TIM\_OC1PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity) Configures the TIMx channel 1 polarity. void TIM\_OC1NPolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCNPolarity) Configures the TIMx Channel 1N polarity. void TIM\_OC2PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity) Configures the TIMx channel 2 polarity. void TIM OC2NPolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCNPolarity) Configures the TIMx Channel 2N polarity. void TIM\_OC3PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity) Configures the TIMx channel 3 polarity. void TIM OC3NPolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCNPolarity) Configures the TIMx Channel 3N polarity. void TIM\_OC4PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity) Configures the TIMx channel 4 polarity. void TIM\_CCxCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_CCx) Enables or disables the TIM Capture Compare Channel x. • void TIM\_CCxNCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM CCxN) Enables or disables the TIM Capture Compare Channel xN. void TIM ICInit (TIM TypeDef \*TIMx, TIM ICInitTypeDef \*TIM ICInitStruct) Initializes the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct. void TIM ICStructInit (TIM ICInitTypeDef \*TIM ICInitStruct) Fills each TIM ICInitStruct member with its default value. void TIM PWMIConfig (TIM TypeDef \*TIMx, TIM ICInitTypeDef \*TIM ICInitStruct) Configures the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct to measure an external PWM signal. uint32 t TIM GetCapture1 (TIM TypeDef \*TIMx) Gets the TIMx Input Capture 1 value. uint32\_t TIM\_GetCapture2 (TIM\_TypeDef \*TIMx) Gets the TIMx Input Capture 2 value. uint32 t TIM GetCapture3 (TIM TypeDef \*TIMx) Gets the TIMx Input Capture 3 value. uint32 t TIM GetCapture4 (TIM TypeDef \*TIMx) Gets the TIMx Input Capture 4 value.

void TIM SetIC1Prescaler (TIM TypeDef \*TIMx, uint16 t TIM ICPSC)

Sets the TIMx Input Capture 1 prescaler.

void TIM\_SetIC2Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 2 prescaler.

void TIM SetIC3Prescaler (TIM TypeDef \*TIMx, uint16 t TIM ICPSC)

Sets the TIMx Input Capture 3 prescaler.

void TIM\_SetIC4Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 4 prescaler.

void TIM\_BDTRConfig (TIM\_TypeDef \*TIMx, TIM\_BDTRInitTypeDef \*TIM\_BDTRInitStruct)

Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable).

void TIM BDTRStructInit (TIM BDTRInitTypeDef \*TIM BDTRInitStruct)

Fills each TIM\_BDTRInitStruct member with its default value.

void TIM CtrlPWMOutputs (TIM TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the TIM peripheral Main Outputs.

void TIM SelectCOM (TIM TypeDef \*TIMx, FunctionalState NewState)

Selects the TIM peripheral Commutation event.

void TIM CCPreloadControl (TIM TypeDef \*TIMx, FunctionalState NewState)

Sets or Resets the TIM peripheral Capture Compare Preload Control bit.

void TIM\_ITConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT, FunctionalState NewState)

Enables or disables the specified TIM interrupts.

void TIM\_GenerateEvent (TIM\_TypeDef \*TIMx, uint16\_t TIM\_EventSource)

Configures the TIMx event to be generate by software.

FlagStatus TIM\_GetFlagStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_FLAG)

Checks whether the specified TIM flag is set or not.

void TIM\_ClearFlag (TIM\_TypeDef \*TIMx, uint16\_t TIM\_FLAG)

Clears the TIMx's pending flags.

ITStatus TIM\_GetITStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT)

Checks whether the TIM interrupt has occurred or not.

void TIM ClearITPendingBit (TIM TypeDef \*TIMx, uint16 t TIM IT)

Clears the TIMx's interrupt pending bits.

• void TIM\_DMAConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMABase, uint16\_t TIM\_DMABurstLength)

Configures the TIMx's DMA interface.

void TIM DMACmd (TIM TypeDef \*TIMx, uint16 t TIM DMASource, FunctionalState NewState)

Enables or disables the TIMx's DMA Requests.

void TIM SelectCCDMA (TIM TypeDef \*TIMx, FunctionalState NewState)

Selects the TIMx peripheral Capture Compare DMA source.

void TIM\_InternalClockConfig (TIM\_TypeDef \*TIMx)

Configures the TIMx internal Clock.

void TIM ITRXExternalClockConfig (TIM TypeDef \*TIMx, uint16 t TIM InputTriggerSource)

Configures the TIMx Internal Trigger as External Clock.

void TIM\_TIxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TIxExternalCLKSource, uint16\_
 t TIM\_ICPolarity, uint16\_t ICFilter)

Configures the TIMx Trigger as External Clock.

void TIM\_ETRClockMode1Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 — TRGPolarity, uint16\_t ExtTRGFilter)

Configures the External clock Mode1.

void TIM\_ETRClockMode2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 —
 TRGPolarity, uint16\_t ExtTRGFilter)

Configures the External clock Mode2.

void TIM SelectInputTrigger (TIM TypeDef \*TIMx, uint16 t TIM InputTriggerSource)

Selects the Input Trigger source.

void TIM SelectOutputTrigger (TIM TypeDef \*TIMx, uint16 t TIM TRGOSource)

Selects the TIMx Trigger Output Mode.

void TIM\_SelectSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_SlaveMode)

Selects the TIMx Slave Mode.

void TIM\_SelectMasterSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_MasterSlaveMode)

Sets or Resets the TIMx Master/Slave Mode.

 void TIM\_ETRConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_ExtTRGPolarity, uint16\_t ExtTRGFilter)

Configures the TIMx External Trigger (ETR).

 void TIM\_EncoderInterfaceConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_EncoderMode, uint16\_t TIM\_IC1← Polarity, uint16\_t TIM\_IC2Polarity)

Configures the TIMx Encoder Interface.

• void TIM\_SelectHallSensor (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the TIMx's Hall sensor interface.

void TIM\_RemapConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Remap)

Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.

## 5.133.1 Detailed Description

TIM driver modules.

#### 5.133.2 Function Documentation

#### 5.133.2.1 TIM\_ARRPreloadConfig()

Enables or disables TIMx peripheral Preload register on ARR.

#### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.	
NewState new state of the TIMx peripheral Preload register This parameter can be: ENABLE or DISABLE.		

#### Return values

```
None
```

#### 5.133.2.2 TIM BDTRConfig()

Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable).

#### **Parameters**

TIMx	where x can be 1 or 8 to select the TIM
TIM_BDTRInitStruct	pointer to a TIM_BDTRInitTypeDef structure that contains the BDTR Register
	configuration information for the TIM peripheral.

#### **Return values**

None	
------	--

## 5.133.2.3 TIM\_BDTRStructInit()

Fills each TIM\_BDTRInitStruct member with its default value.

#### **Parameters**

TIM\_BDTRInitStruct | pointer to a TIM\_BDTRInitTypeDef structure which will be initialized.

#### Return values

None	
------	--

## 5.133.2.4 TIM\_CCPreloadControl()

Sets or Resets the TIM peripheral Capture Compare Preload Control bit.

## **Parameters**

TIMx	where x can be 1 or 8 to select the TIMx peripheral
NewState	new state of the Capture Compare Preload Control bit This parameter can be: ENABLE or DISABLE.

#### Return values

None	
------	--

## 5.133.2.5 TIM\_CCxCmd()

Enables or disables the TIM Capture Compare Channel x.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_Channel	specifies the TIM Channel This parameter can be one of the following values:
	TIM_Channel_1: TIM Channel 1
	TIM_Channel_2: TIM Channel 2
	TIM_Channel_3: TIM Channel 3
	TIM_Channel_4: TIM Channel 4
TIM_CCx	specifies the TIM Channel CCxE bit new state. This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable.

#### Return values

None	
------	--

## 5.133.2.6 TIM\_CCxNCmd()

Enables or disables the TIM Capture Compare Channel xN.

TIMx	where x can be 1 or 8 to select the TIM peripheral.	
TIM_Channel	specifies the TIM Channel This parameter can be one of the following values:	
	TIM_Channel_1: TIM Channel 1	
	TIM_Channel_2: TIM Channel 2	
	TIM_Channel_3: TIM Channel 3	
TIM_CCxN	specifies the TIM Channel CCxNE bit new state. This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable.	

## Return values

None	
------	--

## 5.133.2.7 TIM\_ClearFlag()

Clears the TIMx's pending flags.

## **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.	
TIM_FLAG	specifies the flag bit to clear. This parameter can be any combination of the following values	
	TIM_FLAG_Update: TIM update Flag	
	TIM_FLAG_CC1: TIM Capture Compare 1 Flag	
	TIM_FLAG_CC2: TIM Capture Compare 2 Flag	
	TIM_FLAG_CC3: TIM Capture Compare 3 Flag	
	TIM_FLAG_CC4: TIM Capture Compare 4 Flag	
	TIM_FLAG_COM: TIM Commutation Flag	
	TIM_FLAG_Trigger: TIM Trigger Flag	
	TIM_FLAG_Break: TIM Break Flag	
	TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag	
	TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag	
	TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag	
	TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag	

## Note

TIM6 and TIM7 can have only one update flag.

TIM\_FLAG\_COM and TIM\_FLAG\_Break are used only with TIM1 and TIM8.

## **Return values**

## 5.133.2.8 TIM\_ClearITPendingBit()

Clears the TIMx's interrupt pending bits.

#### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM←	specifies the pending bit to clear. This parameter can be any combination of the following values:
_IT	TIM_IT_Update: TIM1 update Interrupt source
	TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
	TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
	TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
	TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
	TIM_IT_COM: TIM Commutation Interrupt source
	TIM_IT_Trigger: TIM Trigger Interrupt source
	TIM_IT_Break: TIM Break Interrupt source

## Note

TIM6 and TIM7 can generate only an update interrupt.

TIM\_IT\_COM and TIM\_IT\_Break are used only with TIM1 and TIM8.

#### Return values

None	
------	--

## 5.133.2.9 TIM\_ClearOC1Ref()

Clears or safeguards the OCREF1 signal on an external event.

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:	
	TIM_OCClear_Enable: TIM Output clear enable	
	TIM_OCClear_Disable: TIM Output clear disable     Generated by Doxygen	

## Return values

None		
------	--	--

## 5.133.2.10 TIM\_ClearOC2Ref()

Clears or safeguards the OCREF2 signal on an external event.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:	
	TIM_OCClear_Enable: TIM Output clear enable	
	TIM_OCClear_Disable: TIM Output clear disable	

#### Return values

```
None
```

## 5.133.2.11 TIM\_ClearOC3Ref()

Clears or safeguards the OCREF3 signal on an external event.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:	
	TIM_OCClear_Enable: TIM Output clear enable	
	TIM_OCClear_Disable: TIM Output clear disable	

## Return values

None	
------	--

## 5.133.2.12 TIM\_ClearOC4Ref()

Clears or safeguards the OCREF4 signal on an external event.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:
	TIM_OCClear_Enable: TIM Output clear enable
	TIM_OCClear_Disable: TIM Output clear disable

## Return values

```
None
```

## 5.133.2.13 TIM\_Cmd()

```
void TIM_Cmd (  \begin{tabular}{ll} TIM\_TypeDef * TIMx, \\ FunctionalState NewState \end{tabular} )
```

Enables or disables the specified TIM peripheral.

#### **Parameters**

TIMx	where x can be 1 to 14 to select the TIMx peripheral.	
NewState	new state of the TIMx peripheral. This parameter can be: ENABLE or DISABLE.	

## Return values

## 5.133.2.14 TIM\_CounterModeConfig()

Specifies the TIMx Counter Mode to be used.

#### **Parameters**

where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
specifies the Counter Mode to be used This parameter can be one of the following values:	
TIM_CounterMode_Up: TIM Up Counting Mode	
TIM_CounterMode_Down: TIM Down Counting Mode	
TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1	
<ul> <li>TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2</li> </ul>	
<ul> <li>TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3</li> </ul>	

#### **Return values**

None	
------	--

## 5.133.2.15 TIM\_CtrlPWMOutputs()

```
void TIM_CtrlPWMOutputs (  \label{tim_TypeDef} \ * \ TIMx,  FunctionalState NewState )
```

Enables or disables the TIM peripheral Main Outputs.

#### **Parameters**

TIMx	where x can be 1 or 8 to select the TIMx peripheral.
NewState	new state of the TIM peripheral Main Outputs. This parameter can be: ENABLE or DISABLE.

## Return values

None	
------	--

## 5.133.2.16 TIM\_DeInit()

Deinitializes the TIMx peripheral registers to their default reset values.

#### **Parameters**

```
TIMX where x can be 1 to 14 to select the TIM peripheral.
```

#### **Return values**

```
None
```

## 5.133.2.17 TIM\_DMACmd()

Enables or disables the TIMx's DMA Requests.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
TIM_DMASource specifies the DMA Request sources. This parameter can be any combination of the following values:	
	TIM_DMA_Update: TIM update Interrupt source
	TIM_DMA_CC1: TIM Capture Compare 1 DMA source
	TIM_DMA_CC2: TIM Capture Compare 2 DMA source
	TIM_DMA_CC3: TIM Capture Compare 3 DMA source
	TIM_DMA_CC4: TIM Capture Compare 4 DMA source
	TIM_DMA_COM: TIM Commutation DMA source
	TIM_DMA_Trigger: TIM Trigger DMA source
NewState	new state of the DMA Request sources. This parameter can be: ENABLE or DISABLE.

## Return values

## 5.133.2.18 TIM\_DMAConfig()

```
uint16_t TIM_DMABase,
uint16_t TIM_DMABurstLength )
```

## Configures the TIMx's DMA interface.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_DMABase	DMA Base address. This parameter can be one of the following values:
	TIM_DMABase_CR1
	• TIM_DMABase_CR2
	TIM_DMABase_SMCR
	• TIM_DMABase_DIER
	• TIM1_DMABase_SR
	• TIM_DMABase_EGR
	• TIM_DMABase_CCMR1
	• TIM_DMABase_CCMR2
	TIM_DMABase_CCER
	TIM_DMABase_CNT
	• TIM_DMABase_PSC
	TIM_DMABase_ARR
	TIM_DMABase_RCR
	TIM_DMABase_CCR1
	TIM_DMABase_CCR2
	• TIM_DMABase_CCR3
	• TIM_DMABase_CCR4
	TIM_DMABase_BDTR
	TIM_DMABase_DCR
TIM_DMABurstLength	DMA Burst length. This parameter can be one value between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.

Return va	alues
-----------	-------

None	

## 5.133.2.19 TIM\_EncoderInterfaceConfig()

Configures the TIMx Encoder Interface.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_EncoderMode	specifies the TIMx Encoder Mode. This parameter can be one of the following values:
	TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
	TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
	TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending on the level of the other input.
TIM_IC1Polarity	specifies the IC1 Polarity This parameter can be one of the following values:
	TIM_ICPolarity_Falling: IC Falling edge.
	TIM_ICPolarity_Rising: IC Rising edge.
TIM_IC2Polarity	specifies the IC2 Polarity This parameter can be one of the following values:
	TIM_ICPolarity_Falling: IC Falling edge.
	TIM_ICPolarity_Rising: IC Rising edge.

#### Return values

None

## 5.133.2.20 TIM\_ETRClockMode1Config()

Configures the External clock Mode1.

TIMx where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
--	--

#### **Parameters**

TIM_ExtTRGPrescaler	The external Trigger Prescaler. This parameter can be one of the following values:
	TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
	TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
	TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
	TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
TIM_ExtTRGPolarity	The external Trigger Polarity. This parameter can be one of the following values:
	<ul> <li>TIM_ExtTRGPolarity_Inverted: active low or falling edge active.</li> </ul>
	TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
ExtTRGFilter	External Trigger Filter. This parameter must be a value between 0x00 and 0x0F

#### Return values

## 5.133.2.21 TIM\_ETRClockMode2Config()

Configures the External clock Mode2.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ExtTRGPrescaler	The external Trigger Prescaler. This parameter can be one of the following values:
	TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
	TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
	TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
	TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
TIM_ExtTRGPolarity	The external Trigger Polarity. This parameter can be one of the following values:
	TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
	TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
ExtTRGFilter	External Trigger Filter. This parameter must be a value between 0x00 and 0x0F

## Return values

None		
------	--	--

## 5.133.2.22 TIM\_ETRConfig()

Configures the TIMx External Trigger (ETR).

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ExtTRGPrescaler	The external Trigger Prescaler. This parameter can be one of the following values:
	TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
	TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
	TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
	TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
TIM_ExtTRGPolarity	The external Trigger Polarity. This parameter can be one of the following values:
	TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
	TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
ExtTRGFilter	External Trigger Filter. This parameter must be a value between 0x00 and 0x0F

## Return values

## 5.133.2.23 TIM\_ForcedOC1Config()

Forces the TIMx output 1 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC1REF
	TIM_ForcedAction_InActive: Force inactive level on OC1REF.

## Return values

None
------

## 5.133.2.24 TIM\_ForcedOC2Config()

Forces the TIMx output 2 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC2REF
	TIM_ForcedAction_InActive: Force inactive level on OC2REF.

#### Return values

```
None
```

## 5.133.2.25 TIM\_ForcedOC3Config()

Forces the TIMx output 3 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC3REF
	TIM_ForcedAction_InActive: Force inactive level on OC3REF.

## Return values

None
------

## 5.133.2.26 TIM\_ForcedOC4Config()

Forces the TIMx output 4 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC4REF
	TIM_ForcedAction_InActive: Force inactive level on OC4REF.

#### Return values

```
None
```

## 5.133.2.27 TIM\_GenerateEvent()

Configures the TIMx event to be generate by software.

#### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.	
TIM_EventSource	specifies the event source. This parameter can be one or more of the following values:	
	TIM_EventSource_Update: Timer update Event source	
	TIM_EventSource_CC1: Timer Capture Compare 1 Event source	
	TIM_EventSource_CC2: Timer Capture Compare 2 Event source	
	TIM_EventSource_CC3: Timer Capture Compare 3 Event source	
	TIM_EventSource_CC4: Timer Capture Compare 4 Event source	
	TIM_EventSource_COM: Timer COM event source	
	TIM_EventSource_Trigger: Timer Trigger Event source	
	TIM_EventSource_Break: Timer Break event source	

#### Note

TIM6 and TIM7 can only generate an update event.

TIM\_EventSource\_COM and TIM\_EventSource\_Break are used only with TIM1 and TIM8.

#### Return values

None

## 5.133.2.28 TIM\_GetCapture1()

Gets the TIMx Input Capture 1 value.

## **Parameters**

TIMx where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.

#### Return values

Capture Compare 1 Register value.

#### 5.133.2.29 TIM\_GetCapture2()

Gets the TIMx Input Capture 2 value.

#### **Parameters**

TIMx where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.

#### Return values

Capture | Compare 2 Register value.

## 5.133.2.30 TIM\_GetCapture3()

Gets the TIMx Input Capture 3 value.

#### **Parameters**

TIMx where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.

#### **Return values**

Capture Compare 3 Register value.

## 5.133.2.31 TIM\_GetCapture4()

Gets the TIMx Input Capture 4 value.

## **Parameters**

TIMx where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.

#### **Return values**

Capture Compare 4 Register value.

## 5.133.2.32 TIM\_GetCounter()

Gets the TIMx Counter value.

#### **Parameters**

TIMx where x can be 1 to 14 to select the TIM peripheral.

#### **Return values**

Counter Register value

## 5.133.2.33 TIM\_GetFlagStatus()

Checks whether the specified TIM flag is set or not.

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_FLAG	specifies the flag to check. This parameter can be one of the following values:
	TIM_FLAG_Update: TIM update Flag
	TIM_FLAG_CC1: TIM Capture Compare 1 Flag
	TIM_FLAG_CC2: TIM Capture Compare 2 Flag
	TIM_FLAG_CC3: TIM Capture Compare 3 Flag
	TIM_FLAG_CC4: TIM Capture Compare 4 Flag
	TIM_FLAG_COM: TIM Commutation Flag
	TIM_FLAG_Trigger: TIM Trigger Flag
	TIM_FLAG_Break: TIM Break Flag
	TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
	TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
	TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
	TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag

#### Note

TIM6 and TIM7 can have only one update flag.

TIM\_FLAG\_COM and TIM\_FLAG\_Break are used only with TIM1 and TIM8.

#### Return values

```
The new state of TIM_FLAG (SET or RESET).
```

## 5.133.2.34 TIM\_GetITStatus()

Checks whether the TIM interrupt has occurred or not.

#### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM↔	specifies the TIM interrupt source to check. This parameter can be one of the following values:
_IT	TIM_IT_Update: TIM update Interrupt source
	TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
	TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
	TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
	TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
	TIM_IT_COM: TIM Commutation Interrupt source
	TIM_IT_Trigger: TIM Trigger Interrupt source
	TIM_IT_Break: TIM Break Interrupt source

#### Note

TIM6 and TIM7 can generate only an update interrupt.

TIM\_IT\_COM and TIM\_IT\_Break are used only with TIM1 and TIM8.

## Return values

The	new state of the TIM_IT(SET or RESET).
	11011 01010 01 1110 11111_11 (021 01 112021):

### 5.133.2.35 TIM\_GetPrescaler()

Gets the TIMx Prescaler value.

**Parameters** 

TIMx where x can be 1 to 14 to select the TIM peripheral.

Return values

Prescaler Register value.

## 5.133.2.36 TIM\_ICInit()

Initializes the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_ICInitStruct	pointer to a TIM_ICInitTypeDef structure that contains the configuration information for the
	specified TIM peripheral.

Return values

None

# 5.133.2.37 TIM\_ICStructInit()

Fills each TIM\_ICInitStruct member with its default value.

**Parameters** 

TIM\_ICInitStruct | pointer to a TIM\_ICInitTypeDef structure which will be initialized.

### Return values

None	
------	--

## 5.133.2.38 TIM\_InternalClockConfig()

```
void TIM_InternalClockConfig (  \label{tim_TIM_TypeDef} {\tt TIM_TypeDef} \ * \ {\tt TIMx} \ )
```

Configures the TIMx internal Clock.

### **Parameters**

TIMx where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.

### **Return values**

```
None
```

## 5.133.2.39 TIM\_ITConfig()

Enables or disables the specified TIM interrupts.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIMx peripheral.
TIM← _IT	specifies the TIM interrupts sources to be enabled or disabled. This parameter can be any combination of the following values:
	TIM_IT_Update: TIM update Interrupt source
	TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
	TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
	TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
	TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
	TIM_IT_COM: TIM Commutation Interrupt source
	TIM_IT_Trigger: TIM Trigger Interrupt source
	TIM_IT_Break: TIM Break Interrupt source

#### Note

For TIM6 and TIM7 only the parameter TIM\_IT\_Update can be used

For TIM9 and TIM12 only one of the following parameters can be used: TIM\_IT\_Update, TIM\_IT\_CC1, TIM 
\_IT\_CC2 or TIM\_IT\_Trigger.

For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can be used: TIM\_IT\_Update or TIM\_IT\_CC1

TIM\_IT\_COM and TIM\_IT\_Break can be used only with TIM1 and TIM8

#### **Parameters**

NewState

new state of the TIM interrupts. This parameter can be: ENABLE or DISABLE.

#### Return values

None

### 5.133.2.40 TIM\_ITRxExternalClockConfig()

Configures the TIMx Internal Trigger as External Clock.

## **Parameters**

TIMx	where $x$ can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_InputTriggerSource	Trigger source. This parameter can be one of the following values:
	TIM_TS_ITR0: Internal Trigger 0
	TIM_TS_ITR1: Internal Trigger 1
	TIM_TS_ITR2: Internal Trigger 2
	TIM_TS_ITR3: Internal Trigger 3

#### Return values

None

### 5.133.2.41 TIM\_OC1FastConfig()

```
void TIM\_OC1FastConfig (
```

```
TIM_TypeDef * TIMx,
uint16_t TIM_OCFast )
```

Configures the TIMx Output Compare 1 Fast feature.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

### **Return values**

None	
------	--

### 5.133.2.42 TIM\_OC1Init()

Initializes the TIMx Channel1 according to the specified parameters in the TIM\_OCInitStruct.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for the
	specified TIM peripheral.

### **Return values**



## 5.133.2.43 TIM\_OC1NPolarityConfig()

Configures the TIMx Channel 1N polarity.

### **Parameters**

TIMx	where x can be 1 or 8 to select the TIM peripheral.
TIM_OCNPolarity	specifies the OC1N Polarity This parameter can be one of the following values:
	TIM_OCNPolarity_High: Output Compare active high
	TIM_OCNPolarity_Low: Output Compare active low

### Return values

```
None
```

## 5.133.2.44 TIM\_OC1PolarityConfig()

Configures the TIMx channel 1 polarity.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCPolarity	specifies the OC1 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

### Return values

```
None
```

## 5.133.2.45 TIM\_OC1PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR1.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
------	--

### **Parameters**

TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	TIM_OCPreload_Enable
	TIM_OCPreload_Disable

## Return values

```
None
```

## 5.133.2.46 TIM\_OC2FastConfig()

Configures the TIMx Output Compare 2 Fast feature.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

### Return values

```
None
```

## 5.133.2.47 TIM\_OC2Init()

Initializes the TIMx Channel2 according to the specified parameters in the TIM\_OCInitStruct.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for the
	specified TIM peripheral. Generated by Doxygen

### Return values

## 5.133.2.48 TIM\_OC2NPolarityConfig()

Configures the TIMx Channel 2N polarity.

### **Parameters**

TIMx	where x can be 1 or 8 to select the TIM peripheral.
TIM_OCNPolarity	specifies the OC2N Polarity This parameter can be one of the following values:
	TIM_OCNPolarity_High: Output Compare active high
	TIM_OCNPolarity_Low: Output Compare active low

### Return values

```
None
```

## 5.133.2.49 TIM\_OC2PolarityConfig()

Configures the TIMx channel 2 polarity.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCPolarity	specifies the OC2 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

None	None	
------	------	--

## 5.133.2.50 TIM\_OC2PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR2.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	TIM_OCPreload_Enable
	TIM_OCPreload_Disable

### Return values

## 5.133.2.51 TIM\_OC3FastConfig()

Configures the TIMx Output Compare 3 Fast feature.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

## 5.133.2.52 TIM\_OC3Init()

Initializes the TIMx Channel3 according to the specified parameters in the TIM\_OCInitStruct.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCInitStruct	
	specified TIM peripheral.

### Return values

```
None
```

## 5.133.2.53 TIM\_OC3NPolarityConfig()

Configures the TIMx Channel 3N polarity.

### **Parameters**

TIMx	where x can be 1 or 8 to select the TIM peripheral.
TIM_OCNPolarity	specifies the OC3N Polarity This parameter can be one of the following values:
	TIM_OCNPolarity_High: Output Compare active high
	TIM_OCNPolarity_Low: Output Compare active low

### Return values

```
None
```

## 5.133.2.54 TIM\_OC3PolarityConfig()

Configures the TIMx channel 3 polarity.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPolarity	specifies the OC3 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

### Return values

None	
------	--

## 5.133.2.55 TIM\_OC3PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR3.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	TIM_OCPreload_Enable
	TIM_OCPreload_Disable

## Return values

```
None
```

## 5.133.2.56 TIM\_OC4FastConfig()

Configures the TIMx Output Compare 4 Fast feature.

### **Parameters**

where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	T
---	---

### **Parameters**

TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

## Return values

```
None
```

## 5.133.2.57 TIM\_OC4Init()

Initializes the TIMx Channel4 according to the specified parameters in the TIM\_OCInitStruct.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for the specified TIM peripheral.

## Return values



## 5.133.2.58 TIM\_OC4PolarityConfig()

Configures the TIMx channel 4 polarity.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPolarity	specifies the OC4 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

Generated by Doxygen

## Return values

None		
------	--	--

## 5.133.2.59 TIM\_OC4PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR4.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	<ul><li>TIM_OCPreload_Enable</li><li>TIM_OCPreload_Disable</li></ul>

### Return values

None

## 5.133.2.60 TIM\_OCStructInit()

Fills each TIM\_OCInitStruct member with its default value.

## **Parameters**

TIM\_OCInitStruct pointer to a TIM\_OCInitTypeDef structure which will be initialized.

### Return values

None

## 5.133.2.61 TIM\_PrescalerConfig()

Configures the TIMx Prescaler.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
Prescaler	specifies the Prescaler Register value
TIM_PSCReloadMode	specifies the TIM Prescaler Reload mode This parameter can be one of the following values:
	TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
	TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.

### Return values

### 5.133.2.62 TIM\_PWMIConfig()

Configures the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct to measure an external PWM signal.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5,8, 9 or 12 to select the TIM peripheral.
TIM_ICInitStruct	pointer to a TIM_ICInitTypeDef structure that contains the configuration information for the specified TIM peripheral.

### Return values



## 5.133.2.63 TIM\_RemapConfig()

```
void TIM\_RemapConfig (
```

```
TIM_TypeDef * TIMx,
uint16_t TIM_Remap )
```

Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.

### **Parameters**

TIMx	where x can be 2, 5 or 11 to select the TIM peripheral.
TIM_Remap	specifies the TIM input remapping source. This parameter can be one of the following values:
	TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
	TIM2_ETH_PTP: TIM2 ITR1 input is connected to ETH PTP trogger output.
	TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF.
	TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF.
	TIM5_GPIO: TIM5 CH4 input is connected to dedicated Timer pin(default)
	TIM5_LSI: TIM5 CH4 input is connected to LSI clock.
	TIM5_LSE: TIM5 CH4 input is connected to LSE clock.
	TIM5_RTC: TIM5 CH4 input is connected to RTC Output event.
	TIM11_GPIO: TIM11 CH4 input is connected to dedicated Timer pin(default)
	TIM11_HSE: TIM11 CH4 input is connected to HSE_RTC clock (HSE divided by a programmable prescaler)

### Return values

None	
------	--

## 5.133.2.64 TIM\_SelectCCDMA()

Selects the TIMx peripheral Capture Compare DMA source.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
NewState	new state of the Capture Compare DMA source This parameter can be: ENABLE or DISABLE.

None
------

## 5.133.2.65 TIM\_SelectCOM()

Selects the TIM peripheral Commutation event.

### **Parameters**

TIMx	where x can be 1 or 8 to select the TIMx peripheral
NewState	new state of the Commutation event. This parameter can be: ENABLE or DISABLE.

### Return values

None	

## 5.133.2.66 TIM\_SelectHallSensor()

Enables or disables the TIMx's Hall sensor interface.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
NewState	new state of the TIMx Hall sensor interface. This parameter can be: ENABLE or DISABLE.

## Return values

```
None
```

## 5.133.2.67 TIM\_SelectInputTrigger()

Selects the Input Trigger source.

## **Parameters**

where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 to select the TIM peripheral.
The Input Trigger source. This parameter can be one of the following values:
TIM_TS_ITR0: Internal Trigger 0
TIM_TS_ITR1: Internal Trigger 1
TIM_TS_ITR2: Internal Trigger 2
TIM_TS_ITR3: Internal Trigger 3
TIM_TS_TI1F_ED: TI1 Edge Detector
TIM_TS_TI1FP1: Filtered Timer Input 1
TIM_TS_TI2FP2: Filtered Timer Input 2
TIM_TS_ETRF: External Trigger input

### Return values

None

## 5.133.2.68 TIM\_SelectMasterSlaveMode()

Sets or Resets the TIMx Master/Slave Mode.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_MasterSlaveMode	specifies the Timer Master Slave Mode. This parameter can be one of the following values:
	<ul> <li>TIM_MasterSlaveMode_Enable: synchronization between the current timer and its slaves (through TRGO)</li> </ul>
	TIM_MasterSlaveMode_Disable: No action

## Return values

None

## 5.133.2.69 TIM\_SelectOCxM()

Selects the TIM Output Compare Mode.

### Note

This function disables the selected channel before changing the Output Compare Mode. If needed, user has to enable this channel using TIM\_CCxCmd() and TIM\_CCxNCmd() functions.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_Channel	specifies the TIM Channel This parameter can be one of the following values:
	TIM_Channel_1: TIM Channel 1
	TIM_Channel_2: TIM Channel 2
	TIM_Channel_3: TIM Channel 3
	TIM_Channel_4: TIM Channel 4
TIM_OCMode	specifies the TIM Output Compare Mode. This parameter can be one of the following values:
	TIM_OCMode_Timing
	TIM_OCMode_Active
	TIM_OCMode_Toggle
	• TIM_OCMode_PWM1
	• TIM_OCMode_PWM2
	TIM_ForcedAction_Active
	TIM_ForcedAction_InActive

## Return values

### 5.133.2.70 TIM\_SelectOnePulseMode()

Selects the TIMx's One Pulse Mode.

#### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_OPMode	specifies the OPM Mode to be used. This parameter can be one of the following values:
	TIM_OPMode_Single
	TIM_OPMode_Repetitive

#### Return values

### 5.133.2.71 TIM\_SelectOutputTrigger()

Selects the TIMx Trigger Output Mode.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.	
TIM_TRGOSource	specifies the Trigger Output source. This parameter can be one of the following values:	Ī

- · For all TIMx
  - TIM\_TRGOSource\_Reset: The UG bit in the TIM\_EGR register is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_Enable: The Counter Enable CEN is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_Update: The update event is selected as the trigger output(TRGO)
- For all TIMx except TIM6 and TIM7
  - TIM\_TRGOSource\_OC1: The trigger output sends a positive pulse when the CC1IF flag is to be set, as soon as a capture or compare match occurs(TRGO)
  - TIM\_TRGOSource\_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_OC4Ref: OC4REF signal is used as the trigger output(TRGO)

|--|

## 5.133.2.72 TIM\_SelectSlaveMode()

Selects the TIMx Slave Mode.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_SlaveMode   specifies the Timer Slave Mode. This parameter can be one of the following value.	
	<ul> <li>TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitialize the counter and triggers an update of the registers</li> </ul>
	<ul> <li>TIM_SlaveMode_Gated: The counter clock is enabled when the trigger signal (TRGI) is high</li> </ul>
	TIM_SlaveMode_Trigger: The counter starts at a rising edge of the trigger TRGI
	<ul> <li>TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter</li> </ul>

## Return values

None	
------	--

## 5.133.2.73 TIM\_SetAutoreload()

Sets the TIMx Autoreload Register value.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
Autoreload	specifies the Autoreload register new value.

|--|

## 5.133.2.74 TIM\_SetClockDivision()

Sets the TIMx Clock Division value.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_CKD	specifies the clock division value. This parameter can be one of the following value:
	• TIM_CKD_DIV1: TDTS = Tck_tim
	• TIM_CKD_DIV2: TDTS = 2*Tck_tim
	• TIM_CKD_DIV4: TDTS = 4*Tck_tim

### Return values

None	
------	--

## 5.133.2.75 TIM\_SetCompare1()

Sets the TIMx Capture Compare1 Register value.

### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
Compare1	specifies the Capture Compare1 register new value.	

### Return values

```
None
```

## 5.133.2.76 TIM\_SetCompare2()

Sets the TIMx Capture Compare2 Register value.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
Compare2	specifies the Capture Compare2 register new value.

### Return values

```
None
```

## 5.133.2.77 TIM\_SetCompare3()

Sets the TIMx Capture Compare3 Register value.

### **Parameters**

TIMx	where $x$ can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
Compare3	specifies the Capture Compare3 register new value.

### Return values

```
None
```

## 5.133.2.78 TIM\_SetCompare4()

Sets the TIMx Capture Compare4 Register value.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
Compare4	specifies the Capture Compare4 register new value.

Mana	
None	

## 5.133.2.79 TIM\_SetCounter()

Sets the TIMx Counter Register value.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
Counter	specifies the Counter register new value.

### Return values

None	
------	--

## 5.133.2.80 TIM\_SetIC1Prescaler()

Sets the TIMx Input Capture 1 prescaler.

## **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
TIM_ICPSC	specifies the Input Capture1 prescaler new value. This parameter can be one of the following values:	
	TIM_ICPSC_DIV1: no prescaler	
	TIM_ICPSC_DIV2: capture is done once every 2 events	
	TIM_ICPSC_DIV4: capture is done once every 4 events	
	<ul> <li>TIM_ICPSC_DIV8: capture is done once every 8 events</li> </ul>	

None
Mana

## 5.133.2.81 TIM\_SetIC2Prescaler()

Sets the TIMx Input Capture 2 prescaler.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_ICPSC	specifies the Input Capture2 prescaler new value. This parameter can be one of the following values:
	TIM_ICPSC_DIV1: no prescaler
	TIM_ICPSC_DIV2: capture is done once every 2 events
	TIM_ICPSC_DIV4: capture is done once every 4 events
	TIM_ICPSC_DIV8: capture is done once every 8 events

### Return values

None

## 5.133.2.82 TIM\_SetIC3Prescaler()

Sets the TIMx Input Capture 3 prescaler.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ICPSC	specifies the Input Capture3 prescaler new value. This parameter can be one of the following values:
	TIM_ICPSC_DIV1: no prescaler
	<ul> <li>TIM_ICPSC_DIV2: capture is done once every 2 events</li> </ul>
	<ul> <li>TIM_ICPSC_DIV4: capture is done once every 4 events</li> </ul>
	TIM_ICPSC_DIV8: capture is done once every 8 events

None	
------	--

## 5.133.2.83 TIM\_SetIC4Prescaler()

Sets the TIMx Input Capture 4 prescaler.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ICPSC	specifies the Input Capture4 prescaler new value. This parameter can be one of the following values:
	TIM_ICPSC_DIV1: no prescaler
	<ul> <li>TIM_ICPSC_DIV2: capture is done once every 2 events</li> </ul>
	<ul> <li>TIM_ICPSC_DIV4: capture is done once every 4 events</li> </ul>
	TIM_ICPSC_DIV8: capture is done once every 8 events

### Return values

None	
------	--

## 5.133.2.84 TIM\_TimeBaseInit()

Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\_TimeBaseInitStruct.

## **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_TimeBaseInitStruct	pointer to a TIM_TimeBaseInitTypeDef structure that contains the configuration
	information for the specified TIM peripheral.

None	

## 5.133.2.85 TIM\_TimeBaseStructInit()

Fills each TIM\_TimeBaseInitStruct member with its default value.

**Parameters** 

TIM\_TimeBaseInitStruct : pointer to a TIM\_TimeBaseInitTypeDef structure which will be initialized.

Return values

None

## 5.133.2.86 TIM\_TIxExternalClockConfig()

Configures the TIMx Trigger as External Clock.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 to select the TIM peripheral.
TIM_TIxExternalCLKSource	Trigger source. This parameter can be one of the following values:  • TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector  • TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1  • TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
TIM_ICPolarity	specifies the TIx Polarity. This parameter can be one of the following values:  • TIM_ICPolarity_Rising  • TIM_ICPolarity_Falling
ICFilter	specifies the filter value. This parameter must be a value between 0x0 and 0xF.

### Return values

None

## 5.133.2.87 TIM\_UpdateDisableConfig()

```
void TIM_UpdateDisableConfig (  \label{tim_TypeDef} {\tt TIM\_TypeDef} * {\tt TIMx},  FunctionalState NewState )
```

Enables or Disables the TIMx Update event.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.	
NewState	new state of the TIMx UDIS bit This parameter can be: ENABLE or DISABLE.	1

### Return values

None	
------	--

## 5.133.2.88 TIM\_UpdateRequestConfig()

Configures the TIMx Update Request Interrupt source.

## **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_UpdateSource	specifies the Update source. This parameter can be one of the following values:
	TIM_UpdateSource_Global: Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller.
	TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.

### Return values

None	

# 5.134 TIM\_Private\_Functions

## **Modules**

• TimeBase management functions

TimeBase management functions.

Output Compare management functions

Output Compare management functions.

Input Capture management functions

Input Capture management functions.

Advanced-control timers (TIM1 and TIM8) specific features

Advanced-control timers (TIM1 and TIM8) specific features.

· Interrupts DMA and flags management functions

Interrupts, DMA and flags management functions.

· Clocks management functions

Clocks management functions.

· Synchronization management functions

Synchronization management functions.

Specific interface management functions

Specific interface management functions.

· Specific remapping management function

Specific remapping management function.

### 5.134.1 Detailed Description

# 5.135 TimeBase management functions

TimeBase management functions.

### **Functions**

void TIM\_DeInit (TIM\_TypeDef \*TIMx)

Deinitializes the TIMx peripheral registers to their default reset values.

 $\bullet \ \ void \ TIM\_TimeBaseInit (TIM\_TypeDef *TIMx, \ TIM\_TimeBaseInitTypeDef *TIM\_TimeBaseInitStruct)\\$ 

Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\_TimeBaseInitStruct.

void TIM\_TimeBaseStructInit (TIM\_TimeBaseInitTypeDef \*TIM\_TimeBaseInitStruct)

Fills each TIM TimeBaseInitStruct member with its default value.

void TIM\_PrescalerConfig (TIM\_TypeDef \*TIMx, uint16\_t Prescaler, uint16\_t TIM\_PSCReloadMode)

Configures the TIMx Prescaler.

void TIM\_CounterModeConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_CounterMode)

Specifies the TIMx Counter Mode to be used.

void TIM\_SetCounter (TIM\_TypeDef \*TIMx, uint32\_t Counter)

Sets the TIMx Counter Register value.

void TIM\_SetAutoreload (TIM\_TypeDef \*TIMx, uint32\_t Autoreload)

Sets the TIMx Autoreload Register value.

uint32\_t TIM\_GetCounter (TIM\_TypeDef \*TIMx)

Gets the TIMx Counter value.

uint16 t TIM GetPrescaler (TIM TypeDef \*TIMx)

Gets the TIMx Prescaler value.

• void TIM\_UpdateDisableConfig (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or Disables the TIMx Update event.

void TIM UpdateRequestConfig (TIM TypeDef \*TIMx, uint16 t TIM UpdateSource)

Configures the TIMx Update Request Interrupt source.

void TIM\_ARRPreloadConfig (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables TIMx peripheral Preload register on ARR.

• void TIM\_SelectOnePulseMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OPMode)

Selects the TIMx's One Pulse Mode.

void TIM\_SetClockDivision (TIM\_TypeDef \*TIMx, uint16\_t TIM\_CKD)

Sets the TIMx Clock Division value.

void TIM\_Cmd (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the specified TIM peripheral.

## 5.135.1 Detailed Description

TimeBase management functions.

```
TimeBase management functions

TIM Driver: how to use it in Timing(Time base) Mode

To use the Timer in Timing(Time base) mode, the following steps are mandatory:

1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function

2. Fill the TIM_TimeBaseInitStruct with the desired parameters.

3. Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit with the corresponding configuration

4. Enable the NVIC if you need to generate the update interrupt.

5. Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update)
```

6. Call the TIM\_Cmd(ENABLE) function to enable the TIM counter.

Notel: All other functions can be used separately to modify, if needed,

# 5.135.2 Function Documentation

### 5.135.2.1 TIM\_ARRPreloadConfig()

Enables or disables TIMx peripheral Preload register on ARR.

a specific feature of the Timer.

### **Parameters**

TIMx where x can be 1 to 14 to select the TIM peripheral.			
	NewState	new state of the TIMx peripheral Preload register This parameter can be: ENABLE or DISABLE.	ĺ

### Return values

None	
------	--

## 5.135.2.2 TIM\_Cmd()

Enables or disables the specified TIM peripheral.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIMx peripheral.	
NewState	new state of the TIMx peripheral. This parameter can be: ENABLE or DISABLE.	

### Return values

None	
------	--

## 5.135.2.3 TIM\_CounterModeConfig()

Specifies the TIMx Counter Mode to be used.

### **Parameters**

where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
specifies the Counter Mode to be used This parameter can be one of the following values:	
TIM_CounterMode_Up: TIM Up Counting Mode	
TIM_CounterMode_Down: TIM Down Counting Mode	
<ul> <li>TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1</li> </ul>	
<ul> <li>TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2</li> </ul>	
TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3	

None	
------	--

### 5.135.2.4 TIM\_Delnit()

Deinitializes the TIMx peripheral registers to their default reset values.

**Parameters** 

TIMx where x can be 1 to 14 to select the TIM peripheral.

**Return values** 

None

## 5.135.2.5 TIM\_GetCounter()

Gets the TIMx Counter value.

**Parameters** 

TIMx where x can be 1 to 14 to select the TIM peripheral.

Return values

Counter Register value

### 5.135.2.6 TIM\_GetPrescaler()

Gets the TIMx Prescaler value.

**Parameters** 

TIMx where x can be 1 to 14 to select the TIM peripheral.

## Return values

```
Prescaler Register value.
```

## 5.135.2.7 TIM\_PrescalerConfig()

Configures the TIMx Prescaler.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
Prescaler	specifies the Prescaler Register value
TIM_PSCReloadMode	specifies the TIM Prescaler Reload mode This parameter can be one of the following values:
	TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
	TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.

### **Return values**



# 5.135.2.8 TIM\_SelectOnePulseMode()

Selects the TIMx's One Pulse Mode.

# **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_OPMode	specifies the OPM Mode to be used. This parameter can be one of the following values:
	TIM_OPMode_Single
	TIM_OPMode_Repetitive
	TIM_OPMode_Repetitive

## Return values

## 5.135.2.9 TIM\_SetAutoreload()

Sets the TIMx Autoreload Register value.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
Autoreload	specifies the Autoreload register new value.

### Return values

None	
------	--

## 5.135.2.10 TIM\_SetClockDivision()

Sets the TIMx Clock Division value.

## Parameters

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
TIM_CKD	specifies the clock division value. This parameter can be one of the following value:	
	• TIM_CKD_DIV1: TDTS = Tck_tim	
	• TIM_CKD_DIV2: TDTS = 2*Tck_tim	
	• TIM_CKD_DIV4: TDTS = 4*Tck_tim	

None	

## 5.135.2.11 TIM\_SetCounter()

Sets the TIMx Counter Register value.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
Counter	specifies the Counter register new value.

### Return values

ne
П

## 5.135.2.12 TIM\_TimeBaseInit()

Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\_TimeBaseInitStruct.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_TimeBaseInitStruct	pointer to a TIM_TimeBaseInitTypeDef structure that contains the configuration
	information for the specified TIM peripheral.

### Return values

```
None
```

## 5.135.2.13 TIM\_TimeBaseStructInit()

Fills each TIM\_TimeBaseInitStruct member with its default value.

#### **Parameters**

TIM\_TimeBaseInitStruct : pointer to a TIM\_TimeBaseInitTypeDef structure which will be initialized.

### **Return values**

## 5.135.2.14 TIM\_UpdateDisableConfig()

Enables or Disables the TIMx Update event.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.	
NewState	new state of the TIMx UDIS bit This parameter can be: ENABLE or DISABLE.	

### Return values

## 5.135.2.15 TIM\_UpdateRequestConfig()

Configures the TIMx Update Request Interrupt source.

### **Parameters**

TIMx	where x can be 1 to 14 to select the TIM peripheral.	
TIM_UpdateSource	specifies the Update source. This parameter can be one of the following values:	
	TIM_UpdateSource_Global: Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller.	
	<ul> <li>TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.</li> </ul>	

None	
------	--

# 5.136 Output Compare management functions

Output Compare management functions.

#### **Functions**

```
    void TIM_OC1Init (TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)
    Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct.
```

void TIM\_OC2Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)
 Initializes the TIMx Channel2 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC3Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

 ${\it Initializes the TIMx Channel 3 according to the specified parameters in the TIM\_OCInitStruct.}$ 

• void TIM\_OC4Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel4 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OCStructInit (TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Fills each TIM\_OCInitStruct member with its default value.

void TIM\_SelectOCxM (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_OCMode)
 Selects the TIM Output Compare Mode.

void TIM SetCompare1 (TIM TypeDef \*TIMx, uint32 t Compare1)

Sets the TIMx Capture Compare1 Register value.

void TIM\_SetCompare2 (TIM\_TypeDef \*TIMx, uint32\_t Compare2)

Sets the TIMx Capture Compare2 Register value.

void TIM\_SetCompare3 (TIM\_TypeDef \*TIMx, uint32\_t Compare3)

Sets the TIMx Capture Compare3 Register value.

void TIM\_SetCompare4 (TIM\_TypeDef \*TIMx, uint32\_t Compare4)

Sets the TIMx Capture Compare4 Register value.

• void TIM ForcedOC1Config (TIM TypeDef \*TIMx, uint16 t TIM ForcedAction)

Forces the TIMx output 1 waveform to active or inactive level.

void TIM\_ForcedOC2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 2 waveform to active or inactive level.

• void TIM\_ForcedOC3Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 3 waveform to active or inactive level.

void TIM\_ForcedOC4Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 4 waveform to active or inactive level.

void TIM\_OC1PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR1.

void TIM\_OC2PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR2.

void TIM\_OC3PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR3.

void TIM\_OC4PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR4.

void TIM\_OC1FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 1 Fast feature.

void TIM\_OC2FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 2 Fast feature.

void TIM\_OC3FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 3 Fast feature.

void TIM\_OC4FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 4 Fast feature.

void TIM\_ClearOC1Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF1 signal on an external event.

void TIM\_ClearOC2Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF2 signal on an external event.

void TIM\_ClearOC3Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF3 signal on an external event.

void TIM\_ClearOC4Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF4 signal on an external event.

void TIM\_OC1PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 1 polarity.

void TIM OC1NPolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCNPolarity)

Configures the TIMx Channel 1N polarity.

void TIM\_OC2PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 2 polarity.

void TIM OC2NPolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCNPolarity)

Configures the TIMx Channel 2N polarity.

void TIM\_OC3PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 3 polarity.

• void TIM\_OC3NPolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCNPolarity)

Configures the TIMx Channel 3N polarity.

void TIM OC4PolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCPolarity)

Configures the TIMx channel 4 polarity.

• void TIM\_CCxCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_CCx)

Enables or disables the TIM Capture Compare Channel x.

void TIM\_CCxNCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_CCxN)

Enables or disables the TIM Capture Compare Channel xN.

- Clock Division = TIM\_CKD\_DIV1

- TIM Pulse value: TIM\_Pulse

- The TIM Output Compare mode: TIM\_OCMode - TIM Output State: TIM\_OutputState

- TIM Output Compare Polarity : TIM\_OCPolarity

## 5.136.1 Detailed Description

Output Compare management functions.

Output Compare management functions

TIM Driver: how to use it in Output Compare Mode

To use the Timer in Output Compare mode, the following steps are mandatory:

1. Enable TIM clock using RCC\_APBxPeriphClockCmd(RCC\_APBxPeriph\_TIMx, ENABLE) function

2. Configure the TIM pins by configuring the corresponding GPIO pins

2. Configure the Time base unit as described in the first part of this driver, if needed, else the Timer will run with the default configuration:

- Autoreload value = 0xFFFF

- Prescaler value = 0x0000

- Counter mode = Up counting

3. Fill the TIM\_OCInitStruct with the desired parameters including:

Generated by Doxygen

```
4. Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired channel with the
    corresponding configuration

5. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.

Notel: All other functions can be used separately to modify, if needed,
    a specific feature of the Timer.

Note2: In case of PWM mode, this function is mandatory:
        TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE);

Note3: If the corresponding interrupt or DMA request are needed, the user should:
        1. Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests).
        2. Enable the corresponding interrupt (or DMA request) using the function
        TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))
```

#### 5.136.2 Function Documentation

## 5.136.2.1 TIM\_CCxCmd()

Enables or disables the TIM Capture Compare Channel x.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
TIM_Channel	nnel specifies the TIM Channel This parameter can be one of the following values:	
	TIM_Channel_1: TIM Channel 1	
	TIM_Channel_2: TIM Channel 2	
	TIM_Channel_3: TIM Channel 3	
	TIM_Channel_4: TIM Channel 4	
TIM_CCx	specifies the TIM Channel CCxE bit new state. This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable.	

#### **Return values**

```
None
```

## 5.136.2.2 TIM\_CCxNCmd()

```
uint16_t TIM_Channel,
uint16_t TIM_CCxN )
```

Enables or disables the TIM Capture Compare Channel xN.

## **Parameters**

TIMx	where x can be 1 or 8 to select the TIM peripheral.	
TIM_Channel	specifies the TIM Channel This parameter can be one of the following values:	
	TIM_Channel_1: TIM Channel 1	
	TIM_Channel_2: TIM Channel 2	
	TIM_Channel_3: TIM Channel 3	
TIM_CCxN	specifies the TIM Channel CCxNE bit new state. This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable.	

## Return values

```
None
```

# 5.136.2.3 TIM\_ClearOC1Ref()

Clears or safeguards the OCREF1 signal on an external event.

## **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:
	TIM_OCClear_Enable: TIM Output clear enable
	TIM_OCClear_Disable: TIM Output clear disable

## Return values

None	

# 5.136.2.4 TIM\_ClearOC2Ref()

```
void TIM\_ClearOC2Ref (
```

```
TIM_TypeDef * TIMx,
uint16_t TIM_OCClear )
```

Clears or safeguards the OCREF2 signal on an external event.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:	
	TIM_OCClear_Enable: TIM Output clear enable	
	TIM_OCClear_Disable: TIM Output clear disable	

#### **Return values**



## 5.136.2.5 TIM\_ClearOC3Ref()

Clears or safeguards the OCREF3 signal on an external event.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:	
	TIM_OCClear_Enable: TIM Output clear enable	
	TIM_OCClear_Disable: TIM Output clear disable	

## Return values

```
None
```

## 5.136.2.6 TIM\_ClearOC4Ref()

Clears or safeguards the OCREF4 signal on an external event.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
TIM_OCClear	new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values:	
	TIM_OCClear_Enable: TIM Output clear enable	
	TIM_OCClear_Disable: TIM Output clear disable	

## Return values

None	
------	--

# 5.136.2.7 TIM\_ForcedOC1Config()

Forces the TIMx output 1 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC1REF
	TIM_ForcedAction_InActive: Force inactive level on OC1REF.

#### Return values

```
None
```

## 5.136.2.8 TIM\_ForcedOC2Config()

Forces the TIMx output 2 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:	
	TIM_ForcedAction_Active: Force active level on OC2REF	
	TIM_ForcedAction_InActive: Force inactive level on OC2REF.	

## Return values

# 5.136.2.9 TIM\_ForcedOC3Config()

Forces the TIMx output 3 waveform to active or inactive level.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC3REF
	TIM_ForcedAction_InActive: Force inactive level on OC3REF.

#### Return values

```
None
```

## 5.136.2.10 TIM\_ForcedOC4Config()

Forces the TIMx output 4 waveform to active or inactive level.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ForcedAction	specifies the forced Action to be set to the output waveform. This parameter can be one of the following values:
	TIM_ForcedAction_Active: Force active level on OC4REF
	TIM_ForcedAction_InActive: Force inactive level on OC4REF.

## Return values

None	
------	--

# 5.136.2.11 TIM\_OC1FastConfig()

Configures the TIMx Output Compare 1 Fast feature.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

#### Return values

```
None
```

## 5.136.2.12 TIM\_OC1Init()

Initializes the TIMx Channel1 according to the specified parameters in the TIM\_OCInitStruct.

## **Parameters**

	TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
Ī	TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for the specified TIM peripheral.	

#### Return values

# 5.136.2.13 TIM\_OC1NPolarityConfig()

## Configures the TIMx Channel 1N polarity.

#### **Parameters**

TIMx	where x can be 1 or 8 to select the TIM peripheral.
TIM_OCNPolarity	specifies the OC1N Polarity This parameter can be one of the following values:
	TIM_OCNPolarity_High: Output Compare active high
	TIM_OCNPolarity_Low: Output Compare active low

## **Return values**

```
None
```

# 5.136.2.14 TIM\_OC1PolarityConfig()

# Configures the TIMx channel 1 polarity.

## **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCPolarity   specifies the OC1 Polarity This parameter can be one of the following values:	
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

Generated by Doxygen

## Return values

## 5.136.2.15 TIM\_OC1PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR1.

## **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	TIM_OCPreload_Enable
	TIM_OCPreload_Disable

#### Return values

```
None
```

# 5.136.2.16 TIM\_OC2FastConfig()

Configures the TIMx Output Compare 2 Fast feature.

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

## Return values

None	
------	--

# 5.136.2.17 TIM\_OC2Init()

Initializes the TIMx Channel2 according to the specified parameters in the TIM\_OCInitStruct.

## **Parameters**

	TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
Ī	TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for the specified TIM peripheral.	

#### Return values



## 5.136.2.18 TIM\_OC2NPolarityConfig()

Configures the TIMx Channel 2N polarity.

#### **Parameters**

TIMx	where x can be 1 or 8 to select the TIM peripheral.
TIM_OCNPolarity	specifies the OC2N Polarity This parameter can be one of the following values:
	TIM_OCNPolarity_High: Output Compare active high
	TIM_OCNPolarity_Low: Output Compare active low

## Return values

None	
------	--

## 5.136.2.19 TIM\_OC2PolarityConfig()

Configures the TIMx channel 2 polarity.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCPolarity	specifies the OC2 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	<ul> <li>TIM_OCPolarity_Low: Output Compare active low</li> </ul>

## Return values

None	
------	--

## 5.136.2.20 TIM\_OC2PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR2.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	TIM_OCPreload_Enable
	TIM_OCPreload_Disable

#### Return values

```
None
```

# 5.136.2.21 TIM\_OC3FastConfig()

```
void TIM\_OC3FastConfig (
```

```
TIM_TypeDef * TIMx,
uint16_t TIM_OCFast )
```

Configures the TIMx Output Compare 3 Fast feature.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

#### **Return values**

None	
------	--

## 5.136.2.22 TIM\_OC3Init()

Initializes the TIMx Channel3 according to the specified parameters in the TIM\_OCInitStruct.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for the
	specified TIM peripheral.

#### **Return values**

```
None
```

## 5.136.2.23 TIM\_OC3NPolarityConfig()

Configures the TIMx Channel 3N polarity.

TIMx	where x can be 1 or 8 to select the TIM peripheral.
TIM_OCNPolarity	specifies the OC3N Polarity This parameter can be one of the following values:
	TIM_OCNPolarity_High: Output Compare active high
	TIM_OCNPolarity_Low: Output Compare active low

## Return values

None	
------	--

## 5.136.2.24 TIM\_OC3PolarityConfig()

Configures the TIMx channel 3 polarity.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPolarity	specifies the OC3 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

#### **Return values**



## 5.136.2.25 TIM\_OC3PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR3.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.

## **Parameters**

TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:	
	TIM_OCPreload_Enable	
	TIM_OCPreload_Disable	

## Return values

```
None
```

# 5.136.2.26 TIM\_OC4FastConfig()

Configures the TIMx Output Compare 4 Fast feature.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCFast	new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values:
	TIM_OCFast_Enable: TIM output compare fast enable
	TIM_OCFast_Disable: TIM output compare fast disable

## Return values

```
None
```

# 5.136.2.27 TIM\_OC4Init()

Initializes the TIMx Channel4 according to the specified parameters in the TIM\_OCInitStruct.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
TIM_OCInitStruct	pointer to a TIM_OCInitTypeDef structure that contains the configuration information for th	е
	specified TIM peripheral. Generated by Doxyg	gen

## Return values

## 5.136.2.28 TIM\_OC4PolarityConfig()

Configures the TIMx channel 4 polarity.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPolarity	specifies the OC4 Polarity This parameter can be one of the following values:
	TIM_OCPolarity_High: Output Compare active high
	TIM_OCPolarity_Low: Output Compare active low

## Return values

```
None
```

## 5.136.2.29 TIM\_OC4PreloadConfig()

Enables or disables the TIMx peripheral Preload register on CCR4.

## Parameters

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_OCPreload	new state of the TIMx peripheral Preload register This parameter can be one of the following values:
	TIM_OCPreload_Enable
	TIM_OCPreload_Disable

## Return values

None	

## 5.136.2.30 TIM\_OCStructInit()

Fills each TIM\_OCInitStruct member with its default value.

#### **Parameters**

TIM\_OCInitStruct | pointer to a TIM\_OCInitTypeDef structure which will be initialized.

#### **Return values**

```
None
```

# 5.136.2.31 TIM\_SelectOCxM()

Selects the TIM Output Compare Mode.

#### Note

This function disables the selected channel before changing the Output Compare Mode. If needed, user has to enable this channel using TIM\_CCxCmd() and TIM\_CCxNCmd() functions.

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_Channel	specifies the TIM Channel This parameter can be one of the following values:
	TIM_Channel_1: TIM Channel 1
	TIM_Channel_2: TIM Channel 2
	TIM_Channel_3: TIM Channel 3
	TIM_Channel_4: TIM Channel 4

# TIM\_OCMode specifies the TIM Output Compare Mode. This parameter can be one of the following values: • TIM\_OCMode\_Timing • TIM\_OCMode\_Active • TIM\_OCMode\_Toggle • TIM\_OCMode\_PWM1 • TIM\_OCMode\_PWM2 • TIM\_ForcedAction\_Active • TIM\_ForcedAction\_InActive

#### **Return values**

```
None
```

## 5.136.2.32 TIM\_SetCompare1()

Sets the TIMx Capture Compare1 Register value.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
Compare1	specifies the Capture Compare1 register new value.

## Return values

```
None
```

## 5.136.2.33 TIM\_SetCompare2()

Sets the TIMx Capture Compare2 Register value.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
Compare2	specifies the Capture Compare2 register new value.	]

## Return values

```
None
```

# 5.136.2.34 TIM\_SetCompare3()

Sets the TIMx Capture Compare3 Register value.

#### **Parameters**

TIMx	where $x$ can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
Compare3	specifies the Capture Compare3 register new value.

## Return values

None

## 5.136.2.35 TIM\_SetCompare4()

Sets the TIMx Capture Compare4 Register value.

## **Parameters**

	TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
ſ	Compare4	specifies the Capture Compare4 register new value.

#### Return values

None

# 5.137 Input Capture management functions

Input Capture management functions.

#### **Functions**

void TIM\_ICInit (TIM\_TypeDef \*TIMx, TIM\_ICInitTypeDef \*TIM\_ICInitStruct)

Initializes the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct.

void TIM ICStructInit (TIM ICInitTypeDef \*TIM ICInitStruct)

Fills each TIM\_ICInitStruct member with its default value.

void TIM\_PWMIConfig (TIM\_TypeDef \*TIMx, TIM\_ICInitTypeDef \*TIM\_ICInitStruct)

Configures the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct to measure an external PWM signal.

uint32 t TIM GetCapture1 (TIM TypeDef \*TIMx)

Gets the TIMx Input Capture 1 value.

uint32\_t TIM\_GetCapture2 (TIM\_TypeDef \*TIMx)

Gets the TIMx Input Capture 2 value.

uint32 t TIM GetCapture3 (TIM TypeDef \*TIMx)

Gets the TIMx Input Capture 3 value.

uint32\_t TIM\_GetCapture4 (TIM\_TypeDef \*TIMx)

Gets the TIMx Input Capture 4 value.

void TIM\_SetIC1Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 1 prescaler.

void TIM\_SetIC2Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 2 prescaler.

void TIM\_SetIC3Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 3 prescaler.

void TIM\_SetIC4Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 4 prescaler.

## 5.137.1 Detailed Description

Input Capture management functions.

```
Input Capture management functions
```

```
TIM Driver: how to use it in Input Capture Mode
```

To use the Timer in Input Capture mode, the following steps are mandatory:

- 1. Enable TIM clock using RCC\_APBxPeriphClockCmd(RCC\_APBxPeriph\_TIMx, ENABLE) function
- 2. Configure the TIM pins by configuring the corresponding  $\operatorname{GPIO}$  pins
- 2. Configure the Time base unit as described in the first part of this driver, if needed, else the Timer will run with the default configuration:
  - Autoreload value = 0xFFFF
  - Prescaler value = 0x0000
  - Counter mode = Up counting
  - Clock Division = TIM\_CKD\_DIV1
- 3. Fill the TIM\_ICInitStruct with the desired parameters including:

```
- TIM Input Capture polarity: TIM_ICPolarity
- TIM Input Capture selection: TIM_ICSelection
- TIM Input Capture Prescaler: TIM_ICPrescaler
- TIM Input CApture filter value: TIM_ICFilter

4. Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel with the corresponding configuration and to measure only frequency or duty cycle of the input signal, or,
Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) to configure the desired channels with the corresponding configuration and to measure the frequency and the duty cycle of the input signal

5. Enable the NVIC or the DMA to read the measured frequency.

6. Enable the corresponding interrupt (or DMA request) to read the Captured value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))

7. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.

8. Use TIM_GetCapturex(TIMx); to read the captured value.

Notel: All other functions can be used separately to modify, if needed, a specific feature of the Timer.
```

## 5.137.2 Function Documentation

- TIM Channel: TIM\_Channel

#### 5.137.2.1 TIM GetCapture1()

Gets the TIMx Input Capture 1 value.

#### **Parameters**

TIMx where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.

#### Return values

Capture Compare 1 Register value.

#### 5.137.2.2 TIM\_GetCapture2()

Gets the TIMx Input Capture 2 value.

#### **Parameters**

TIMx where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.

#### Return values

Capture | Compare 2 Register value.

## 5.137.2.3 TIM\_GetCapture3()

Gets the TIMx Input Capture 3 value.

#### **Parameters**

TIMx where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.

#### Return values

Capture Compare 3 Register value.

## 5.137.2.4 TIM\_GetCapture4()

Gets the TIMx Input Capture 4 value.

## **Parameters**

TIMx where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.

## Return values

Capture Compare 4 Register value.

## 5.137.2.5 TIM\_ICInit()

Initializes the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.	
TIM_ICInitStruct	pointer to a TIM_ICInitTypeDef structure that contains the configuration information for the	
	specified TIM peripheral.	

#### **Return values**

None	
------	--

## 5.137.2.6 TIM\_ICStructInit()

Fills each TIM\_ICInitStruct member with its default value.

## **Parameters**

TIM\_ICInitStruct | pointer to a TIM\_ICInitTypeDef structure which will be initialized.

## Return values

## 5.137.2.7 TIM\_PWMIConfig()

Configures the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct to measure an external PWM signal.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5,8, 9 or 12 to select the TIM peripheral.
TIM_ICInitStruct	pointer to a TIM_ICInitTypeDef structure that contains the configuration information for the specified TIM peripheral.

## Return values

## 5.137.2.8 TIM\_SetIC1Prescaler()

Sets the TIMx Input Capture 1 prescaler.

#### **Parameters**

TIMx	where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
TIM_ICPSC	specifies the Input Capture1 prescaler new value. This parameter can be one of the following values:
	TIM_ICPSC_DIV1: no prescaler
	<ul> <li>TIM_ICPSC_DIV2: capture is done once every 2 events</li> </ul>
	TIM_ICPSC_DIV4: capture is done once every 4 events
	TIM_ICPSC_DIV8: capture is done once every 8 events

## Return values

None

## 5.137.2.9 TIM\_SetIC2Prescaler()

Sets the TIMx Input Capture 2 prescaler.

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_ICPSC	specifies the Input Capture2 prescaler new value. This parameter can be one of the following values:
	TIM_ICPSC_DIV1: no prescaler
	TIM_ICPSC_DIV2: capture is done once every 2 events
	TIM_ICPSC_DIV4: capture is done once every 4 events
	TIM_ICPSC_DIV8: capture is done once every 8 events

## Return values

# 5.137.2.10 TIM\_SetIC3Prescaler()

Sets the TIMx Input Capture 3 prescaler.

## **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
TIM_ICPSC	TIM_ICPSC specifies the Input Capture3 prescaler new value. This parameter can be one of the following values:	
	TIM_ICPSC_DIV1: no prescaler	
	<ul> <li>TIM_ICPSC_DIV2: capture is done once every 2 events</li> </ul>	
	<ul> <li>TIM_ICPSC_DIV4: capture is done once every 4 events</li> </ul>	
	TIM_ICPSC_DIV8: capture is done once every 8 events	

#### Return values

```
None
```

# 5.137.2.11 TIM\_SetIC4Prescaler()

Sets the TIMx Input Capture 4 prescaler.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ICPSC	specifies the Input Capture4 prescaler new value. This parameter can be one of the following values:
	TIM_ICPSC_DIV1: no prescaler
	TIM_ICPSC_DIV2: capture is done once every 2 events
	TIM_ICPSC_DIV4: capture is done once every 4 events
	TIM_ICPSC_DIV8: capture is done once every 8 events     Generated by Doxygen

Return values

None		
------	--	--

# 5.138 Advanced-control timers (TIM1 and TIM8) specific features

Advanced-control timers (TIM1 and TIM8) specific features.

#### **Functions**

- void TIM\_BDTRConfig (TIM\_TypeDef \*TIMx, TIM\_BDTRInitTypeDef \*TIM\_BDTRInitStruct)
  - Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable).
- void TIM\_BDTRStructInit (TIM\_BDTRInitTypeDef \*TIM\_BDTRInitStruct)

Fills each TIM\_BDTRInitStruct member with its default value.

- void TIM\_CtrlPWMOutputs (TIM\_TypeDef \*TIMx, FunctionalState NewState)
  - Enables or disables the TIM peripheral Main Outputs.
- void TIM\_SelectCOM (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Selects the TIM peripheral Commutation event.

void TIM\_CCPreloadControl (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Sets or Resets the TIM peripheral Capture Compare Preload Control bit.

## 5.138.1 Detailed Description

Advanced-control timers (TIM1 and TIM8) specific features.

```
Advanced-control timers (TIM1 and TIM8) specific features
```

TIM Driver: how to use the Break feature

After configuring the Timer channel(s) in the appropriate Output Compare mode:

- Fill the TIM\_BDTRInitStruct with the desired parameters for the Timer Break Polarity, dead time, Lock level, the OSSI/OSSR State and the AOE(automatic output enable).
- 2. Call TIM\_BDTRConfig(TIMx, &TIM\_BDTRInitStruct) to configure the Timer
- 3. Enable the Main Output using TIM\_CtrlPWMOutputs(TIM1, ENABLE)
- 4. Once the break even occurs, the Timer's output signals are put in reset state or in a known state (according to the configuration made in TIM\_BDTRConfig() function).

## 5.138.2 Function Documentation

## 5.138.2.1 TIM\_BDTRConfig()

Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable).

## **Parameters**

TIMx	where x can be 1 or 8 to select the TIM
TIM_BDTRInitStruct	pointer to a TIM_BDTRInitTypeDef structure that contains the BDTR Register
	configuration information for the TIM peripheral.

## Return values

None	
------	--

## 5.138.2.2 TIM\_BDTRStructInit()

Fills each TIM\_BDTRInitStruct member with its default value.

#### **Parameters**

## Return values

## 5.138.2.3 TIM\_CCPreloadControl()

Sets or Resets the TIM peripheral Capture Compare Preload Control bit.

## **Parameters**

TIMx	where x can be 1 or 8 to select the TIMx peripheral
NewState	new state of the Capture Compare Preload Control bit This parameter can be: ENABLE or DISABLE.

#### **Return values**

|--|

## 5.138.2.4 TIM\_CtrlPWMOutputs()

```
void TIM_CtrlPWMOutputs (  \label{tim_TypeDef} \ * \ TIMx,  FunctionalState NewState )
```

Enables or disables the TIM peripheral Main Outputs.

#### **Parameters**

TIMx where x can be 1 or 8 to select the TIMx peripheral.		
	NewState	new state of the TIM peripheral Main Outputs. This parameter can be: ENABLE or DISABLE.

#### **Return values**

None	
------	--

## 5.138.2.5 TIM\_SelectCOM()

Selects the TIM peripheral Commutation event.

## **Parameters**

TIMx	where x can be 1 or 8 to select the TIMx peripheral	
NewState	new state of the Commutation event. This parameter can be: ENABLE or DISABLE.	

#### Return values



# 5.139 Interrupts DMA and flags management functions

Interrupts, DMA and flags management functions.

## **Functions**

- void TIM\_ITConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT, FunctionalState NewState)

  Enables or disables the specified TIM interrupts.
- void TIM\_GenerateEvent (TIM\_TypeDef \*TIMx, uint16\_t TIM\_EventSource)

  Configures the TIMx event to be generate by software.

• FlagStatus TIM\_GetFlagStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_FLAG)

Checks whether the specified TIM flag is set or not.

void TIM\_ClearFlag (TIM\_TypeDef \*TIMx, uint16\_t TIM\_FLAG)

Clears the TIMx's pending flags.

ITStatus TIM\_GetITStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT)

Checks whether the TIM interrupt has occurred or not.

void TIM\_ClearITPendingBit (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT)

Clears the TIMx's interrupt pending bits.

- void TIM\_DMAConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMABase, uint16\_t TIM\_DMABurstLength)
   Configures the TIMx's DMA interface.
- void TIM\_DMACmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMASource, FunctionalState NewState)

  Enables or disables the TIMx's DMA Requests.
- void TIM\_SelectCCDMA (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Selects the TIMx peripheral Capture Compare DMA source.

## 5.139.1 Detailed Description

Interrupts, DMA and flags management functions.

```
Interrupts, DMA and flags management functions
```

## 5.139.2 Function Documentation

#### 5.139.2.1 TIM\_ClearFlag()

Clears the TIMx's pending flags.

#### **Parameters**

TIMx

where x can be 1 to 14 to select the TIM peripheral.

## TIM FLAG

specifies the flag bit to clear. This parameter can be any combination of the following values:

- TIM\_FLAG\_Update: TIM update Flag
- TIM\_FLAG\_CC1: TIM Capture Compare 1 Flag
- TIM\_FLAG\_CC2: TIM Capture Compare 2 Flag
- TIM\_FLAG\_CC3: TIM Capture Compare 3 Flag
- TIM\_FLAG\_CC4: TIM Capture Compare 4 Flag
- TIM FLAG COM: TIM Commutation Flag
- TIM\_FLAG\_Trigger: TIM Trigger Flag
- TIM\_FLAG\_Break: TIM Break Flag
- TIM\_FLAG\_CC1OF: TIM Capture Compare 1 over capture Flag
- TIM\_FLAG\_CC2OF: TIM Capture Compare 2 over capture Flag
- TIM FLAG CC3OF: TIM Capture Compare 3 over capture Flag
- TIM\_FLAG\_CC4OF: TIM Capture Compare 4 over capture Flag

#### Note

TIM6 and TIM7 can have only one update flag.

TIM\_FLAG\_COM and TIM\_FLAG\_Break are used only with TIM1 and TIM8.

#### **Return values**

None

#### 5.139.2.2 TIM ClearITPendingBit()

Clears the TIMx's interrupt pending bits.

## **Parameters**

TIMx

where x can be 1 to 14 to select the TIM peripheral.

#### **Parameters**

TIM↔ \_IT specifies the pending bit to clear. This parameter can be any combination of the following values:

- TIM\_IT\_Update: TIM1 update Interrupt source
- TIM\_IT\_CC1: TIM Capture Compare 1 Interrupt source
- TIM\_IT\_CC2: TIM Capture Compare 2 Interrupt source
- TIM\_IT\_CC3: TIM Capture Compare 3 Interrupt source
- TIM\_IT\_CC4: TIM Capture Compare 4 Interrupt source
- TIM\_IT\_COM: TIM Commutation Interrupt source
- TIM\_IT\_Trigger: TIM Trigger Interrupt source
- TIM\_IT\_Break: TIM Break Interrupt source

#### Note

TIM6 and TIM7 can generate only an update interrupt.

TIM\_IT\_COM and TIM\_IT\_Break are used only with TIM1 and TIM8.

#### Return values

None

# 5.139.2.3 TIM\_DMACmd()

Enables or disables the TIMx's DMA Requests.

TIMx	where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
TIM_DMASource	specifies the DMA Request sources. This parameter can be any combination of the following values:
	TIM_DMA_Update: TIM update Interrupt source
	TIM_DMA_CC1: TIM Capture Compare 1 DMA source
	TIM_DMA_CC2: TIM Capture Compare 2 DMA source
	TIM_DMA_CC3: TIM Capture Compare 3 DMA source
	TIM_DMA_CC4: TIM Capture Compare 4 DMA source
	TIM_DMA_COM: TIM Commutation DMA source
	TIM_DMA_Trigger: TIM Trigger DMA source  Generated by Doxygen  Generated by Doxygen  Generated by Doxygen
	<ul> <li>TIM_DMA_CC2: TIM Capture Compare 2 DMA source</li> <li>TIM_DMA_CC3: TIM Capture Compare 3 DMA source</li> <li>TIM_DMA_CC4: TIM Capture Compare 4 DMA source</li> <li>TIM_DMA_COM: TIM Commutation DMA source</li> </ul>

## Return values

```
None
```

## 5.139.2.4 TIM\_DMAConfig()

Configures the TIMx's DMA interface.

	TIMX	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
--	------	---	--

## **Parameters**

TIM_DMABase	DMA Base address. This parameter can be one of the following values:
	• TIM_DMABase_CR1
	• TIM_DMABase_CR2
	TIM_DMABase_SMCR
	TIM_DMABase_DIER
	• TIM1_DMABase_SR
	TIM_DMABase_EGR
	• TIM_DMABase_CCMR1
	• TIM_DMABase_CCMR2
	• TIM_DMABase_CCER
	• TIM_DMABase_CNT
	TIM_DMABase_PSC
	• TIM_DMABase_ARR
	• TIM_DMABase_RCR
	• TIM_DMABase_CCR1
	• TIM_DMABase_CCR2
	• TIM_DMABase_CCR3
	• TIM_DMABase_CCR4
	TIM_DMABase_BDTR
	• TIM_DMABase_DCR
TIM_DMABurstLength	DMA Burst length. This parameter can be one value between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.

# Return values

None

# 5.139.2.5 TIM\_GenerateEvent()

Configures the TIMx event to be generate by software.

TIMx	where x can be 1 to 14 to select the TIM peripheral.
TIM_EventSource	specifies the event source. This parameter can be one or more of the following values:
	TIM_EventSource_Update: Timer update Event source
	TIM_EventSource_CC1: Timer Capture Compare 1 Event source
	TIM_EventSource_CC2: Timer Capture Compare 2 Event source
	TIM_EventSource_CC3: Timer Capture Compare 3 Event source
	TIM_EventSource_CC4: Timer Capture Compare 4 Event source
	TIM_EventSource_COM: Timer COM event source
	TIM_EventSource_Trigger: Timer Trigger Event source
	TIM_EventSource_Break: Timer Break event source

## Note

TIM6 and TIM7 can only generate an update event.

TIM\_EventSource\_COM and TIM\_EventSource\_Break are used only with TIM1 and TIM8.

## Return values

None

## 5.139.2.6 TIM\_GetFlagStatus()

Checks whether the specified TIM flag is set or not.

## **Parameters**

TIMx where x can be 1 to 14 to select the TIM peripheral.

#### **Parameters**

## TIM FLAG

specifies the flag to check. This parameter can be one of the following values:

- TIM\_FLAG\_Update: TIM update Flag
- TIM\_FLAG\_CC1: TIM Capture Compare 1 Flag
- TIM\_FLAG\_CC2: TIM Capture Compare 2 Flag
- TIM\_FLAG\_CC3: TIM Capture Compare 3 Flag
- TIM\_FLAG\_CC4: TIM Capture Compare 4 Flag
- TIM FLAG COM: TIM Commutation Flag
- TIM\_FLAG\_Trigger: TIM Trigger Flag
- TIM\_FLAG\_Break: TIM Break Flag
- TIM\_FLAG\_CC1OF: TIM Capture Compare 1 over capture Flag
- TIM\_FLAG\_CC2OF: TIM Capture Compare 2 over capture Flag
- TIM FLAG CC3OF: TIM Capture Compare 3 over capture Flag
- TIM\_FLAG\_CC4OF: TIM Capture Compare 4 over capture Flag

#### Note

TIM6 and TIM7 can have only one update flag.

TIM\_FLAG\_COM and TIM\_FLAG\_Break are used only with TIM1 and TIM8.

#### Return values

```
The new state of TIM_FLAG (SET or RESET).
```

## 5.139.2.7 TIM GetITStatus()

Checks whether the TIM interrupt has occurred or not.

#### **Parameters**

TIMx where x can be 1 to 14 to select the TIM peripheral.

TIM↔ \_IT specifies the TIM interrupt source to check. This parameter can be one of the following values:

- TIM\_IT\_Update: TIM update Interrupt source
- TIM\_IT\_CC1: TIM Capture Compare 1 Interrupt source
- TIM\_IT\_CC2: TIM Capture Compare 2 Interrupt source
- TIM\_IT\_CC3: TIM Capture Compare 3 Interrupt source
- TIM\_IT\_CC4: TIM Capture Compare 4 Interrupt source
- TIM IT COM: TIM Commutation Interrupt source
- TIM\_IT\_Trigger: TIM Trigger Interrupt source
- TIM\_IT\_Break: TIM Break Interrupt source

#### Note

TIM6 and TIM7 can generate only an update interrupt.

TIM\_IT\_COM and TIM\_IT\_Break are used only with TIM1 and TIM8.

#### Return values

The new state of the TIM\_IT(SET or RESET).

#### 5.139.2.8 TIM ITConfig()

Enables or disables the specified TIM interrupts.

#### **Parameters**

TIMx where x can be 1 to 14 to select the TIMx peripheral.

#### **Parameters**

TIM↔ \_IT specifies the TIM interrupts sources to be enabled or disabled. This parameter can be any combination of the following values:

- TIM IT Update: TIM update Interrupt source
- TIM\_IT\_CC1: TIM Capture Compare 1 Interrupt source
- TIM\_IT\_CC2: TIM Capture Compare 2 Interrupt source
- TIM\_IT\_CC3: TIM Capture Compare 3 Interrupt source
- TIM\_IT\_CC4: TIM Capture Compare 4 Interrupt source
- TIM\_IT\_COM: TIM Commutation Interrupt source
- TIM\_IT\_Trigger: TIM Trigger Interrupt source
- TIM IT Break: TIM Break Interrupt source

#### Note

For TIM6 and TIM7 only the parameter TIM\_IT\_Update can be used

For TIM9 and TIM12 only one of the following parameters can be used: TIM\_IT\_Update, TIM\_IT\_CC1, TIM 
\_\_IT\_CC2 or TIM\_IT\_Trigger.

For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can be used: TIM\_IT\_Update or TIM\_IT\_CC1

TIM\_IT\_COM and TIM\_IT\_Break can be used only with TIM1 and TIM8

#### **Parameters**

NewState

new state of the TIM interrupts. This parameter can be: ENABLE or DISABLE.

## Return values

None

#### 5.139.2.9 TIM SelectCCDMA()

Selects the TIMx peripheral Capture Compare DMA source.

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
NewState	new state of the Capture Compare DMA source This parameter can be: ENABLE or DISABLE.	

Return values

None		
------	--	--

## 5.140 Clocks management functions

Clocks management functions.

#### **Functions**

void TIM\_InternalClockConfig (TIM\_TypeDef \*TIMx)

Configures the TIMx internal Clock.

• void TIM\_ITRxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_InputTriggerSource)

Configures the TIMx Internal Trigger as External Clock.

void TIM\_TIxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TIxExternalCLKSource, uint16\_
 t TIM\_ICPolarity, uint16\_t ICFilter)

Configures the TIMx Trigger as External Clock.

void TIM\_ETRClockMode1Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 — TRGPolarity, uint16\_t ExtTRGFilter)

Configures the External clock Mode1.

void TIM\_ETRClockMode2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 — TRGPolarity, uint16\_t ExtTRGFilter)

Configures the External clock Mode2.

## 5.140.1 Detailed Description

Clocks management functions.

```
Clocks management functions
```

#### 5.140.2 Function Documentation

### 5.140.2.1 TIM\_ETRClockMode1Config()

Configures the External clock Mode1.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ExtTRGPrescaler	The external Trigger Prescaler. This parameter can be one of the following values:
	TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
	TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
	TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
	TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
TIM_ExtTRGPolarity	The external Trigger Polarity. This parameter can be one of the following values:
	TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
	TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
ExtTRGFilter	External Trigger Filter. This parameter must be a value between 0x00 and 0x0F

#### Return values

None
------

## 5.140.2.2 TIM\_ETRClockMode2Config()

Configures the External clock Mode2.

### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.	
TIM_ExtTRGPrescaler	The external Trigger Prescaler. This parameter can be one of the following values:	
	TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.	
	<ul> <li>TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.</li> </ul>	
	<ul> <li>TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.</li> </ul>	
	TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.	
TIM_ExtTRGPolarity	The external Trigger Polarity. This parameter can be one of the following values:	
	TIM_ExtTRGPolarity_Inverted: active low or falling edge active.	
	TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.	
ExtTRGFilter	External Trigger Filter. This parameter must be a value between 0x00 and 0x0F	

Return values

None	
------	--

### 5.140.2.3 TIM\_InternalClockConfig()

```
void TIM_InternalClockConfig ( {\tt TIM\_TypeDef} \ * \ {\tt TIMx} \ )
```

Configures the TIMx internal Clock.

#### **Parameters**

TIMx where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.

#### Return values

None

#### 5.140.2.4 TIM\_ITRxExternalClockConfig()

Configures the TIMx Internal Trigger as External Clock.

#### **Parameters**

TIMx	where $x$ can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
TIM_InputTriggerSource	Trigger source. This parameter can be one of the following values:	
	TIM_TS_ITR0: Internal Trigger 0	
	TIM_TS_ITR1: Internal Trigger 1	
	TIM_TS_ITR2: Internal Trigger 2	
	TIM_TS_ITR3: Internal Trigger 3	

#### Return values

None

#### 5.140.2.5 TIM\_TIxExternalClockConfig()

Configures the TIMx Trigger as External Clock.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 to select the TIM peripheral.	
TIM_TIxExternalCLKSource	Trigger source. This parameter can be one of the following values:	
	TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector	
	TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1	
	TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2	
TIM_ICPolarity	specifies the TIx Polarity. This parameter can be one of the following values:	
	TIM_ICPolarity_Rising	
	TIM_ICPolarity_Falling	
ICFilter	specifies the filter value. This parameter must be a value between 0x0 and 0xF.	

### Return values

## 5.141 Synchronization management functions

Synchronization management functions.

### **Functions**

- $\bullet \ \ void \ TIM\_SelectInputTrigger \ (TIM\_TypeDef *TIMx, uint16\_t \ TIM\_InputTriggerSource)\\$ 
  - Selects the Input Trigger source.
- void TIM\_SelectOutputTrigger (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TRGOSource)

Selects the TIMx Trigger Output Mode.

- void TIM\_SelectSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_SlaveMode)
  - Selects the TIMx Slave Mode.
- void TIM\_SelectMasterSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_MasterSlaveMode)

Sets or Resets the TIMx Master/Slave Mode.

void TIM\_ETRConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_ExtTRGPolarity, uint16\_t ExtTRGFilter)

Configures the TIMx External Trigger (ETR).

### 5.141.1 Detailed Description

Synchronization management functions.

```
Synchronization management functions
______
           TIM Driver: how to use it in synchronization Mode
     Case of two/several Timers
      *******
     1. Configure the Master Timers using the following functions:
        - void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource);
        - void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);
     2. Configure the Slave Timers using the following functions:

    void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);

        - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode);
     Case of Timers and external trigger (ETR pin)
     1. Configure the External trigger using this function:
        - void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                           uint16_t ExtTRGFilter);
     2. Configure the Slave Timers using the following functions:

    void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);

        - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode);
```

#### 5.141.2 Function Documentation

#### 5.141.2.1 TIM\_ETRConfig()

Configures the TIMx External Trigger (ETR).

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
TIM_ExtTRGPrescaler	The external Trigger Prescaler. This parameter can be one of the following values:
	TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.  THE PROPERTY OF T
	TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
	TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
	TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
TIM_ExtTRGPolarity	The external Trigger Polarity. This parameter can be one of the following values:
	TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
	TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
Generaled by Ploxygen	External Trigger Filter. This parameter must be a value between 0x00 and 0x0F

## Return values

### 5.141.2.2 TIM\_SelectInputTrigger()

Selects the Input Trigger source.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 to select the TIM peripheral.	
TIM_InputTriggerSource	The Input Trigger source. This parameter can be one of the following values:	
	TIM_TS_ITR0: Internal Trigger 0	
	TIM_TS_ITR1: Internal Trigger 1	
	TIM_TS_ITR2: Internal Trigger 2	
	TIM_TS_ITR3: Internal Trigger 3	
	TIM_TS_TI1F_ED: TI1 Edge Detector	
	TIM_TS_TI1FP1: Filtered Timer Input 1	
	TIM_TS_TI2FP2: Filtered Timer Input 2	
	TIM_TS_ETRF: External Trigger input	

#### Return values

None

## 5.141.2.3 TIM\_SelectMasterSlaveMode()

Sets or Resets the TIMx Master/Slave Mode.

#### **Parameters**

TIMX where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM periple	eral.
---	-------

#### **Parameters**

TIM_MasterSlaveMode	specifies the Timer Master Slave Mode. This parameter can be one of the following values:
	TIM_MasterSlaveMode_Enable: synchronization between the current timer and its slaves (through TRGO)
	TIM_MasterSlaveMode_Disable: No action

#### **Return values**

#### 5.141.2.4 TIM\_SelectOutputTrigger()

Selects the TIMx Trigger Output Mode.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
TIM_TRGOSource	specifies the Trigger Output source. This parameter can be one of the following values:

- For all TIMx
  - TIM\_TRGOSource\_Reset: The UG bit in the TIM\_EGR register is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_Enable: The Counter Enable CEN is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_Update: The update event is selected as the trigger output(TRGO)
- For all TIMx except TIM6 and TIM7
  - TIM\_TRGOSource\_OC1: The trigger output sends a positive pulse when the CC1IF flag is to be set, as soon as a capture or compare match occurs(TRGO)
  - TIM\_TRGOSource\_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
  - TIM\_TRGOSource\_OC4Ref: OC4REF signal is used as the trigger output(TRGO)

## Return values

None
------

#### 5.141.2.5 TIM\_SelectSlaveMode()

Selects the TIMx Slave Mode.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
TIM_SlaveMode	specifies the Timer Slave Mode. This parameter can be one of the following values:	
	<ul> <li>TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitialize the counter and triggers an update of the registers</li> </ul>	
	<ul> <li>TIM_SlaveMode_Gated: The counter clock is enabled when the trigger signal (TRGI) is high</li> </ul>	
	<ul> <li>TIM_SlaveMode_Trigger: The counter starts at a rising edge of the trigger TRGI</li> </ul>	
	<ul> <li>TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter</li> </ul>	

#### Return values

None	
------	--

# 5.142 Specific interface management functions

Specific interface management functions.

### **Functions**

 void TIM\_EncoderInterfaceConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_EncoderMode, uint16\_t TIM\_IC1← Polarity, uint16\_t TIM\_IC2Polarity)

Configures the TIMx Encoder Interface.

• void TIM\_SelectHallSensor (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the TIMx's Hall sensor interface.

### 5.142.1 Detailed Description

Specific interface management functions.

```
Specific interface management functions
```

### 5.142.2 Function Documentation

### 5.142.2.1 TIM\_EncoderInterfaceConfig()

Configures the TIMx Encoder Interface.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
TIM_EncoderMode	specifies the TIMx Encoder Mode. This parameter can be one of the following values:
	TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
	TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
	TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending on the level of the other input.
TIM_IC1Polarity	specifies the IC1 Polarity This parameter can be one of the following values:
	TIM_ICPolarity_Falling: IC Falling edge.
	TIM_ICPolarity_Rising: IC Rising edge.
TIM_IC2Polarity	specifies the IC2 Polarity This parameter can be one of the following values:
	TIM_ICPolarity_Falling: IC Falling edge.
	TIM_ICPolarity_Rising: IC Rising edge.

#### Return values

None

## 5.142.2.2 TIM\_SelectHallSensor()

Enables or disables the TIMx's Hall sensor interface.

#### **Parameters**

TIMx	where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.	
NewState	new state of the TIMx Hall sensor interface. This parameter can be: ENABLE or DISABLE.	

#### Return values

ne	
----	--

# 5.143 Specific remapping management function

Specific remapping management function.

### **Functions**

```
    void TIM_RemapConfig (TIM_TypeDef *TIMx, uint16_t TIM_Remap)
    Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
```

## 5.143.1 Detailed Description

Specific remapping management function.

```
Specific remapping management function
```

#### 5.143.2 Function Documentation

## 5.143.2.1 TIM\_RemapConfig()

Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.

#### **Parameters**

TΙΛ	Лx	where x can be 2, 5 or 11 to select the TIM peripheral.
-----	----	---

#### **Parameters**

#### TIM Remap

specifies the TIM input remapping source. This parameter can be one of the following values:

- TIM2\_TIM8\_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
- TIM2\_ETH\_PTP: TIM2 ITR1 input is connected to ETH PTP trogger output.
- TIM2\_USBFS\_SOF: TIM2 ITR1 input is connected to USB FS SOF.
- TIM2\_USBHS\_SOF: TIM2 ITR1 input is connected to USB HS SOF.
- TIM5\_GPIO: TIM5 CH4 input is connected to dedicated Timer pin(default)
- TIM5 LSI: TIM5 CH4 input is connected to LSI clock.
- TIM5\_LSE: TIM5 CH4 input is connected to LSE clock.
- TIM5\_RTC: TIM5 CH4 input is connected to RTC Output event.
- TIM11\_GPIO: TIM11 CH4 input is connected to dedicated Timer pin(default)
- TIM11\_HSE: TIM11 CH4 input is connected to HSE\_RTC clock (HSE divided by a programmable prescaler)

#### Return values

# 5.144 STM32F4xx\_StdPeriph\_Driver

#### **Modules**

• MISC

MISC driver modules.

• DMA

DMA driver modules.

GPIO

GPIO driver modules.

• RCC

RCC driver modules.

TIM

TIM driver modules.

#### 5.144.1 Detailed Description

## 5.145 CMSIS

\*\*

#### **Modules**

- Stm32f4xx
- Stm32f4xx\_system

\*\*

#### 5.145.1 Detailed Description

\*\*

\*\*

## 5.146 Stm32f4xx

#### **Modules**

- Library\_configuration\_section
- Configuration\_section\_for\_CMSIS
- · Exported types
- Peripheral\_registers\_structures
- Peripheral\_memory\_map
- Peripheral\_declaration
- Exported\_constants
- Exported\_macro

### 5.146.1 Detailed Description

## 5.147 Library configuration section

#### **Macros**

- #define STM32F4XX
- #define HSE\_VALUE ((uint32\_t)8000000)

Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers.

• #define HSE\_STARTUP\_TIMEOUT ((uint16\_t)0x0500)

In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value.

- #define HSI\_VALUE ((uint32\_t)16000000)
- #define STM32F4XX STDPERIPH VERSION MAIN (0x01)

STM32F4XX Standard Peripherals Library version number V1.0.0.

- #define \_\_STM32F4XX\_STDPERIPH\_VERSION\_SUB1 (0x00)
- #define \_\_STM32F4XX\_STDPERIPH\_VERSION\_SUB2 (0x00)
- #define STM32F4XX STDPERIPH VERSION RC (0x00)
- #define STM32F4XX STDPERIPH VERSION

### 5.147.1 Detailed Description

### 5.147.2 Macro Definition Documentation

#### 5.147.2.1 \_\_STM32F4XX\_STDPERIPH\_VERSION

```
#define __STM32F4XX_STDPERIPH_VERSION
```

#### Value:

```
((__STM32F4XX_STDPERIPH_VERSION_MAIN « 24)\
|(__STM32F4XX_STDPERIPH_VERSION_SUB1 « 16)\
|(__STM32F4XX_STDPERIPH_VERSION_SUB2 « 8)\
|(__STM32F4XX_STDPERIPH_VERSION_RC))
```

## 5.147.2.2 \_\_STM32F4XX\_STDPERIPH\_VERSION\_MAIN

```
#define __STM32F4XX_STDPERIPH_VERSION_MAIN (0x01)
```

STM32F4XX Standard Peripherals Library version number V1.0.0.

[31:24] main version

#### 5.147.2.3 \_\_STM32F4XX\_STDPERIPH\_VERSION\_RC

```
#define __STM32F4XX_STDPERIPH_VERSION_RC (0x00)
```

[7:0] release candidate

#### 5.147.2.4 \_\_STM32F4XX\_STDPERIPH\_VERSION\_SUB1

```
#define __STM32F4XX_STDPERIPH_VERSION_SUB1 (0x00)
```

[23:16] sub1 version

#### 5.147.2.5 \_\_STM32F4XX\_STDPERIPH\_VERSION\_SUB2

```
#define __STM32F4XX_STDPERIPH_VERSION_SUB2 (0x00)
```

[15:8] sub2 version

### 5.147.2.6 HSE\_STARTUP\_TIMEOUT

```
#define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500)
```

In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value.

Time out for HSE start up

#### 5.147.2.7 HSE\_VALUE

```
#define HSE_VALUE ((uint32_t)8000000)
```

Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers.

In the following line adjust the value of External High Speed oscillator (HSE) used in your application

Tip: To avoid modifying this file each time you need to use different HSE, you can define the HSE value in your toolchain compiler preprocessor. Value of the External oscillator in Hz

#### 5.147.2.8 HSI\_VALUE

```
#define HSI_VALUE ((uint32_t)16000000)
```

Value of the Internal oscillator in Hz

## 5.148 Configuration\_section\_for\_CMSIS

#### **Macros**

```
    #define __CM4_REV 0x0001
        Configuration of the Cortex-M4 Processor and Core Peripherals.

    #define __MPU_PRESENT 1
    #define __NVIC_PRIO_BITS 4
    #define Vendor SysTickConfig 0
```

### **Typedefs**

• typedef enum IRQn IRQn\_Type

#define FPU PRESENT 1

STM32F4XX Interrupt Number Definition, according to the selected device in Library\_configuration\_section.

### **Enumerations**

```
enum IRQn {
NonMaskableInt_IRQn = -14, MemoryManagement_IRQn = -12, BusFault_IRQn = -11, UsageFault_IRQn = -10,
SVCall_IRQn = -5, DebugMonitor_IRQn = -4, PendSV_IRQn = -2, SysTick_IRQn = -1,
WWDG_IRQn = 0, PVD_IRQn = 1, TAMP_STAMP_IRQn = 2, RTC_WKUP_IRQn = 3,
FLASH_IRQn = 4, RCC_IRQn = 5, EXTI0_IRQn = 6, EXTI1_IRQn = 7,
EXTI2_IRQn = 8, EXTI3_IRQn = 9, EXTI4_IRQn = 10, DMA1_Stream0_IRQn = 11,
DMA1_Stream1_IRQn = 12, DMA1_Stream2_IRQn = 13, DMA1_Stream3_IRQn = 14, DMA1_Stream4_IRQn = 15,
DMA1_Stream5_IRQn = 16, DMA1_Stream6_IRQn = 17, ADC_IRQn = 18, CAN1_TX_IRQn = 19,
CAN1_RX0_IRQn = 20, CAN1_RX1_IRQn = 21, CAN1_SCE_IRQn = 22, EXTI9_5_IRQn = 23,
TIM1_BRK_TIM9_IRQn = 24, TIM1_UP_TIM10_IRQn = 25, TIM1_TRG_COM_TIM11_IRQn = 26,
TIM1_CC_IRQn = 27,
TIM2_IRQn = 28, TIM3_IRQn = 29, TIM4_IRQn = 30, I2C1_EV_IRQn = 31,
```

```
I2C1_ER_IRQn = 32, I2C2_EV_IRQn = 33, I2C2_ER_IRQn = 34, SPI1_IRQn = 35,
SPI2_IRQn = 36, USART1_IRQn = 37, USART2_IRQn = 38, USART3_IRQn = 39,
EXTI15_10_IRQn = 40, RTC_Alarm_IRQn = 41, OTG_FS_WKUP_IRQn = 42, TIM8_BRK_TIM12_IRQn =
TIM8_UP_TIM13_IRQn = 44, TIM8_TRG_COM_TIM14_IRQn = 45, TIM8_CC_IRQn = 46, DMA1_Stream7_IRQn
= 47,
FSMC IRQn = 48, SDIO IRQn = 49, TIM5 IRQn = 50, SPI3 IRQn = 51,
UART4 IRQn = 52, UART5 IRQn = 53, TIM6 DAC IRQn = 54, TIM7 IRQn = 55,
DMA2 Stream0 IRQn = 56, DMA2 Stream1 IRQn = 57, DMA2 Stream2 IRQn = 58, DMA2 Stream3 IRQn
= 59.
DMA2 Stream4 IRQn = 60, ETH IRQn = 61, ETH_WKUP_IRQn = 62, CAN2_TX_IRQn = 63,
CAN2_RX0_IRQn = 64, CAN2_RX1_IRQn = 65, CAN2_SCE_IRQn = 66, OTG_FS_IRQn = 67,
DMA2_Stream5_IRQn = 68, DMA2_Stream6_IRQn = 69, DMA2_Stream7_IRQn = 70, USART6_IRQn =
I2C3_EV_IRQn = 72 , I2C3_ER_IRQn = 73 , OTG_HS_EP1_OUT_IRQn = 74 , OTG_HS_EP1_IN_IRQn =
75,
OTG HS WKUP IRQn = 76, OTG HS IRQn = 77, DCMI IRQn = 78, CRYP IRQn = 79,
HASH RNG IRQn = 80, FPU IRQn = 81 }
```

STM32F4XX Interrupt Number Definition, according to the selected device in Library\_configuration\_section.

### 5.148.1 Detailed Description

#### 5.148.2 Macro Definition Documentation

#### 5.148.2.1 \_\_CM4\_REV

```
#define ___CM4_REV 0x0001
```

Configuration of the Cortex-M4 Processor and Core Peripherals.

Core revision r0p1

#### 5.148.2.2 FPU PRESENT

```
#define ___FPU_PRESENT 1
```

FPU present

## 5.148.2.3 \_\_MPU\_PRESENT

```
#define __MPU_PRESENT 1
```

STM32F4XX provides an MPU

## 5.148.2.4 \_\_NVIC\_PRIO\_BITS

```
#define ___NVIC_PRIO_BITS 4
```

STM32F4XX uses 4 Bits for the Priority Levels

### 5.148.2.5 \_\_Vendor\_SysTickConfig

```
#define ___Vendor_SysTickConfig 0
```

Set to 1 if different SysTick Config is used

## 5.148.3 Enumeration Type Documentation

#### 5.148.3.1 IRQn

enum IRQn

STM32F4XX Interrupt Number Definition, according to the selected device in Library\_configuration\_section.

## Enumerator

NonMaskableInt_IRQn	2 Non Maskable Interrupt
MemoryManagement_IRQn	4 Cortex-M4 Memory Management Interrupt
BusFault_IRQn	5 Cortex-M4 Bus Fault Interrupt
UsageFault_IRQn	6 Cortex-M4 Usage Fault Interrupt
SVCall_IRQn	11 Cortex-M4 SV Call Interrupt
DebugMonitor_IRQn	12 Cortex-M4 Debug Monitor Interrupt
PendSV_IRQn	14 Cortex-M4 Pend SV Interrupt
SysTick_IRQn	15 Cortex-M4 System Tick Interrupt
WWDG_IRQn	Window WatchDog Interrupt
PVD_IRQn	PVD through EXTI Line detection Interrupt
TAMP_STAMP_IRQn	Tamper and TimeStamp interrupts through the EXTI line
RTC_WKUP_IRQn	RTC Wakeup interrupt through the EXTI line
FLASH_IRQn	FLASH global Interrupt

## Enumerator

RCC_IRQn	RCC global Interrupt
EXTI0_IRQn	EXTI Line0 Interrupt
EXTI1_IRQn	EXTI Line1 Interrupt
EXTI2_IRQn	EXTI Line2 Interrupt
EXTI3_IRQn	EXTI Line3 Interrupt
EXTI4_IRQn	EXTI Line4 Interrupt
DMA1_Stream0_IRQn	DMA1 Stream 0 global Interrupt
DMA1_Stream1_IRQn	DMA1 Stream 1 global Interrupt
DMA1_Stream2_IRQn	DMA1 Stream 2 global Interrupt
DMA1_Stream3_IRQn	DMA1 Stream 3 global Interrupt
DMA1_Stream4_IRQn	DMA1 Stream 4 global Interrupt
DMA1_Stream5_IRQn	DMA1 Stream 5 global Interrupt
DMA1_Stream6_IRQn	DMA1 Stream 6 global Interrupt
ADC_IRQn	ADC1, ADC2 and ADC3 global Interrupts
CAN1_TX_IRQn	CAN1 TX Interrupt
CAN1_RX0_IRQn	CAN1 RX0 Interrupt
CAN1_RX1_IRQn	CAN1 RX1 Interrupt
CAN1_SCE_IRQn	CAN1 SCE Interrupt
EXTI9_5_IRQn	External Line[9:5] Interrupts
TIM1_BRK_TIM9_IRQn	TIM1 Break interrupt and TIM9 global interrupt
TIM1_UP_TIM10_IRQn	TIM1 Update Interrupt and TIM10 global interrupt
TIM1_TRG_COM_TIM11_IRQn	TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt
TIM1_CC_IRQn	TIM1 Capture Compare Interrupt
TIM2_IRQn	TIM2 global Interrupt
TIM3_IRQn	TIM3 global Interrupt
TIM4_IRQn	TIM4 global Interrupt
I2C1_EV_IRQn	I2C1 Event Interrupt
I2C1_ER_IRQn	I2C1 Error Interrupt

## Enumerator

I2C2_EV_IRQn	I2C2 Event Interrupt
I2C2_ER_IRQn	I2C2 Error Interrupt
SPI1_IRQn	SPI1 global Interrupt
SPI2_IRQn	SPI2 global Interrupt
USART1_IRQn	USART1 global Interrupt
USART2_IRQn	USART2 global Interrupt
USART3_IRQn	USART3 global Interrupt
EXTI15_10_IRQn	External Line[15:10] Interrupts
RTC_Alarm_IRQn	RTC Alarm (A and B) through EXTI Line Interrupt
OTG_FS_WKUP_IRQn	USB OTG FS Wakeup through EXTI line interrupt
TIM8_BRK_TIM12_IRQn	TIM8 Break Interrupt and TIM12 global interrupt
TIM8_UP_TIM13_IRQn	TIM8 Update Interrupt and TIM13 global interrupt
TIM8_TRG_COM_TIM14_IRQn	TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt
TIM8_CC_IRQn	TIM8 Capture Compare Interrupt
DMA1_Stream7_IRQn	DMA1 Stream7 Interrupt
FSMC_IRQn	FSMC global Interrupt
SDIO_IRQn	SDIO global Interrupt
TIM5_IRQn	TIM5 global Interrupt
SPI3_IRQn	SPI3 global Interrupt
UART4_IRQn	UART4 global Interrupt
UART5_IRQn	UART5 global Interrupt
TIM6_DAC_IRQn	TIM6 global and DAC1&2 underrun error interrupts
TIM7_IRQn	TIM7 global interrupt
DMA2_Stream0_IRQn	DMA2 Stream 0 global Interrupt
DMA2_Stream1_IRQn	DMA2 Stream 1 global Interrupt
DMA2_Stream2_IRQn	DMA2 Stream 2 global Interrupt
DMA2_Stream3_IRQn	DMA2 Stream 3 global Interrupt
DMA2_Stream4_IRQn	DMA2 Stream 4 global Interrupt

5.149 Exported\_types 377

### Enumerator

ETH_IRQn	Ethernet global Interrupt
ETH_WKUP_IRQn	Ethernet Wakeup through EXTI line Interrupt
CAN2_TX_IRQn	CAN2 TX Interrupt
CAN2_RX0_IRQn	CAN2 RX0 Interrupt
CAN2_RX1_IRQn	CAN2 RX1 Interrupt
CAN2_SCE_IRQn	CAN2 SCE Interrupt
OTG_FS_IRQn	USB OTG FS global Interrupt
DMA2_Stream5_IRQn	DMA2 Stream 5 global interrupt
DMA2_Stream6_IRQn	DMA2 Stream 6 global interrupt
DMA2_Stream7_IRQn	DMA2 Stream 7 global interrupt
USART6_IRQn	USART6 global interrupt
I2C3_EV_IRQn	I2C3 event interrupt
I2C3_ER_IRQn	I2C3 error interrupt
OTG_HS_EP1_OUT_IRQn	USB OTG HS End Point 1 Out global interrupt
OTG_HS_EP1_IN_IRQn	USB OTG HS End Point 1 In global interrupt
OTG_HS_WKUP_IRQn	USB OTG HS Wakeup through EXTI interrupt
OTG_HS_IRQn	USB OTG HS global interrupt
DCMI_IRQn	DCMI global interrupt
CRYP_IRQn	CRYP crypto global interrupt
HASH_RNG_IRQn	Hash and Rng global interrupt
FPU_IRQn	FPU global interrupt

# 5.149 Exported\_types

## **Macros**

• #define  $IS\_FUNCTIONAL\_STATE(STATE)$  (((STATE) == DISABLE) || ((STATE) == ENABLE))

## **Typedefs**

- typedef int32\_t s32
- typedef int16\_t s16
- typedef int8\_t s8
- typedef const int32 t sc32
- typedef const int16\_t sc16
- typedef const int8\_t sc8
- typedef \_\_IO int32\_t vs32
- typedef \_\_IO int16\_t vs16
- typedef \_\_IO int8\_t vs8
- typedef \_\_I int32\_t vsc32
- typedef | lint16 t vsc16
- typedef \_\_I int8\_t vsc8
- typedef uint32\_t u32
- typedef uint16\_t u16
- typedef uint8\_t u8
- typedef const uint32\_t uc32
- typedef const uint16\_t uc16
- typedef const uint8\_t uc8
- typedef IO uint32 t vu32
- typedef \_\_IO uint16\_t vu16
- typedef \_\_IO uint8\_t vu8
- typedef \_\_I uint32\_t vuc32
- typedef | luint16 t vuc16
- typedef \_\_l uint8\_t vuc8
- typedef enum FlagStatus ITStatus

#### **Enumerations**

- enum FlagStatus { RESET = 0 , SET = !RESET }
- enum FunctionalState { DISABLE = 0 , ENABLE = !DISABLE }
- enum ErrorStatus { ERROR = 0 , SUCCESS = !ERROR }

### 5.149.1 Detailed Description

## 5.149.2 Typedef Documentation

### 5.149.2.1 s32

```
typedef int32_t s32
```

< STM32F10x Standard Peripheral Library old types (maintained for legacy purpose)

## 5.149.2.2 sc16

typedef const int16\_t sc16

### Read Only

5.149 Exported\_types 379

### 5.149.2.3 sc32

```
typedef const int32_t sc32
```

Read Only

## 5.149.2.4 sc8

```
typedef const int8_t sc8
```

Read Only

### 5.149.2.5 uc16

```
typedef const uint16_t uc16
```

Read Only

#### 5.149.2.6 uc32

```
typedef const uint32_t uc32
```

Read Only

### 5.149.2.7 uc8

```
typedef const uint8_t uc8
```

Read Only

## 5.149.2.8 vsc16

```
typedef __I int16_t vsc16
```

Read Only

## 5.149.2.9 vsc32

```
typedef __I int32_t vsc32
```

Read Only

#### 5.149.2.10 vsc8

```
typedef __I int8_t vsc8
```

Read Only

#### 5.149.2.11 vuc16

```
typedef __I uint16_t vuc16

Read Only
```

#### 5.149.2.12 vuc32

```
typedef __I uint32_t vuc32
```

Read Only

#### 5.149.2.13 vuc8

```
typedef __I uint8_t vuc8
```

Read Only

## 5.150 Peripheral\_registers\_structures

#### **Data Structures**

- struct ADC\_TypeDef
   Analog to Digital Converter
- struct ADC\_Common\_TypeDef
- struct CAN\_TxMailBox\_TypeDef

Controller Area Network TxMailBox.

• struct CAN\_FIFOMailBox\_TypeDef

Controller Area Network FIFOMailBox.

• struct CAN\_FilterRegister\_TypeDef

Controller Area Network FilterRegister.

struct CAN\_TypeDef

Controller Area Network.

struct CRC\_TypeDef

CRC calculation unit.

struct DAC\_TypeDef

Digital to Analog Converter.

• struct DBGMCU\_TypeDef

Debug MCU.

struct DCMI\_TypeDef

DCMI

• struct DMA\_Stream\_TypeDef

DMA Controller.

- struct DMA\_TypeDef
- struct ETH\_TypeDef

Ethernet MAC.

struct EXTI\_TypeDef

External Interrupt/Event Controller.

struct FLASH\_TypeDef

FLASH Registers.

struct FSMC\_Bank1\_TypeDef

Flexible Static Memory Controller.

struct FSMC\_Bank1E\_TypeDef

Flexible Static Memory Controller Bank1E.

struct FSMC\_Bank2\_TypeDef

Flexible Static Memory Controller Bank2.

• struct FSMC\_Bank3\_TypeDef

Flexible Static Memory Controller Bank3.

• struct FSMC\_Bank4\_TypeDef

Flexible Static Memory Controller Bank4.

struct GPIO TypeDef

General Purpose I/O.

struct SYSCFG\_TypeDef

System configuration controller.

struct I2C\_TypeDef

Inter-integrated Circuit Interface.

struct IWDG\_TypeDef

Independent WATCHDOG.

struct PWR\_TypeDef

Power Control.

struct RCC\_TypeDef

Reset and Clock Control.

struct RTC\_TypeDef

Real-Time Clock.

struct SDIO\_TypeDef

SD host Interface.

struct SPI\_TypeDef

Serial Peripheral Interface.

struct TIM\_TypeDef

TIM.

struct USART\_TypeDef

Universal Synchronous Asynchronous Receiver Transmitter.

struct WWDG\_TypeDef

Window WATCHDOG.

struct CRYP\_TypeDef

Crypto Processor.

struct HASH\_TypeDef

HASH.

struct RNG\_TypeDef

HASH.

## 5.150.1 Detailed Description

## 5.151 Peripheral memory map

#### **Macros**

- #define FLASH BASE ((uint32 t)0x08000000)
- #define CCMDATARAM BASE ((uint32 t)0x10000000)
- #define SRAM1\_BASE ((uint32\_t)0x20000000)
- #define SRAM2\_BASE ((uint32\_t)0x2001C000)
- #define PERIPH BASE ((uint32 t)0x40000000)
- #define BKPSRAM BASE ((uint32 t)0x40024000)
- #define FSMC R BASE ((uint32 t)0xA0000000)
- #define CCMDATARAM BB BASE ((uint32 t)0x12000000)
- #define SRAM1\_BB\_BASE ((uint32\_t)0x22000000)
- #define SRAM2 BB BASE ((uint32 t)0x2201C000)
- #define PERIPH BB BASE ((uint32 t)0x42000000)
- #define BKPSRAM BB BASE ((uint32 t)0x42024000)
- #define SRAM BASE SRAM1 BASE
- #define SRAM BB BASE SRAM1 BB BASE
- #define APB1PERIPH BASE PERIPH BASE
- #define APB2PERIPH\_BASE (PERIPH\_BASE + 0x00010000)
- #define AHB1PERIPH BASE (PERIPH BASE + 0x00020000)
- #define AHB2PERIPH BASE (PERIPH BASE + 0x10000000)
- #define TIM2 BASE (APB1PERIPH BASE + 0x0000)
- #define TIM3\_BASE (APB1PERIPH\_BASE + 0x0400)
- #define TIM4\_BASE (APB1PERIPH\_BASE + 0x0800)
- #define TIM5\_BASE (APB1PERIPH\_BASE + 0x0C00)
- #define TIM6\_BASE (APB1PERIPH\_BASE + 0x1000)
- #define TIM7\_BASE (APB1PERIPH\_BASE + 0x1400)
   #define TIM12 BASE (APB1PERIPH\_BASE + 0x1800)
- #define TIM13\_BASE (APB1PERIPH\_BASE + 0x1C00)
- #define TIM14\_BASE (APB1PERIPH\_BASE + 0x2000)
- #define RTC BASE (APB1PERIPH BASE + 0x2800)
- #define WWDG\_BASE (APB1PERIPH\_BASE + 0x2C00)
- #define IWDG\_BASE (APB1PERIPH\_BASE + 0x3000)
- #define I2S2ext BASE (APB1PERIPH BASE + 0x3400)
- #define SPI2\_BASE (APB1PERIPH\_BASE + 0x3800)
- #define SPI3\_BASE (APB1PERIPH\_BASE + 0x3C00)
- #define I2S3ext\_BASE (APB1PERIPH\_BASE + 0x4000)
- #define USART2\_BASE (APB1PERIPH\_BASE + 0x4400)
- #define **USART3\_BASE** (APB1PERIPH\_BASE + 0x4800)
- #define UART4 BASE (APB1PERIPH BASE + 0x4C00)
- #define UART5\_BASE (APB1PERIPH\_BASE + 0x5000)
- #define I2C1 BASE (APB1PERIPH BASE + 0x5400)
- #define I2C2\_BASE (APB1PERIPH\_BASE + 0x5800)
- #define I2C3\_BASE (APB1PERIPH\_BASE + 0x5C00)
- #define CAN1\_BASE (APB1PERIPH\_BASE + 0x6400)
- #define CAN2\_BASE (APB1PERIPH\_BASE + 0x6800)
- #define PWR BASE (APB1PERIPH BASE + 0x7000)
- #define DAC BASE (APB1PERIPH BASE + 0x7400)
- #define TIM1\_BASE (APB2PERIPH\_BASE + 0x0000)
- #define TIM8\_BASE (APB2PERIPH\_BASE + 0x0400)

- #define USART1\_BASE (APB2PERIPH\_BASE + 0x1000)
- #define USART6\_BASE (APB2PERIPH\_BASE + 0x1400)
- #define ADC1\_BASE (APB2PERIPH\_BASE + 0x2000)
- #define ADC2\_BASE (APB2PERIPH\_BASE + 0x2100)
- #define ADC3 BASE (APB2PERIPH BASE + 0x2200)
- #define ADC BASE (APB2PERIPH BASE + 0x2300)
- #define SDIO\_BASE (APB2PERIPH\_BASE + 0x2C00)
- #define SPI1 BASE (APB2PERIPH BASE + 0x3000)
- #define SYSCFG BASE (APB2PERIPH BASE + 0x3800)
- #define EXTI\_BASE (APB2PERIPH\_BASE + 0x3C00)
- #define TIM9 BASE (APB2PERIPH BASE + 0x4000)
- #define TIM10\_BASE (APB2PERIPH\_BASE + 0x4400)
- #define TIM11\_BASE (APB2PERIPH\_BASE + 0x4800)
- #define GPIOA\_BASE (AHB1PERIPH\_BASE + 0x0000)
- #define GPIOB\_BASE (AHB1PERIPH\_BASE + 0x0400)
- #define GPIOC BASE (AHB1PERIPH BASE + 0x0800)
- #define GPIOD BASE (AHB1PERIPH BASE + 0x0C00)
- #define GPIOE BASE (AHB1PERIPH BASE + 0x1000)
- #define GPIOF\_BASE (AHB1PERIPH\_BASE + 0x1400)
- #define GPIOG\_BASE (AHB1PERIPH\_BASE + 0x1800)
- #define GPIOH BASE (AHB1PERIPH BASE + 0x1C00)
- #define GPIOI\_BASE (AHB1PERIPH\_BASE + 0x2000)
- #define CRC\_BASE (AHB1PERIPH\_BASE + 0x3000)
- #define RCC\_BASE (AHB1PERIPH\_BASE + 0x3800)
- #define FLASH R BASE (AHB1PERIPH BASE + 0x3C00)
- #define DMA1\_BASE (AHB1PERIPH\_BASE + 0x6000)
- #define DMA1 Stream0 BASE (DMA1 BASE + 0x010)
- #define DMA1\_Stream1\_BASE (DMA1\_BASE + 0x028)
- #define DMA1\_Stream2\_BASE (DMA1\_BASE + 0x040)
- #define DMA1\_Stream3\_BASE (DMA1\_BASE + 0x058)
- #define DMA1\_Stream4\_BASE (DMA1\_BASE + 0x070)
- #define DMA1\_Stream5\_BASE (DMA1\_BASE + 0x088)
- #define **DMA1\_Stream6\_BASE** (DMA1\_BASE + 0x0A0)
- #define DMA1\_Stream7\_BASE (DMA1\_BASE + 0x0B8)
- #define DMA2\_BASE (AHB1PERIPH\_BASE + 0x6400)
- #define DMA2\_Stream0\_BASE (DMA2\_BASE + 0x010)
- #define DMA2\_Stream1\_BASE (DMA2\_BASE + 0x028)
- #define DMA2\_Stream2\_BASE (DMA2\_BASE + 0x040)
- #define DMA2\_Stream3\_BASE (DMA2\_BASE + 0x058)
- #define DMA2\_Stream4\_BASE (DMA2\_BASE + 0x070)
   #define DMA2\_Stream5\_BASE (DMA2\_BASE + 0x088)
- #define DMA2\_Stream6\_BASE (DMA2\_BASE + 0x0A0)
- #define **DMA2 Stream7 BASE** (DMA2 BASE + 0x0B8)
- #define **ETH BASE** (AHB1PERIPH BASE + 0x8000)
- #define ETH MAC BASE (ETH BASE)
- #define ETH MMC BASE (ETH BASE + 0x0100)
- #define ETH\_PTP\_BASE (ETH\_BASE + 0x0700)
- #define ETH\_DMA\_BASE (ETH\_BASE + 0x1000)
- #define DCMI\_BASE (AHB2PERIPH\_BASE + 0x50000)
- #define CRYP\_BASE (AHB2PERIPH\_BASE + 0x60000)
- #define HASH\_BASE (AHB2PERIPH\_BASE + 0x60400)
- #define RNG BASE (AHB2PERIPH BASE + 0x60800)
- #define FSMC\_Bank1\_R\_BASE (FSMC\_R\_BASE + 0x0000)
- #define **FSMC\_Bank1E\_R\_BASE** (FSMC\_R\_BASE + 0x0104)
- #define FSMC\_Bank2\_R\_BASE (FSMC\_R\_BASE + 0x0060)
- #define FSMC Bank3 R BASE (FSMC R BASE + 0x0080)
- #define FSMC\_Bank4\_R\_BASE (FSMC\_R\_BASE + 0x00A0)
- #define DBGMCU\_BASE ((uint32\_t )0xE0042000)

## 5.151.1 Detailed Description

#### 5.151.2 Macro Definition Documentation

### 5.151.2.1 AHB2PERIPH\_BASE

```
#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000)
```

APB1 peripherals

## 5.151.2.2 BKPSRAM\_BASE

```
#define BKPSRAM_BASE ((uint32_t)0x40024000)
```

Backup SRAM(4 KB) base address in the alias region

#### 5.151.2.3 BKPSRAM\_BB\_BASE

```
#define BKPSRAM_BB_BASE ((uint32_t)0x42024000)
```

Backup SRAM(4 KB) base address in the bit-band region

## 5.151.2.4 CCMDATARAM\_BASE

```
#define CCMDATARAM_BASE ((uint32_t)0x10000000)
```

CCM(core coupled memory) data RAM(64 KB) base address in the alias region

### 5.151.2.5 CCMDATARAM\_BB\_BASE

```
#define CCMDATARAM_BB_BASE ((uint32_t)0x12000000)
```

CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region

## 5.151.2.6 DAC\_BASE

```
#define DAC_BASE (APB1PERIPH_BASE + 0x7400)
```

APB2 peripherals

#### 5.151.2.7 ETH\_DMA\_BASE

```
#define ETH_DMA_BASE (ETH_BASE + 0x1000)
```

AHB2 peripherals

#### 5.151.2.8 FLASH BASE

```
#define FLASH_BASE ((uint32_t)0x08000000)
```

FLASH(up to 1 MB) base address in the alias region

### 5.151.2.9 FSMC\_R\_BASE

```
#define FSMC_R_BASE ((uint32_t)0xA0000000)
```

FSMC registers base address

#### 5.151.2.10 PERIPH\_BASE

```
#define PERIPH_BASE ((uint32_t)0x40000000)
```

Peripheral base address in the alias region

#### 5.151.2.11 PERIPH\_BB\_BASE

```
#define PERIPH_BB_BASE ((uint32_t)0x42000000)
```

Peripheral base address in the bit-band region

### 5.151.2.12 RNG\_BASE

```
#define RNG_BASE (AHB2PERIPH_BASE + 0x60800)
```

FSMC Bankx registers base address

### 5.151.2.13 SRAM1\_BASE

```
#define SRAM1_BASE ((uint32_t))0x20000000)
```

SRAM1(112 KB) base address in the alias region

#### 5.151.2.14 SRAM1\_BB\_BASE

```
#define SRAM1_BB_BASE ((uint32_t)0x22000000)
```

SRAM1(112 KB) base address in the bit-band region

#### 5.151.2.15 SRAM2\_BASE

```
#define SRAM2_BASE ((uint32_t)0x2001C000)
```

SRAM2(16 KB) base address in the alias region

#### 5.151.2.16 SRAM2\_BB\_BASE

```
#define SRAM2_BB_BASE ((uint32_t))0x2201C000)
```

SRAM2(16 KB) base address in the bit-band region

#### 5.151.2.17 SRAM\_BB\_BASE

```
#define SRAM_BB_BASE SRAM1_BB_BASE
```

Peripheral memory map

#### 5.151.2.18 TIM11\_BASE

```
#define TIM11_BASE (APB2PERIPH_BASE + 0x4800)
```

AHB1 peripherals

## 5.152 Peripheral\_declaration

#### **Macros**

- #define TIM2 ((TIM\_TypeDef \*) TIM2\_BASE)
- #define TIM3 ((TIM TypeDef \*) TIM3 BASE)
- #define TIM4 ((TIM\_TypeDef \*) TIM4\_BASE)
- #define **TIM5** ((TIM\_TypeDef \*) TIM5\_BASE)
- #define TIM6 ((TIM\_TypeDef \*) TIM6\_BASE)
- #define TIM7 ((TIM\_TypeDef \*) TIM7\_BASE)
- #define TIM12 ((TIM\_TypeDef \*) TIM12\_BASE)
- #define **TIM13** ((TIM\_TypeDef \*) TIM13\_BASE)
- #define TIM14 ((TIM\_TypeDef \*) TIM14\_BASE)
- #define RTC ((RTC\_TypeDef \*) RTC\_BASE)

- 5.152 Peripheral declaration #define WWDG ((WWDG\_TypeDef \*) WWDG\_BASE) #define IWDG ((IWDG\_TypeDef \*) IWDG\_BASE) #define I2S2ext ((SPI\_TypeDef \*) I2S2ext\_BASE) #define SPI2 ((SPI TypeDef \*) SPI2 BASE) #define SPI3 ((SPI TypeDef \*) SPI3 BASE) #define I2S3ext ((SPI\_TypeDef \*) I2S3ext\_BASE) #define USART2 ((USART TypeDef \*) USART2 BASE) #define USART3 ((USART\_TypeDef \*) USART3\_BASE) #define **UART4** ((USART\_TypeDef \*) UART4\_BASE) #define UART5 ((USART TypeDef \*) UART5 BASE) #define I2C1 ((I2C TypeDef \*) I2C1 BASE) #define I2C2 ((I2C TypeDef \*) I2C2 BASE) #define I2C3 ((I2C\_TypeDef \*) I2C3\_BASE) #define CAN1 ((CAN TypeDef \*) CAN1 BASE) #define CAN2 ((CAN\_TypeDef \*) CAN2\_BASE) #define **PWR** ((PWR TypeDef \*) PWR BASE) #define DAC ((DAC TypeDef \*) DAC BASE) #define TIM1 ((TIM TypeDef \*) TIM1 BASE) #define TIM8 ((TIM TypeDef \*) TIM8 BASE) #define USART1 ((USART\_TypeDef \*) USART1\_BASE) #define USART6 ((USART\_TypeDef \*) USART6\_BASE) • #define **ADC** ((ADC\_Common\_TypeDef \*) ADC\_BASE)
  - #define ADC1 ((ADC TypeDef \*) ADC1 BASE) #define ADC2 ((ADC\_TypeDef \*) ADC2\_BASE) #define ADC3 ((ADC TypeDef \*) ADC3 BASE) #define SDIO ((SDIO\_TypeDef \*) SDIO\_BASE) #define SPI1 ((SPI\_TypeDef \*) SPI1\_BASE) #define SYSCFG ((SYSCFG TypeDef \*) SYSCFG BASE)
  - #define EXTI ((EXTI\_TypeDef \*) EXTI\_BASE) #define TIM9 ((TIM\_TypeDef \*) TIM9\_BASE) #define **TIM10** ((TIM TypeDef \*) TIM10 BASE) #define TIM11 ((TIM TypeDef \*) TIM11 BASE)
  - #define GPIOA ((GPIO\_TypeDef \*) GPIOA\_BASE) #define **GPIOB** ((GPIO\_TypeDef \*) GPIOB BASE)
  - #define GPIOC ((GPIO TypeDef \*) GPIOC BASE) #define GPIOD ((GPIO TypeDef \*) GPIOD BASE)
  - #define GPIOE ((GPIO TypeDef \*) GPIOE BASE) #define **GPIOF** ((GPIO TypeDef \*) GPIOF BASE)
  - #define GPIOG ((GPIO\_TypeDef \*) GPIOG\_BASE)
  - #define GPIOH ((GPIO TypeDef \*) GPIOH BASE) #define **GPIOI** ((GPIO TypeDef \*) GPIOI BASE)
  - #define CRC ((CRC\_TypeDef \*) CRC\_BASE)
  - #define RCC ((RCC TypeDef \*) RCC BASE)
  - #define FLASH ((FLASH\_TypeDef \*) FLASH\_R\_BASE)
  - #define **DMA1** ((DMA\_TypeDef \*) DMA1\_BASE)
  - #define DMA1 Stream0 ((DMA Stream TypeDef \*) DMA1 Stream0 BASE)
  - #define DMA1 Stream1 ((DMA Stream TypeDef \*) DMA1 Stream1 BASE)
  - #define DMA1\_Stream2 ((DMA\_Stream\_TypeDef \*) DMA1\_Stream2\_BASE)
  - #define DMA1\_Stream3 ((DMA\_Stream\_TypeDef \*) DMA1\_Stream3\_BASE)
  - #define DMA1\_Stream4 ((DMA\_Stream\_TypeDef \*) DMA1\_Stream4\_BASE)
  - #define DMA1\_Stream5 ((DMA Stream TypeDef \*) DMA1 Stream5 BASE) #define DMA1 Stream6 ((DMA Stream TypeDef \*) DMA1 Stream6 BASE)
  - #define DMA1\_Stream7 ((DMA Stream TypeDef \*) DMA1 Stream7 BASE)

  - #define DMA2 ((DMA TypeDef \*) DMA2 BASE)
  - #define **DMA2\_Stream0** ((DMA\_Stream\_TypeDef \*) DMA2\_Stream0\_BASE)

- #define DMA2\_Stream1 ((DMA\_Stream\_TypeDef \*) DMA2\_Stream1\_BASE)
- #define DMA2\_Stream2 ((DMA\_Stream\_TypeDef \*) DMA2\_Stream2\_BASE)
- #define DMA2\_Stream3 ((DMA\_Stream\_TypeDef \*) DMA2\_Stream3\_BASE)
- #define DMA2 Stream4 ((DMA Stream TypeDef \*) DMA2 Stream4 BASE)
- #define DMA2 Stream5 ((DMA Stream TypeDef \*) DMA2 Stream5 BASE)
- #define DMA2\_Stream6 ((DMA\_Stream\_TypeDef \*) DMA2\_Stream6\_BASE)
- #define DMA2\_Stream7 ((DMA\_Stream\_TypeDef \*) DMA2\_Stream7\_BASE)
- #define ETH ((ETH\_TypeDef \*) ETH\_BASE)
- #define DCMI ((DCMI\_TypeDef \*) DCMI\_BASE)
- #define CRYP ((CRYP TypeDef \*) CRYP BASE)
- #define HASH ((HASH TypeDef \*) HASH BASE)
- #define RNG ((RNG TypeDef \*) RNG BASE)
- #define FSMC\_Bank1 ((FSMC\_Bank1\_TypeDef \*) FSMC\_Bank1\_R\_BASE)
- #define FSMC\_Bank1E ((FSMC\_Bank1E\_TypeDef \*) FSMC\_Bank1E\_R\_BASE)
- #define FSMC\_Bank2 ((FSMC\_Bank2\_TypeDef \*) FSMC\_Bank2\_R\_BASE)
- #define FSMC\_Bank3 ((FSMC\_Bank3\_TypeDef \*) FSMC\_Bank3\_R\_BASE)
- #define FSMC Bank4 ((FSMC Bank4 TypeDef \*) FSMC Bank4 R BASE)
- #define DBGMCU ((DBGMCU TypeDef \*) DBGMCU BASE)

### 5.152.1 Detailed Description

## 5.153 Exported constants

#### **Modules**

· Peripheral Registers Bits Definition

#### 5.153.1 Detailed Description

## 5.154 Peripheral Registers Bits Definition

#### **Macros**

- #define ADC\_SR\_AWD ((uint8\_t)0x01)
- #define ADC\_SR\_EOC ((uint8\_t)0x02)
- #define ADC\_SR\_JEOC ((uint8\_t)0x04)
- #define ADC\_SR\_JSTRT ((uint8\_t)0x08)
- #define ADC\_SR\_STRT ((uint8\_t)0x10)
- #define ADC\_SR\_OVR ((uint8\_t)0x20)
- #define ADC\_CR1\_AWDCH ((uint32\_t)0x0000001F)
- #define ADC CR1 AWDCH 0 ((uint32 t)0x00000001)
- #define ADC CR1 AWDCH 1 ((uint32 t)0x00000002)
- #define ADC CR1 AWDCH 2 ((uint32 t)0x00000004)
- #define ADC\_CR1\_AWDCH\_3 ((uint32\_t)0x00000008)
- #define ADC\_CR1\_AWDCH\_4 ((uint32\_t)0x00000010)
- #define ADC\_CR1\_EOCIE ((uint32\_t)0x00000020)
- #define ADC\_CR1\_AWDIE ((uint32\_t)0x00000040)
- #define ADC CR1 JEOCIE ((uint32 t)0x00000080)
- #define ADC\_CR1\_SCAN ((uint32\_t)0x00000100)

 #define ADC CR1 AWDSGL ((uint32 t)0x00000200) #define ADC CR1 JAUTO ((uint32 t)0x00000400) #define ADC\_CR1\_DISCEN ((uint32\_t)0x00000800) #define ADC CR1 JDISCEN ((uint32 t)0x00001000) #define ADC CR1 DISCNUM ((uint32 t)0x0000E000) #define ADC\_CR1\_DISCNUM\_0 ((uint32\_t)0x00002000) #define ADC CR1 DISCNUM 1 ((uint32 t)0x00004000) #define ADC\_CR1\_DISCNUM\_2 ((uint32\_t)0x00008000) #define ADC\_CR1\_JAWDEN ((uint32\_t)0x00400000) #define ADC CR1 AWDEN ((uint32 t)0x00800000) #define ADC CR1 RES ((uint32 t)0x03000000) #define ADC CR1 RES 0 ((uint32 t)0x01000000) #define ADC\_CR1\_RES\_1 ((uint32\_t)0x02000000) #define ADC CR1 OVRIE ((uint32 t)0x04000000) #define ADC\_CR2\_ADON ((uint32\_t)0x00000001) #define ADC CR2 CONT ((uint32 t)0x00000002) #define ADC CR2 DMA ((uint32 t)0x00000100) #define ADC CR2 DDS ((uint32 t)0x00000200) #define ADC CR2 EOCS ((uint32 t)0x00000400) #define ADC CR2 ALIGN ((uint32 t)0x00000800) #define ADC\_CR2\_JEXTSEL ((uint32\_t)0x000F0000) #define ADC CR2 JEXTSEL 0 ((uint32 t)0x00010000) #define ADC CR2 JEXTSEL 1 ((uint32 t)0x00020000) #define ADC\_CR2\_JEXTSEL\_2 ((uint32\_t)0x00040000) #define ADC CR2 JEXTSEL 3 ((uint32 t)0x00080000) #define ADC\_CR2\_JEXTEN ((uint32\_t)0x00300000) #define ADC CR2 JEXTEN 0 ((uint32 t)0x00100000) #define ADC CR2 JEXTEN 1 ((uint32 t)0x00200000) #define ADC CR2 JSWSTART ((uint32 t)0x00400000) #define ADC\_CR2\_EXTSEL ((uint32\_t)0x0F000000) #define ADC\_CR2\_EXTSEL\_0 ((uint32\_t)0x01000000) #define ADC CR2 EXTSEL 1 ((uint32 t)0x02000000) #define ADC\_CR2\_EXTSEL\_2 ((uint32\_t)0x04000000) #define ADC CR2 EXTSEL 3 ((uint32 t)0x08000000) #define ADC CR2 EXTEN ((uint32 t)0x30000000) #define ADC CR2 EXTEN 0 ((uint32 t)0x10000000) #define ADC\_CR2\_EXTEN\_1 ((uint32\_t)0x20000000) #define ADC CR2 SWSTART ((uint32 t)0x40000000) #define ADC\_SMPR1\_SMP10 ((uint32\_t)0x00000007) #define ADC SMPR1 SMP10 0 ((uint32 t)0x00000001) #define ADC SMPR1 SMP10 1 ((uint32 t)0x00000002) #define ADC\_SMPR1\_SMP10\_2 ((uint32\_t)0x00000004) #define ADC SMPR1 SMP11 ((uint32 t)0x00000038) #define ADC\_SMPR1\_SMP11\_0 ((uint32\_t)0x00000008) #define ADC\_SMPR1\_SMP11\_1 ((uint32\_t)0x00000010) #define ADC SMPR1 SMP11 2 ((uint32 t)0x00000020) #define ADC SMPR1 SMP12 ((uint32 t)0x000001C0) #define ADC SMPR1 SMP12 0 ((uint32 t)0x00000040) #define ADC\_SMPR1\_SMP12\_1 ((uint32\_t)0x00000080)

#define ADC\_SMPR1\_SMP12\_2 ((uint32\_t)0x00000100) #define ADC SMPR1 SMP13 ((uint32 t)0x00000E00) #define ADC SMPR1 SMP13 0 ((uint32 t)0x00000200) #define ADC SMPR1 SMP13 1 ((uint32 t)0x00000400) #define ADC SMPR1 SMP13 2 ((uint32 t)0x00000800) #define ADC\_SMPR1\_SMP14 ((uint32\_t)0x00007000)

- #define ADC\_SMPR1\_SMP14\_0 ((uint32\_t)0x00001000)
- #define ADC\_SMPR1\_SMP14\_1 ((uint32\_t)0x00002000)
- #define ADC\_SMPR1\_SMP14\_2 ((uint32\_t)0x00004000)
- #define ADC\_SMPR1\_SMP15 ((uint32\_t)0x00038000)
- #define ADC SMPR1 SMP15 0 ((uint32 t)0x00008000)
- #define ADC\_SMPR1\_SMP15\_1 ((uint32\_t)0x00010000)
- #define ADC SMPR1 SMP15 2 ((uint32 t)0x00020000)
- #define ADC\_SMPR1\_SMP16 ((uint32\_t)0x001C0000)
- #define ADC\_SMPR1\_SMP16\_0 ((uint32\_t)0x00040000)
- #define ADC SMPR1 SMP16 1 ((uint32 t)0x00080000)
- #define ADC SMPR1 SMP16 2 ((uint32 t)0x00100000)
- #define ADC SMPR1 SMP17 ((uint32 t)0x00E00000)
- #define ADC\_SMPR1\_SMP17\_0 ((uint32\_t)0x00200000)
- #define ADC SMPR1 SMP17 1 ((uint32 t)0x00400000)
- #define ADC\_SMPR1\_SMP17\_2 ((uint32\_t)0x00800000)
- #define ADC SMPR1 SMP18 ((uint32 t)0x07000000)
- #define ADC\_SMPR1\_SMP18\_0 ((uint32\_t)0x01000000)
- #define ADC\_SMPR1\_SMP18\_1 ((uint32\_t)0x02000000)
- #define ADC SMPR1 SMP18 2 ((uint32 t)0x04000000)
- #define ADC SMPR2 SMP0 ((uint32 t)0x00000007)
- #define ADC\_SMPR2\_SMP0\_0 ((uint32\_t)0x00000001)
- #define ADC SMPR2 SMP0 1 ((uint32 t)0x00000002)
- #define ADC SMPR2 SMP0 2 ((uint32 t)0x00000004)
- #define ADC\_SMPR2\_SMP1 ((uint32\_t)0x00000038)
- #define ADC SMPR2 SMP1 0 ((uint32 t)0x00000008)
- #define ADC\_SMPR2\_SMP1\_1 ((uint32\_t)0x00000010)
- #define ADC SMPR2 SMP1 2 ((uint32 t)0x00000020)
- #define ADC SMPR2 SMP2 ((uint32 t)0x000001C0)
- #define ADC SMPR2 SMP2 0 ((uint32 t)0x00000040)
- #define ADC\_SMPR2\_SMP2\_1 ((uint32\_t)0x00000080)
- #define ADC\_SMPR2\_SMP2\_2 ((uint32 t)0x00000100)
- #define ADC SMPR2 SMP3 ((uint32 t)0x00000E00)
- #define ADC\_SMPR2\_SMP3\_0 ((uint32\_t)0x00000200)
- #define ADC\_SMPR2\_SMP3\_1 ((uint32\_t)0x00000400)
- #define ADC\_SMPR2\_SMP3\_2 ((uint32\_t)0x00000800)
- #define ADC\_SMPR2\_SMP4 ((uint32\_t)0x00007000)
- #define ADC\_SMPR2\_SMP4\_0 ((uint32\_t)0x00001000)
- #define ADC\_SMPR2\_SMP4\_1 ((uint32\_t)0x00002000)
- #define ADC SMPR2 SMP4 2 ((uint32 t)0x00004000)
- #define ADC SMPR2 SMP5 ((uint32 t)0x00038000)
- #define ADC SMPR2 SMP5 0 ((uint32 t)0x00008000)
- #define ADC\_SMPR2\_SMP5\_1 ((uint32\_t)0x00010000)
- #define ADC\_SMPR2\_SMP5\_2 ((uint32\_t)0x00020000)
- #define ADC\_SMPR2\_SMP6 ((uint32\_t)0x001C0000)
- #define ADC SMPR2 SMP6 0 ((uint32 t)0x00040000)
- #define ADC SMPR2 SMP6 1 ((uint32 t)0x00080000)
- #define ADC SMPR2 SMP6 2 ((uint32 t)0x00100000)
- #define ADC\_SMPR2\_SMP7 ((uint32\_t)0x00E00000)
- #define ADC\_SMPR2\_SMP7\_0 ((uint32\_t)0x00200000)
- #define ADC\_SMPR2\_SMP7\_1 ((uint32\_t)0x00400000)
- #define ADC SMPR2 SMP7 2 ((uint32 t)0x00800000)
- #define ADC SMPR2 SMP8 ((uint32 t)0x07000000)
- #define ADC SMPR2 SMP8 0 ((uint32 t)0x01000000)
- #define ADC SMPR2 SMP8 1 ((uint32 t)0x02000000)
- #define ADC SMPR2 SMP8 2 ((uint32 t)0x04000000)

• #define ADC\_SMPR2\_SMP9 ((uint32\_t)0x38000000) #define ADC\_SMPR2\_SMP9\_0 ((uint32\_t)0x08000000) #define ADC\_SMPR2\_SMP9\_1 ((uint32\_t)0x10000000) #define ADC SMPR2 SMP9 2 ((uint32 t)0x20000000) #define ADC JOFR1 JOFFSET1 ((uint16 t)0x0FFF) #define ADC\_JOFR2\_JOFFSET2 ((uint16\_t)0x0FFF) #define ADC JOFR3 JOFFSET3 ((uint16 t)0x0FFF) #define ADC\_JOFR4\_JOFFSET4 ((uint16\_t)0x0FFF) #define ADC\_HTR\_HT ((uint16\_t)0x0FFF) #define ADC LTR LT ((uint16 t)0x0FFF) #define ADC SQR1 SQ13 ((uint32 t)0x0000001F) #define ADC SQR1 SQ13 0 ((uint32 t)0x00000001) #define ADC SQR1 SQ13 1 ((uint32 t)0x00000002) #define ADC SQR1 SQ13 2 ((uint32 t)0x00000004) #define ADC\_SQR1\_SQ13\_3 ((uint32\_t)0x00000008) #define ADC SQR1 SQ13 4 ((uint32 t)0x00000010) #define ADC SQR1 SQ14 ((uint32 t)0x000003E0) #define ADC SQR1 SQ14 0 ((uint32 t)0x00000020) #define ADC SQR1 SQ14 1 ((uint32 t)0x00000040) #define ADC SQR1 SQ14 2 ((uint32 t)0x00000080) #define ADC\_SQR1\_SQ14\_3 ((uint32\_t)0x00000100) #define ADC SQR1 SQ14 4 ((uint32 t)0x00000200) #define ADC SQR1 SQ15 ((uint32 t)0x00007C00) #define ADC\_SQR1\_SQ15\_0 ((uint32\_t)0x00000400) #define ADC SQR1 SQ15 1 ((uint32 t)0x00000800) #define ADC\_SQR1\_SQ15\_2 ((uint32\_t)0x00001000) #define ADC SQR1 SQ15 3 ((uint32 t)0x00002000) #define ADC SQR1 SQ15 4 ((uint32 t)0x00004000) #define ADC SQR1 SQ16 ((uint32 t)0x000F8000) #define ADC\_SQR1\_SQ16\_0 ((uint32\_t)0x00008000) #define ADC SQR1 SQ16 1 ((uint32 t)0x00010000) #define ADC SQR1 SQ16 2 ((uint32 t)0x00020000) #define ADC\_SQR1\_SQ16\_3 ((uint32\_t)0x00040000) #define ADC SQR1 SQ16 4 ((uint32 t)0x00080000) #define ADC SQR1 L ((uint32 t)0x00F00000) #define ADC SQR1 L 0 ((uint32 t)0x00100000) #define ADC SQR1 L 1 ((uint32 t)0x00200000) #define ADC\_SQR1\_L\_2 ((uint32\_t)0x00400000) #define ADC\_SQR1\_L\_3 ((uint32\_t)0x00800000) #define ADC SQR2 SQ7 ((uint32 t)0x0000001F) #define ADC SQR2 SQ7 0 ((uint32 t)0x00000001) #define ADC\_SQR2\_SQ7\_1 ((uint32\_t)0x00000002) #define ADC SQR2 SQ7 2 ((uint32 t)0x00000004) #define ADC\_SQR2\_SQ7\_3 ((uint32\_t)0x00000008) #define ADC\_SQR2\_SQ7\_4 ((uint32\_t)0x00000010) #define ADC SQR2 SQ8 ((uint32 t)0x000003E0) #define ADC SQR2 SQ8 0 ((uint32 t)0x00000020) #define ADC\_SQR2\_SQ8\_1 ((uint32\_t)0x00000040) #define ADC\_SQR2\_SQ8\_2 ((uint32\_t)0x00000080) #define ADC\_SQR2\_SQ8\_3 ((uint32\_t)0x00000100) #define ADC SQR2 SQ8 4 ((uint32 t)0x00000200) • #define ADC SQR2\_SQ9 ((uint32\_t)0x00007C00)

#define ADC\_SQR2\_SQ9\_0 ((uint32\_t)0x00000400)
#define ADC\_SQR2\_SQ9\_1 ((uint32\_t)0x00000800)
#define ADC\_SQR2\_SQ9\_2 ((uint32\_t)0x00001000)

- #define ADC\_SQR2\_SQ9\_3 ((uint32\_t)0x00002000)
- #define ADC SQR2 SQ9 4 ((uint32 t)0x00004000)
- #define ADC\_SQR2\_SQ10 ((uint32\_t)0x000F8000)
- #define ADC SQR2 SQ10 0 ((uint32 t)0x00008000)
- #define ADC\_SQR2\_SQ10\_1 ((uint32\_t)0x00010000)
- #define ADC\_SQR2\_SQ10\_2 ((uint32\_t)0x00020000)
- #define ADC\_SQR2\_SQ10\_3 ((uint32\_t)0x00040000)
- #define ADC\_SQR2\_SQ10\_4 ((uint32\_t)0x00080000)
- #define ADC SQR2 SQ11 ((uint32 t)0x01F00000)
- #define ADC SQR2 SQ11 0 ((uint32 t)0x00100000)
- #define ADC SQR2 SQ11 1 ((uint32 t)0x00200000)
- "domino / 12 0\_0 Q 1 12\_0 Q 1 1\_1 ((dinto 2\_i) 0 x 0 0 2 0 0 0 0)
- #define ADC\_SQR2\_SQ11\_2 ((uint32\_t)0x00400000)
   #define ADC\_SQR2\_SQ11\_3 ((uint32\_t)0x00800000)
- #define ADC CODO CO11 4 ((vint00 t)0v01000000)
- #define ADC\_SQR2\_SQ11\_4 ((uint32\_t)0x01000000)
- #define ADC\_SQR2\_SQ12 ((uint32\_t)0x3E000000)
- #define ADC\_SQR2\_SQ12\_0 ((uint32\_t)0x02000000)
- #define ADC\_SQR2\_SQ12\_1 ((uint32\_t)0x04000000)
- #define ADC\_SQR2\_SQ12\_2 ((uint32\_t)0x08000000)
- #define ADC SQR2 SQ12 3 ((uint32 t)0x10000000)
- #define ADC SQR2 SQ12 4 ((uint32 t)0x20000000)
- #define ADC\_SQR3\_SQ1 ((uint32\_t)0x0000001F)
- #define ADC SQR3 SQ1 0 ((uint32 t)0x00000001)
- #define ADC\_SQR3\_SQ1\_1 ((uint32\_t)0x00000002)
- #define ADC\_SQR3\_SQ1\_2 ((uint32\_t)0x00000004)
- #define ADC SQR3 SQ1 3 ((uint32 t)0x00000008)
- #define ADC\_SQR3\_SQ1\_4 ((uint32\_t)0x00000010)
- #define ADC\_SQR3\_SQ2 ((uint32\_t)0x000003E0)
- #define ADC\_SQR3\_SQ2\_0 ((uint32\_t)0x00000020)
- #define ADC\_SQR3\_SQ2\_1 ((uint32\_t)0x00000040)
- #define ADC\_SQR3\_SQ2\_2 ((uint32\_t)0x00000080)
- #define ADC\_SQR3\_SQ2\_3 ((uint32\_t)0x00000100)
- #define ADC SQR3 SQ2 4 ((uint32 t)0x00000200)
- #define ADC\_SQR3\_SQ3 ((uint32\_t)0x00007C00)
- #define ADC\_SQR3\_SQ3\_0 ((uint32\_t)0x00000400)
- #define ADC\_SQR3\_SQ3\_1 ((uint32\_t)0x00000800)
- #define ADC\_SQR3\_SQ3\_2 ((uint32\_t)0x00001000)
- #define ADC\_SQR3\_SQ3\_3 ((uint32\_t)0x00002000)
- #define ADC\_SQR3\_SQ3\_4 ((uint32\_t)0x00004000)
- #define ADC\_SQR3\_SQ4 ((uint32\_t)0x000F8000)
- #define ADC\_SQR3\_SQ4\_0 ((uint32\_t)0x00008000)
- #define ADC\_SQR3\_SQ4\_1 ((uint32\_t)0x00010000)
- #define ADC\_SQR3\_SQ4\_2 ((uint32\_t)0x00020000)
- #define ADC\_SQR3\_SQ4\_3 ((uint32\_t)0x00040000)
- #define ADC\_SQR3\_SQ4\_4 ((uint32\_t)0x00080000)
- #define ADC\_SQR3\_SQ5 ((uint32\_t)0x01F00000)
- #define ADC SQR3 SQ5 0 ((uint32 t)0x00100000)
- #define ADC SQR3 SQ5 1 ((uint32 t)0x00200000)
- #define ADC SQR3 SQ5 2 ((uint32 t)0x00400000)
- #define ADC\_SQR3\_SQ5\_3 ((uint32\_t)0x00800000)
- #define ADC\_SQR3\_SQ5\_4 ((uint32\_t)0x01000000)
- #define ADC SQR3 SQ6 ((uint32 t)0x3E000000)
- #define ADC SQR3 SQ6 0 ((uint32 t)0x02000000)
- #define ADC SQR3 SQ6 1 ((uint32 t)0x04000000)
- #define ADC SQR3 SQ6 2 ((uint32 t)0x08000000)
- #define ADC\_SQR3\_SQ6\_3 ((uint32\_t)0x10000000)

- #define ADC\_SQR3\_SQ6\_4 ((uint32\_t)0x20000000) #define ADC\_JSQR\_JSQ1 ((uint32\_t)0x0000001F) #define ADC\_JSQR\_JSQ1\_0 ((uint32\_t)0x00000001) #define ADC JSQR JSQ1 1 ((uint32 t)0x00000002) #define ADC JSQR JSQ1 2 ((uint32 t)0x00000004) #define ADC\_JSQR\_JSQ1\_3 ((uint32\_t)0x00000008) #define ADC JSQR JSQ1 4 ((uint32 t)0x00000010) #define ADC\_JSQR\_JSQ2 ((uint32\_t)0x000003E0) #define ADC JSQR JSQ2 0 ((uint32 t)0x00000020) #define ADC JSQR JSQ2 1 ((uint32 t)0x00000040) #define ADC JSQR JSQ2 2 ((uint32 t)0x00000080) #define ADC JSQR JSQ2 3 ((uint32 t)0x00000100) #define ADC\_JSQR\_JSQ2\_4 ((uint32\_t)0x00000200) #define ADC JSQR JSQ3 ((uint32 t)0x00007C00) #define ADC\_JSQR\_JSQ3\_0 ((uint32\_t)0x00000400) #define ADC JSQR JSQ3 1 ((uint32 t)0x00000800) #define ADC JSQR JSQ3 2 ((uint32 t)0x00001000) #define ADC JSQR JSQ3 3 ((uint32 t)0x00002000) #define ADC JSQR JSQ3 4 ((uint32 t)0x00004000) #define ADC\_JSQR\_JSQ4 ((uint32\_t)0x000F8000) #define ADC\_JSQR\_JSQ4\_0 ((uint32\_t)0x00008000) #define ADC JSQR JSQ4 1 ((uint32 t)0x00010000) #define ADC JSQR JSQ4 2 ((uint32 t)0x00020000) #define ADC\_JSQR\_JSQ4\_3 ((uint32\_t)0x00040000) #define ADC JSQR JSQ4 4 ((uint32 t)0x00080000)
- #define ADC\_JSQR\_JL ((uint32\_t)0x00300000) #define ADC\_JSQR\_JL\_0 ((uint32\_t)0x00100000)
- #define ADC JSQR JL 1 ((uint32 t)0x00200000)
- #define ADC JDR1 JDATA ((uint16 t)0xFFFF)
- #define ADC\_JDR2\_JDATA ((uint16\_t)0xFFFF)
- #define ADC JDR3 JDATA ((uint16 t)0xFFFF) #define ADC JDR4 JDATA ((uint16 t)0xFFFF)
- #define ADC\_DR\_DATA ((uint32\_t)0x0000FFFF)
- #define ADC DR ADC2DATA ((uint32 t)0xFFFF0000)
- #define ADC CSR AWD1 ((uint32 t)0x00000001)
- #define ADC CSR EOC1 ((uint32 t)0x00000002)
- #define ADC CSR JEOC1 ((uint32 t)0x00000004)
- #define ADC CSR JSTRT1 ((uint32 t)0x00000008)
- #define ADC\_CSR\_STRT1 ((uint32\_t)0x00000010)
- #define ADC CSR DOVR1 ((uint32 t)0x00000020)
- #define ADC CSR AWD2 ((uint32 t)0x00000100)
- #define ADC\_CSR\_EOC2 ((uint32\_t)0x00000200)
- #define ADC CSR JEOC2 ((uint32 t)0x00000400)
- #define ADC\_CSR\_JSTRT2 ((uint32\_t)0x00000800)
- #define ADC CSR STRT2 ((uint32 t)0x00001000)
- #define ADC CSR DOVR2 ((uint32 t)0x00002000)
- #define ADC CSR AWD3 ((uint32 t)0x00010000)
- #define ADC\_CSR\_EOC3 ((uint32\_t)0x00020000)
- #define ADC\_CSR\_JEOC3 ((uint32\_t)0x00040000)
- #define ADC\_CSR\_JSTRT3 ((uint32\_t)0x00080000)
- #define ADC\_CSR\_STRT3 ((uint32\_t)0x00100000)
- #define ADC CSR DOVR3 ((uint32 t)0x00200000)
- #define ADC CCR MULTI ((uint32 t)0x0000001F)
- #define ADC CCR MULTI 0 ((uint32 t)0x00000001)
- #define ADC\_CCR\_MULTI\_1 ((uint32\_t)0x00000002)

- #define ADC CCR MULTI 2 ((uint32 t)0x00000004)
- #define ADC CCR MULTI 3 ((uint32 t)0x00000008)
- #define ADC\_CCR\_MULTI\_4 ((uint32\_t)0x00000010)
- #define ADC\_CCR\_DELAY ((uint32\_t)0x00000F00)
- #define ADC\_CCR\_DELAY\_0 ((uint32\_t)0x00000100)
- #define ADC\_CCR\_DELAY\_1 ((uint32\_t)0x00000200)
- #define ADC\_CCR\_DELAY\_2 ((uint32\_t)0x00000400)
- #define ADC\_CCR\_DELAY\_3 ((uint32\_t)0x00000800)
- #define ADC\_CCR\_DDS ((uint32\_t)0x00002000)
- #define ADC CCR DMA ((uint32 t)0x0000C000)
- #define ADC\_CCR\_DMA\_0 ((uint32\_t)0x00004000)
- #define ADC\_CCR\_DMA\_1 ((uint32\_t)0x00008000)
- #define ADC\_CCR\_ADCPRE ((uint32\_t)0x00030000)
- #define ADC\_CCR\_ADCPRE\_0 ((uint32\_t)0x00010000)
- #define ADC\_CCR\_ADCPRE\_1 ((uint32\_t)0x00020000)
- #define ADC CCR VBATE ((uint32 t)0x00400000)
- #define ADC\_CCR\_TSVREFE ((uint32\_t)0x00800000)
- #define ADC CDR DATA1 ((uint32 t)0x0000FFFF)
- #define ADC CDR DATA2 ((uint32 t)0xFFFF0000)
- #define CAN\_MCR\_INRQ ((uint16\_t)0x0001)
- #define CAN\_MCR\_SLEEP ((uint16\_t)0x0002)
- #define CAN MCR TXFP ((uint16 t)0x0004)
- #define CAN MCR RFLM ((uint16 t)0x0008)
- #define CAN\_MCR\_NART ((uint16\_t)0x0010)
- #define CAN MCR AWUM ((uint16 t)0x0020)
- #define CAN\_MCR\_ABOM ((uint16\_t)0x0040)
- #define CAN\_MCR\_TTCM ((uint16\_t)0x0080)
- #define CAN MCR RESET ((uint16 t)0x8000)
- #define CAN MSR INAK ((uint16 t)0x0001)
- #define CAN\_MSR\_SLAK ((uint16\_t)0x0002)
- #define CAN MSR ERRI ((uint16 t)0x0004)
- #define CAN MSR WKUI ((uint16 t)0x0008)
- #define CAN\_MSR\_SLAKI ((uint16\_t)0x0010)
- #define CAN\_MSR\_TXM ((uint16\_t)0x0100)
- #define CAN\_MSR\_RXM ((uint16\_t)0x0200)
- #define CAN\_MSR\_SAMP ((uint16\_t)0x0400)
- #define CAN\_MSR\_RX ((uint16\_t)0x0800)
- #define CAN TSR RQCP0 ((uint32 t)0x00000001)
- #define CAN\_TSR\_TXOK0 ((uint32\_t)0x00000002)
- #define CAN\_TSR\_ALST0 ((uint32\_t)0x00000004)
- #define CAN\_TSR\_TERR0 ((uint32\_t)0x00000008)
- #define CAN\_TSR\_ABRQ0 ((uint32\_t)0x00000080)
- #define CAN\_TSR\_RQCP1 ((uint32\_t)0x00000100)
- #define CAN\_TSR\_TXOK1 ((uint32\_t)0x00000200)
- #define CAN TSR ALST1 ((uint32 t)0x00000400)
- #define CAN\_TSR\_TERR1 ((uint32\_t)0x00000800)
- #define CAN\_TSR\_ABRQ1 ((uint32\_t)0x00008000)
- #define CAN\_TSR\_RQCP2 ((uint32\_t)0x00010000)
- #define CAN\_TSR\_TXOK2 ((uint32\_t)0x00020000)
- #define CAN\_TSR\_ALST2 ((uint32\_t)0x00040000)
- #define CAN TSR TERR2 ((uint32 t)0x00080000)
- #define CAN\_TSR\_ABRQ2 ((uint32\_t)0x00800000)
- #define CAN TSR CODE ((uint32 t)0x03000000)
- #define CAN TSR TME ((uint32 t)0x1C000000)
- #define CAN\_TSR\_TME0 ((uint32\_t)0x04000000)

- #define CAN\_TSR\_TME1 ((uint32\_t)0x08000000)
- #define CAN\_TSR\_TME2 ((uint32\_t)0x10000000)
- #define CAN\_TSR\_LOW ((uint32\_t)0xE0000000)
- #define CAN TSR LOW0 ((uint32 t)0x20000000)
- #define CAN TSR LOW1 ((uint32 t)0x40000000)
- #define CAN\_TSR\_LOW2 ((uint32\_t)0x80000000)
- #define CAN RFOR FMP0 ((uint8 t)0x03)
- #define CAN\_RF0R\_FULL0 ((uint8\_t)0x08)
- #define CAN\_RF0R\_FOVR0 ((uint8\_t)0x10)
- #define CAN RF0R RF0M0 ((uint8 t)0x20)
- #define CAN RF1R FMP1 ((uint8 t)0x03)
- #define CAN RF1R FULL1 ((uint8 t)0x08)
- #define CAN RF1R FOVR1 ((uint8 t)0x10)
- #define CAN RF1R RFOM1 ((uint8 t)0x20)
- #define CAN\_IER\_TMEIE ((uint32\_t)0x0000001)
- #define CAN IER FMPIE0 ((uint32 t)0x00000002)
- #define CAN IER FFIE0 ((uint32 t)0x00000004)
- #define CAN IER FOVIE0 ((uint32 t)0x00000008)
- #define CAN\_IER\_FMPIE1 ((uint32\_t)0x00000010)
- #define CAN\_IER\_FFIE1 ((uint32\_t)0x00000020)
- #define CAN\_IER\_FOVIE1 ((uint32\_t)0x00000040)
- #define CAN IER EWGIE ((uint32 t)0x00000100)
- #define CAN IER EPVIE ((uint32 t)0x00000200)
- #define CAN\_IER\_BOFIE ((uint32\_t)0x00000400)
- #define CAN IER LECIE ((uint32 t)0x00000800)
- #define CAN\_IER\_ERRIE ((uint32\_t)0x00008000)
- #define CAN\_IER\_WKUIE ((uint32\_t)0x00010000)
- #define CAN IER SLKIE ((uint32 t)0x00020000)
- #define CAN ESR EWGF ((uint32 t)0x00000001)
- #define CAN\_ESR\_EPVF ((uint32\_t)0x00000002)
- #define CAN ESR BOFF ((uint32 t)0x00000004)
- #define CAN ESR LEC ((uint32 t)0x00000070)
- #define CAN\_ESR\_LEC\_0 ((uint32\_t)0x00000010)
- #define CAN\_ESR\_LEC\_1 ((uint32\_t)0x00000020)
- #define CAN\_ESR\_LEC\_2 ((uint32\_t)0x00000040)
- #define CAN\_ESR\_TEC ((uint32\_t)0x00FF0000)
- #define CAN\_ESR\_REC ((uint32\_t)0xFF000000)
- #define CAN\_BTR\_BRP ((uint32\_t)0x000003FF)
- #define CAN\_BTR\_TS1 ((uint32\_t)0x000F0000)
- #define CAN\_BTR\_TS2 ((uint32\_t)0x00700000)
- #define CAN\_BTR\_SJW ((uint32\_t)0x03000000)
- #define CAN\_BTR\_LBKM ((uint32\_t)0x40000000)
- #define CAN\_BTR\_SILM ((uint32\_t)0x80000000)
- #define CAN\_TIOR\_TXRQ ((uint32\_t)0x00000001)
- #define CAN\_TIOR\_RTR ((uint32\_t)0x00000002)
- #define CAN\_TIOR\_IDE ((uint32\_t)0x00000004)
- #define CAN\_TIOR\_EXID ((uint32\_t)0x001FFFF8)
- #define CAN\_TIOR\_STID ((uint32\_t)0xFFE00000)
- #define CAN\_TDT0R\_DLC ((uint32\_t)0x0000000F)
- #define CAN\_TDT0R\_TGT ((uint32\_t)0x00000100)
- #define CAN\_TDTOR\_TIME ((uint32\_t)0xFFFF0000)
   #define CAN\_TDLOR\_DATA0 ((uint32\_t)0x000000FF)
- #define CAN TDLOR DATA1 ((uint32 t)0x0000FF00)
- #define CAN\_TDLOR\_DATA1 ((uint32\_t)0x0000FF000)
   #define CAN\_TDLOR\_DATA2 ((uint32\_t)0x000FF0000)
- #define CAN TDLOR DATA3 ((uint32 t)0xFF000000)

- #define CAN\_TDH0R\_DATA4 ((uint32\_t)0x000000FF)
- #define CAN\_TDH0R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN\_TDH0R\_DATA6 ((uint32\_t)0x00FF0000)
- #define CAN\_TDH0R\_DATA7 ((uint32\_t)0xFF000000)
- #define CAN\_TI1R\_TXRQ ((uint32\_t)0x00000001)
- #define CAN\_TI1R\_RTR ((uint32\_t)0x00000002)
- #define CAN\_TI1R\_IDE ((uint32\_t)0x00000004)
- #define CAN\_TI1R\_EXID ((uint32\_t)0x001FFFF8)
- #define CAN\_TI1R\_STID ((uint32\_t)0xFFE00000)
- #define CAN TDT1R DLC ((uint32 t)0x0000000F)
- #define CAN\_TDT1R\_TGT ((uint32\_t)0x00000100)
- #define CAN TDT1R TIME ((uint32 t)0xFFFF0000)
- #define CAN TDL1R DATA0 ((uint32 t)0x000000FF)
- #define CAN TDL1R DATA1 ((uint32 t)0x0000FF00)
- #define CAN\_TDL1R\_DATA2 ((uint32\_t)0x00FF0000)
- #define CAN\_TDL1R\_DATA3 ((uint32\_t)0xFF000000)
- #define CAN TDH1R DATA4 ((uint32 t)0x000000FF)
- #define CAN TDH1R DATA5 ((uint32 t)0x0000FF00)
- #define CAN\_TDH1R\_DATA6 ((uint32\_t)0x00FF0000)
- #define CAN\_TDH1R\_DATA7 ((uint32\_t)0xFF000000)
- #define CAN\_TI2R\_TXRQ ((uint32\_t)0x00000001)
- #define CAN TI2R RTR ((uint32 t)0x00000002)
- #define CAN TI2R IDE ((uint32 t)0x00000004)
- #define CAN\_TI2R\_EXID ((uint32\_t)0x001FFFF8)
- #define CAN TI2R STID ((uint32 t)0xFFE00000)
- #define CAN\_TDT2R\_DLC ((uint32\_t)0x0000000F)
- #define CAN TDT2R TGT ((uint32 t)0x00000100)
- #define CAN TDT2R TIME ((uint32 t)0xFFFF0000)
- #define CAN TDL2R DATA0 ((uint32 t)0x000000FF)
- #define CAN TDL2R DATA1 ((uint32 t)0x0000FF00)
- #define CAN TDL2R DATA2 ((uint32 t)0x00FF0000)
- #define CAN TDL2R DATA3 ((uint32 t)0xFF000000)
- #define CAN\_TDH2R\_DATA4 ((uint32\_t)0x000000FF)
- #define CAN\_TDH2R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN\_TDH2R\_DATA6 ((uint32\_t)0x00FF0000)
- #define CAN\_TDH2R\_DATA7 ((uint32\_t)0xFF000000)
- #define CAN\_RIOR\_RTR ((uint32\_t)0x00000002)
- #define CAN\_RIOR\_IDE ((uint32\_t)0x00000004)
- #define CAN\_RIOR\_EXID ((uint32\_t)0x001FFFF8)
- #define CAN RIOR STID ((uint32 t)0xFFE00000)
- #define CAN RDTOR DLC ((uint32 t)0x0000000F)
- #define CAN\_RDTOR\_FMI ((uint32\_t)0x0000FF00)
- #define CAN\_RDT0R\_TIME ((uint32\_t)0xFFFF0000)
- #define CAN\_RDL0R\_DATA0 ((uint32\_t)0x000000FF)
- #define CAN RDLOR DATA1 ((uint32 t)0x0000FF00)
- #define CAN RDLOR DATA2 ((uint32 t)0x00FF0000)
- #define CAN RDLOR DATA3 ((uint32 t)0xFF000000)
- #define CAN\_RDHOR\_DATA4 ((uint32\_t)0x000000FF)
- #define CAN RDHOR DATA5 ((uint32 t)0x0000FF00)
- #define CAN\_RDH0R\_DATA6 ((uint32\_t)0x00FF0000)
- #define CAN RDHOR DATA7 ((uint32 t)0xFF000000)
- #define CAN\_RI1R\_RTR ((uint32\_t)0x00000002)
- #define CAN RI1R IDE ((uint32 t)0x00000004)
- #define CAN RI1R EXID ((uint32 t)0x001FFFF8)
- #define CAN\_RI1R\_STID ((uint32\_t)0xFFE00000)

- #define CAN\_RDT1R\_DLC ((uint32\_t)0x0000000F)
- #define CAN\_RDT1R\_FMI ((uint32\_t)0x0000FF00)
- #define CAN\_RDT1R\_TIME ((uint32\_t)0xFFFF0000)
- #define CAN RDL1R DATA0 ((uint32 t)0x000000FF)
- #define CAN\_RDL1R\_DATA1 ((uint32\_t)0x0000FF00)
- #define CAN\_RDL1R\_DATA2 ((uint32\_t)0x00FF0000)
- #define CAN\_RDL1R\_DATA3 ((uint32\_t)0xFF000000)
- #define CAN\_RDH1R\_DATA4 ((uint32\_t)0x000000FF)
- #define CAN\_RDH1R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN RDH1R DATA6 ((uint32 t)0x00FF0000)
- #define CAN RDH1R DATA7 ((uint32 t)0xFF000000)
- #define CAN FMR FINIT ((uint8 t)0x01)
- #define CAN\_FM1R\_FBM ((uint16\_t)0x3FFF)
- #define CAN\_FM1R\_FBM0 ((uint16\_t)0x0001)
- #define CAN\_FM1R\_FBM1 ((uint16\_t)0x0002)
- #define CAN FM1R FBM2 ((uint16 t)0x0004)
- #define CAN FM1R FBM3 ((uint16 t)0x0008)
- #define CAN FM1R FBM4 ((uint16 t)0x0010)
- #define CAN FM1R FBM5 ((uint16 t)0x0020)
- #define CAN\_FM1R\_FBM6 ((uint16\_t)0x0040)
- #define CAN\_FM1R\_FBM7 ((uint16\_t)0x0080)
- #define CAN FM1R FBM8 ((uint16 t)0x0100)
- #define CAN FM1R FBM9 ((uint16 t)0x0200)
- #define CAN\_FM1R\_FBM10 ((uint16\_t)0x0400)
- #define CAN FM1R FBM11 ((uint16 t)0x0800)
- #define CAN\_FM1R\_FBM12 ((uint16\_t)0x1000)
- #define CAN FM1R FBM13 ((uint16 t)0x2000)
- #define CAN FS1R FSC ((uint16 t)0x3FFF)
- #define CAN\_FS1R\_FSC0 ((uint16\_t)0x0001)
- #define CAN\_FS1R\_FSC1 ((uint16\_t)0x0002)
- #define CAN FS1R FSC2 ((uint16 t)0x0004)
- #define CAN FS1R FSC3 ((uint16 t)0x0008)
- #define CAN\_FS1R\_FSC4 ((uint16\_t)0x0010)
- #define CAN FS1R FSC5 ((uint16 t)0x0020)
- #define CAN\_FS1R\_FSC6 ((uint16\_t)0x0040)
- #define CAN\_FS1R\_FSC7 ((uint16\_t)0x0080)
- #define CAN\_FS1R\_FSC8 ((uint16\_t)0x0100)
- #define CAN\_FS1R\_FSC9 ((uint16\_t)0x0200)
- #define CAN\_FS1R\_FSC10 ((uint16\_t)0x0400)
- #define CAN FS1R FSC11 ((uint16 t)0x0800)
- #define CAN FS1R FSC12 ((uint16 t)0x1000)
- #define CAN\_FS1R\_FSC13 ((uint16\_t)0x2000)
- #define CAN\_FFA1R\_FFA ((uint16\_t)0x3FFF)
- #define CAN\_FFA1R\_FFA0 ((uint16\_t)0x0001)
- #define CAN\_FFA1R\_FFA1 ((uint16\_t)0x0002)
- #define CAN FFA1R FFA2 ((uint16 t)0x0004)
- #define CAN\_FFA1R\_FFA3 ((uint16\_t)0x0008)
- #define CAN\_FFA1R\_FFA4 ((uint16\_t)0x0010)
- #define CAN\_FFA1R\_FFA5 ((uint16\_t)0x0020)
- #define CAN\_FFA1R\_FFA6 ((uint16\_t)0x0040)
- #define CAN\_FFA1R\_FFA7 ((uint16\_t)0x0080)
- #define CAN\_FFA1R\_FFA8 ((uint16\_t)0x0100)
- #define CAN\_FFA1R\_FFA9 ((uint16\_t)0x0200)
- #define CAN\_FFA1R\_FFA10 ((uint16\_t)0x0400)
- #define CAN\_FFA1R\_FFA11 ((uint16\_t)0x0800)

- #define CAN FFA1R FFA12 ((uint16 t)0x1000)
- #define CAN\_FFA1R\_FFA13 ((uint16\_t)0x2000)
- #define CAN\_FA1R\_FACT ((uint16\_t)0x3FFF)
- #define CAN FA1R FACT0 ((uint16 t)0x0001)
- #define CAN\_FA1R\_FACT1 ((uint16\_t)0x0002)
- #define CAN\_FA1R\_FACT2 ((uint16\_t)0x0004)
- #define CAN\_FA1R\_FACT3 ((uint16\_t)0x0008)
- #define CAN\_FA1R\_FACT4 ((uint16\_t)0x0010)
- #define CAN\_FA1R\_FACT5 ((uint16\_t)0x0020)
- #define CAN\_FA1R\_FACT6 ((uint16\_t)0x0040)
- #define CAN FA1R FACT7 ((uint16 t)0x0080)
- #define CAN FA1R FACT8 ((uint16 t)0x0100)
- #define CAN FA1R FACT9 ((uint16 t)0x0200)
- #define CAN\_FA1R\_FACT10 ((uint16\_t)0x0400)
- #define CAN\_FA1R\_FACT11 ((uint16\_t)0x0800)
- #define CAN FA1R FACT12 ((uint16 t)0x1000)
- #define CAN\_FA1R\_FACT13 ((uint16\_t)0x2000)
- #define CAN F0R1 FB0 ((uint32 t)0x00000001)
- #define CAN F0R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F0R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F0R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN F0R1 FB4 ((uint32 t)0x00000010)
- #define CAN\_FOR1\_FB5 ((uint32\_t)0x000000010)
- #define CAN\_F0R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F0R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F0R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F0R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F0R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F0R1\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F0R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F0R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F0R1\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F0R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F0R1\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F0R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F0R1\_FB18 ((uint32\_t)0x00040000)
   #define CAN\_F0R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_FOR1\_FB19 ((uint32\_t)0x00080000)
   #define CAN\_FOR1\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F0R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN F0R1 FB22 ((uint32\_t)0x00400000)
- #define CAN F0R1 FB23 ((uint32 t)0x00800000)
- #define CAN\_F0R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN F0R1 FB25 ((uint32 t)0x02000000)
- #define CAN\_F0R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F0R1\_FB27 ((uint32\_t)0x08000000)
- #define CAN F0R1 FB28 ((uint32 t)0x10000000)
- #define CAN F0R1 FB29 ((uint32 t)0x20000000)
- #define CAN\_F0R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F0R1\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F1R1\_FB0 ((uint32\_t)0x0000001)
- #define CAN\_F1R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F1R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN F1R1 FB3 ((uint32 t)0x00000008)
- #define CAN\_F1R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F1R1\_FB5 ((uint32\_t)0x00000020)

- #define CAN\_F1R1\_FB6 ((uint32\_t)0x00000040)
  #define CAN\_F1R1\_FB7 ((uint32\_t)0x00000080)
  #define CAN\_F1R1\_FB8 ((uint32\_t)0x00000100)
  #define CAN\_F1R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F1R1\_FB10 ((uint32\_t)0x00000400)#define CAN\_F1R1\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F1R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F1R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F1R1\_FB14 ((uint32\_t)0x00004000)
- #define CAN F1R1 FB15 ((uint32 t)0x00008000)
- #define CAN F1R1 FB16 ((uint32 t)0x00010000)
- #define CAN F1R1 FB17 ((uint32 t)0x00020000)
- #define CAN F1R1 FB18 ((uint32 t)0x00040000)
- #define CAN F1R1 FB19 ((uint32 t)0x00080000)
- #define CAN\_F1R1\_FB20 ((uint32\_t)0x00100000)
- #define CAN F1R1 FB21 ((uint32 t)0x00200000)
- #define CAN F1R1 FB22 ((uint32 t)0x00400000)
- #define CAN F1R1 FB23 ((uint32 t)0x00800000)
- #define CAN F1R1 FB24 ((uint32 t)0x01000000)
- #define CAN\_F1R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F1R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN F1R1 FB27 ((uint32 t)0x08000000)
- #define CAN F1R1 FB28 ((uint32 t)0x10000000)
- #define CAN\_F1R1\_FB29 ((uint32\_t)0x20000000)
- #define CAN F1R1 FB30 ((uint32 t)0x40000000)
- #define CAN\_F1R1\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F2R1\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F2R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F2R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F2R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F2R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F2R1\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F2R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F2R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F2R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F2R1\_FB9 ((uint32\_t)0x00000200)
   #define CAN\_F2R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN F2R1 FB11 ((uint32 t)0x00000800)
- #define CAN\_F2R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN F2R1 FB13 ((uint32 t)0x00002000)
- #define CAN F2R1 FB14 ((uint32 t)0x00004000)
- #define CAN\_F2R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F2R1\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F2R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F2R1\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F2R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F2R1\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F2R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F2R1\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F2R1\_FB23 ((uint32\_t)0x00800000)
   #define CAN\_F2R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN F2R1 FB25 ((uint32 t)0x02000000)
- #define CAN F2R1 FB26 ((uint32 t)0x04000000)
- #define CAN F2R1 FB27 ((uint32 t)0x08000000)
- #define CAN\_F2R1\_FB28 ((uint32\_t)0x10000000)

- #define CAN\_F2R1\_FB29 ((uint32\_t)0x20000000)
- #define CAN F2R1 FB30 ((uint32 t)0x40000000)
- #define CAN\_F2R1\_FB31 ((uint32\_t)0x80000000)
- #define CAN F3R1 FB0 ((uint32 t)0x00000001)
- #define CAN\_F3R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F3R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN F3R1 FB3 ((uint32 t)0x00000008)
- #define CAN\_F3R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F3R1\_FB5 ((uint32\_t)0x00000020)
- \* #define OAN\_I OTTI\_I DO ((dintoz\_t)0x00000020)
- #define CAN\_F3R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F3R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F3R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F3R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F3R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F3R1\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F3R1\_FB12 ((uint32\_t)0x00001000)
   #define CAN\_F3R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN F3R1 FB14 ((uint32 t)0x00004000)
- "dollilo 0/11\_1 0111\_1 B11 ((dillilo2\_t)0x00001000)
- #define CAN\_F3R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN F3R1 FB16 ((uint32 t)0x00010000)
- #define CAN\_F3R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN F3R1 FB18 ((uint32 t)0x00040000)
- #define CAN F3R1 FB19 ((uint32 t)0x00080000)
- #define CAN F3R1 FB20 ((uint32 t)0x00100000)
- #define CAN F3R1 FB21 ((uint32 t)0x00200000)
- #define CAN\_F3R1\_FB22 ((uint32\_t)0x00400000)
- #define CAN F3R1 FB23 ((uint32 t)0x00800000)
- #define CAN F3R1 FB24 ((uint32 t)0x01000000)
- #define CAN F3R1 FB25 ((uint32 t)0x02000000)
- #define CAN\_F3R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F3R1\_FB27 ((uint32 t)0x08000000)
- #define CAN F3R1 FB28 ((uint32 t)0x10000000)
- #define CAN\_F3R1\_FB29 ((uint32\_t)0x20000000)
- #define CAN F3R1 FB30 ((uint32 t)0x4000000)
- #define CAN F3R1 FB31 ((uint32 t)0x80000000)
- #define CAN\_F4R1\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F4R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F4R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F4R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F4R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F4R1\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F4R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F4R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F4R1\_FB8 ((uint32\_t)0x00000100)
   #define CAN\_F4R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN F4R1 FB10 ((uint32 t)0x00000400)
- #define CAN F4R1 FB11 ((uint32 t)0x00000800)
- #define CAN F4R1 FB12 ((uint32 t)0x00001000)
- #define CAN F4R1 FB13 ((uint32 t)0x00002000)
- #define CAN\_F4R1\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F4R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F4R1\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F4R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F4R1\_FB18 ((uint32\_t)0x00040000)
   #define CAN\_F4R1\_FB19 ((uint32\_t)0x00080000)

 #define CAN F4R1 FB20 ((uint32 t)0x00100000) #define CAN F4R1 FB21 ((uint32 t)0x00200000) #define CAN\_F4R1\_FB22 ((uint32\_t)0x00400000) #define CAN F4R1 FB23 ((uint32 t)0x00800000) #define CAN F4R1 FB24 ((uint32 t)0x01000000) #define CAN\_F4R1\_FB25 ((uint32\_t)0x02000000) #define CAN F4R1 FB26 ((uint32 t)0x04000000) #define CAN\_F4R1\_FB27 ((uint32\_t)0x08000000) #define CAN\_F4R1\_FB28 ((uint32\_t)0x10000000) #define CAN F4R1 FB29 ((uint32 t)0x20000000) #define CAN F4R1 FB30 ((uint32 t)0x40000000) #define CAN F4R1 FB31 ((uint32 t)0x80000000) #define CAN F5R1 FB0 ((uint32 t)0x00000001) #define CAN F5R1 FB1 ((uint32 t)0x00000002) #define CAN\_F5R1\_FB2 ((uint32\_t)0x00000004) #define CAN F5R1 FB3 ((uint32 t)0x00000008) #define CAN F5R1 FB4 ((uint32 t)0x00000010) #define CAN F5R1 FB5 ((uint32 t)0x00000020) #define CAN F5R1 FB6 ((uint32 t)0x00000040) #define CAN F5R1 FB7 ((uint32 t)0x00000080) #define CAN\_F5R1\_FB8 ((uint32\_t)0x00000100) #define CAN F5R1 FB9 ((uint32 t)0x00000200) #define CAN F5R1 FB10 ((uint32 t)0x00000400) • #define CAN\_F5R1\_FB11 ((uint32\_t)0x00000800) #define CAN F5R1 FB12 ((uint32 t)0x00001000) #define CAN\_F5R1\_FB13 ((uint32\_t)0x00002000) #define CAN F5R1 FB14 ((uint32 t)0x00004000) #define CAN F5R1 FB15 ((uint32 t)0x00008000) #define CAN F5R1 FB16 ((uint32 t)0x00010000) #define CAN\_F5R1\_FB17 ((uint32\_t)0x00020000) #define CAN F5R1 FB18 ((uint32 t)0x00040000) #define CAN F5R1 FB19 ((uint32 t)0x00080000) #define CAN\_F5R1\_FB20 ((uint32\_t)0x00100000) #define CAN F5R1 FB21 ((uint32 t)0x00200000) #define CAN F5R1 FB22 ((uint32 t)0x00400000) #define CAN F5R1 FB23 ((uint32 t)0x00800000) #define CAN F5R1 FB24 ((uint32 t)0x01000000) #define CAN F5R1 FB25 ((uint32 t)0x02000000) #define CAN\_F5R1\_FB26 ((uint32\_t)0x04000000) #define CAN F5R1 FB27 ((uint32 t)0x08000000) #define CAN F5R1 FB28 ((uint32 t)0x10000000) #define CAN F5R1 FB29 ((uint32 t)0x20000000) #define CAN F5R1 FB30 ((uint32 t)0x40000000) #define CAN\_F5R1\_FB31 ((uint32\_t)0x80000000) #define CAN\_F6R1\_FB0 ((uint32\_t)0x00000001) #define CAN F6R1 FB1 ((uint32 t)0x00000002) #define CAN F6R1 FB2 ((uint32 t)0x00000004) #define CAN\_F6R1\_FB3 ((uint32\_t)0x00000008) #define CAN\_F6R1\_FB4 ((uint32\_t)0x00000010) #define CAN\_F6R1\_FB5 ((uint32\_t)0x00000020) #define CAN F6R1 FB6 ((uint32 t)0x00000040) #define CAN F6R1 FB7 ((uint32 t)0x00000080) #define CAN F6R1 FB8 ((uint32 t)0x00000100) #define CAN F6R1 FB9 ((uint32 t)0x00000200)

#define CAN F6R1 FB10 ((uint32 t)0x00000400)

```
    #define CAN F6R1 FB11 ((uint32 t)0x00000800)

    #define CAN F6R1 FB12 ((uint32 t)0x00001000)

    #define CAN_F6R1_FB13 ((uint32_t)0x00002000)

    #define CAN F6R1 FB14 ((uint32 t)0x00004000)

    #define CAN F6R1 FB15 ((uint32 t)0x00008000)

    #define CAN F6R1 FB16 ((uint32 t)0x00010000)

    #define CAN F6R1 FB17 ((uint32 t)0x00020000)

    #define CAN_F6R1_FB18 ((uint32_t)0x00040000)

    #define CAN F6R1 FB19 ((uint32 t)0x00080000)

    #define CAN F6R1 FB20 ((uint32 t)0x00100000)

    #define CAN F6R1 FB21 ((uint32 t)0x00200000)

    #define CAN F6R1 FB22 ((uint32 t)0x00400000)

    #define CAN F6R1 FB23 ((uint32 t)0x00800000)

    #define CAN F6R1 FB24 ((uint32 t)0x01000000)

#define CAN_F6R1_FB25 ((uint32_t)0x02000000)

    #define CAN F6R1 FB26 ((uint32 t)0x04000000)

    #define CAN F6R1 FB27 ((uint32 t)0x08000000)

    #define CAN F6R1 FB28 ((uint32 t)0x10000000)

    #define CAN F6R1 FB29 ((uint32 t)0x20000000)

    #define CAN F6R1 FB30 ((uint32 t)0x40000000)

    #define CAN_F6R1_FB31 ((uint32_t)0x80000000)

• #define CAN F7R1 FB0 ((uint32 t)0x00000001)

    #define CAN F7R1 FB1 ((uint32 t)0x00000002)

    #define CAN_F7R1_FB2 ((uint32_t)0x00000004)

    #define CAN F7R1 FB3 ((uint32 t)0x00000008)

    #define CAN_F7R1_FB4 ((uint32_t)0x00000010)

    #define CAN F7R1 FB5 ((uint32 t)0x00000020)

    #define CAN F7R1 FB6 ((uint32 t)0x00000040)

    #define CAN F7R1 FB7 ((uint32 t)0x00000080)
```

- #define CAN\_F7R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F7R1\_FB13 ((uint32\_t)0x00002000)
   #define CAN\_F7R1\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F7R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F7R1\_FB16 ((uint32\_t)0x00010000)
   #define CAN\_F7R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F7R1\_FB18 ((uint32\_t)0x00020000)
   #define CAN\_F7R1\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F7R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F7R1\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F7R1\_FB21 ((uint32\_t)0x00200000)
   #define CAN\_F7R1\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F7R1\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F7R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F7R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F7R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F7R1\_FB27 ((uint32\_t)0x08000000)
   #define CAN\_F7R1\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F7R1\_FB26 ((uint32\_t)0x10000000)
   #define CAN\_F7R1\_FB29 ((uint32\_t)0x20000000)
- #define CAN F7R1 FB30 ((uint32 t)0x40000000)
- #define CAN F7R1 FB31 ((uint32 t)0x80000000)
- #define CAN\_F8R1\_FB0 ((uint32\_t)0x000000001)
- #define CAN\_F8R1\_FB1 ((uint32\_t)0x00000002)

 #define CAN F8R1 FB2 ((uint32 t)0x00000004) #define CAN\_F8R1\_FB3 ((uint32\_t)0x00000008) #define CAN\_F8R1\_FB4 ((uint32\_t)0x00000010) #define CAN F8R1 FB5 ((uint32 t)0x00000020) #define CAN F8R1 FB6 ((uint32 t)0x00000040) • #define CAN\_F8R1\_FB7 ((uint32\_t)0x00000080) #define CAN F8R1 FB8 ((uint32 t)0x00000100) #define CAN\_F8R1\_FB9 ((uint32\_t)0x00000200) #define CAN\_F8R1\_FB10 ((uint32\_t)0x00000400) #define CAN F8R1 FB11 ((uint32 t)0x00000800) #define CAN F8R1 FB12 ((uint32 t)0x00001000) #define CAN F8R1 FB13 ((uint32 t)0x00002000) #define CAN F8R1 FB14 ((uint32 t)0x00004000) #define CAN F8R1 FB15 ((uint32 t)0x00008000) #define CAN\_F8R1\_FB16 ((uint32\_t)0x00010000) #define CAN F8R1 FB17 ((uint32 t)0x00020000) #define CAN F8R1 FB18 ((uint32 t)0x00040000) #define CAN F8R1 FB19 ((uint32 t)0x00080000) #define CAN F8R1 FB20 ((uint32 t)0x00100000) #define CAN F8R1 FB21 ((uint32 t)0x00200000) #define CAN\_F8R1\_FB22 ((uint32\_t)0x00400000) #define CAN F8R1 FB23 ((uint32 t)0x00800000) #define CAN F8R1 FB24 ((uint32 t)0x01000000) #define CAN\_F8R1\_FB25 ((uint32\_t)0x02000000) #define CAN F8R1 FB26 ((uint32 t)0x04000000) #define CAN\_F8R1\_FB27 ((uint32\_t)0x08000000) #define CAN\_F8R1\_FB28 ((uint32\_t)0x10000000) #define CAN F8R1 FB29 ((uint32 t)0x20000000) #define CAN F8R1 FB30 ((uint32 t)0x40000000) #define CAN\_F8R1\_FB31 ((uint32\_t)0x80000000) #define CAN F9R1 FB0 ((uint32 t)0x00000001) #define CAN F9R1 FB1 ((uint32 t)0x00000002) #define CAN\_F9R1\_FB2 ((uint32\_t)0x00000004) #define CAN F9R1 FB3 ((uint32 t)0x00000008) #define CAN F9R1 FB4 ((uint32 t)0x00000010) #define CAN F9R1 FB5 ((uint32 t)0x00000020) #define CAN F9R1 FB6 ((uint32 t)0x00000040) #define CAN F9R1 FB7 ((uint32 t)0x00000080) #define CAN\_F9R1\_FB8 ((uint32\_t)0x00000100) #define CAN F9R1 FB9 ((uint32 t)0x00000200) #define CAN F9R1 FB10 ((uint32 t)0x00000400) #define CAN\_F9R1\_FB11 ((uint32\_t)0x00000800) #define CAN F9R1 FB12 ((uint32 t)0x00001000) #define CAN\_F9R1\_FB13 ((uint32\_t)0x00002000) #define CAN F9R1 FB14 ((uint32 t)0x00004000) #define CAN F9R1 FB15 ((uint32 t)0x00008000) #define CAN F9R1 FB16 ((uint32 t)0x00010000) #define CAN F9R1 FB17 ((uint32 t)0x00020000) #define CAN F9R1 FB18 ((uint32 t)0x00040000) #define CAN\_F9R1\_FB19 ((uint32\_t)0x00080000) #define CAN F9R1 FB20 ((uint32 t)0x00100000) #define CAN F9R1 FB21 ((uint32 t)0x00200000) #define CAN F9R1 FB22 ((uint32 t)0x00400000) #define CAN F9R1 FB23 ((uint32 t)0x00800000)

#define CAN\_F9R1\_FB24 ((uint32\_t)0x01000000)

```
    #define CAN F9R1 FB25 ((uint32 t)0x02000000)
```

- #define CAN F9R1 FB26 ((uint32 t)0x04000000)
- #define CAN\_F9R1\_FB27 ((uint32\_t)0x08000000)
- #define CAN F9R1 FB28 ((uint32 t)0x10000000)
- #define CAN F9R1 FB29 ((uint32 t)0x20000000)
- #define CAN\_F9R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN F9R1 FB31 ((uint32 t)0x80000000)
- #define CAN\_F10R1\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F10R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN F10R1 FB2 ((uint32 t)0x00000004)
- #define CAN F10R1 FB3 ((uint32 t)0x00000008)
- #define CAN F10R1 FB4 ((uint32 t)0x00000010)
- #define CAN F10R1 FB5 ((uint32 t)0x00000020)
- #define CAN F10R1 FB6 ((uint32 t)0x00000040)
- #define CAN\_F10R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN F10R1 FB8 ((uint32 t)0x00000100)
- #define CAN F10R1 FB9 ((uint32 t)0x00000200)
- #define CAN F10R1 FB10 ((uint32 t)0x00000400)
- #define CAN F10R1 FB11 ((uint32 t)0x00000800)
- #define CAN F10R1 FB12 ((uint32 t)0x00001000)
- #define CAN\_F10R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN F10R1 FB14 ((uint32 t)0x00004000)
- #define CAN F10R1 FB15 ((uint32 t)0x00008000)
- #define CAN\_F10R1\_FB16 ((uint32\_t)0x00010000)
- #define CAN F10R1 FB17 ((uint32 t)0x00020000)
- #define CAN\_F10R1\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F10R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN F10R1 FB20 ((uint32 t)0x00100000)
- #define CAN F10R1 FB21 ((uint32 t)0x00200000)
- #define CAN\_F10R1\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F10R1\_FB23 ((uint32 t)0x00800000)
- #define CAN F10R1 FB24 ((uint32 t)0x01000000)
- #define CAN\_F10R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN F10R1 FB26 ((uint32 t)0x04000000) #define CAN F10R1 FB27 ((uint32 t)0x08000000)
- #define CAN F10R1 FB28 ((uint32 t)0x10000000)
- #define CAN F10R1 FB29 ((uint32 t)0x20000000)
- #define CAN F10R1 FB30 ((uint32 t)0x40000000)
- #define CAN F10R1 FB31 ((uint32 t)0x80000000)
- #define CAN F11R1 FB0 ((uint32 t)0x00000001)
- #define CAN F11R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F11R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN F11R1 FB3 ((uint32 t)0x00000008)
- #define CAN\_F11R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN F11R1 FB5 ((uint32 t)0x00000020)
- #define CAN F11R1 FB6 ((uint32 t)0x00000040)
- #define CAN F11R1 FB7 ((uint32 t)0x00000080)
- #define CAN\_F11R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F11R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F11R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN F11R1 FB11 ((uint32 t)0x00000800)
- #define CAN F11R1 FB12 ((uint32 t)0x00001000)
- #define CAN F11R1 FB13 ((uint32 t)0x00002000) #define CAN F11R1 FB14 ((uint32 t)0x00004000)
- #define CAN F11R1 FB15 ((uint32 t)0x00008000)

 #define CAN F11R1 FB16 ((uint32 t)0x00010000) #define CAN\_F11R1\_FB17 ((uint32\_t)0x00020000) #define CAN\_F11R1\_FB18 ((uint32\_t)0x00040000) #define CAN F11R1 FB19 ((uint32 t)0x00080000) #define CAN F11R1 FB20 ((uint32 t)0x00100000) #define CAN\_F11R1\_FB21 ((uint32\_t)0x00200000) #define CAN F11R1 FB22 ((uint32 t)0x00400000) #define CAN\_F11R1\_FB23 ((uint32\_t)0x00800000) #define CAN\_F11R1\_FB24 ((uint32\_t)0x01000000) #define CAN F11R1 FB25 ((uint32 t)0x02000000) #define CAN F11R1 FB26 ((uint32 t)0x04000000) #define CAN F11R1 FB27 ((uint32 t)0x08000000) #define CAN F11R1 FB28 ((uint32 t)0x10000000) #define CAN F11R1 FB29 ((uint32 t)0x20000000) #define CAN\_F11R1\_FB30 ((uint32\_t)0x40000000) #define CAN F11R1 FB31 ((uint32 t)0x80000000) #define CAN F12R1 FB0 ((uint32 t)0x00000001) #define CAN F12R1 FB1 ((uint32 t)0x00000002) #define CAN F12R1 FB2 ((uint32 t)0x00000004) #define CAN\_F12R1\_FB3 ((uint32\_t)0x00000008) #define CAN\_F12R1\_FB4 ((uint32\_t)0x00000010) #define CAN F12R1 FB5 ((uint32 t)0x00000020) #define CAN F12R1 FB6 ((uint32 t)0x00000040) #define CAN\_F12R1\_FB7 ((uint32\_t)0x00000080) #define CAN F12R1 FB8 ((uint32 t)0x00000100) #define CAN\_F12R1\_FB9 ((uint32\_t)0x00000200) #define CAN\_F12R1\_FB10 ((uint32\_t)0x00000400) #define CAN F12R1 FB11 ((uint32 t)0x00000800) #define CAN F12R1 FB12 ((uint32 t)0x00001000) #define CAN\_F12R1\_FB13 ((uint32\_t)0x00002000) #define CAN F12R1 FB14 ((uint32 t)0x00004000) #define CAN F12R1 FB15 ((uint32 t)0x00008000) #define CAN\_F12R1\_FB16 ((uint32\_t)0x00010000) #define CAN F12R1 FB17 ((uint32 t)0x00020000) #define CAN F12R1 FB18 ((uint32 t)0x00040000) #define CAN F12R1 FB19 ((uint32 t)0x00080000) #define CAN F12R1 FB20 ((uint32 t)0x00100000) #define CAN F12R1 FB21 ((uint32 t)0x00200000) #define CAN\_F12R1\_FB22 ((uint32\_t)0x00400000) #define CAN F12R1 FB23 ((uint32 t)0x00800000) #define CAN F12R1 FB24 ((uint32 t)0x01000000) #define CAN\_F12R1\_FB25 ((uint32\_t)0x02000000) #define CAN F12R1 FB26 ((uint32 t)0x04000000) #define CAN\_F12R1\_FB27 ((uint32\_t)0x08000000) #define CAN\_F12R1\_FB28 ((uint32\_t)0x10000000) #define CAN F12R1 FB29 ((uint32 t)0x20000000) #define CAN F12R1 FB30 ((uint32 t)0x40000000) #define CAN\_F12R1\_FB31 ((uint32\_t)0x80000000) #define CAN\_F13R1\_FB0 ((uint32\_t)0x00000001) #define CAN\_F13R1\_FB1 ((uint32\_t)0x00000002) #define CAN F13R1 FB2 ((uint32 t)0x00000004) #define CAN F13R1 FB3 ((uint32 t)0x00000008)

#define CAN\_F13R1\_FB4 ((uint32\_t)0x00000010)
 #define CAN\_F13R1\_FB5 ((uint32\_t)0x00000020)
 #define CAN\_F13R1\_FB6 ((uint32\_t)0x00000040)

- #define CAN F13R1 FB7 ((uint32 t)0x00000080)
- #define CAN F13R1 FB8 ((uint32 t)0x00000100)
- #define CAN\_F13R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN F13R1 FB10 ((uint32 t)0x00000400)
- #define CAN\_F13R1\_FB11 ((uint32\_t)0x00000800)
- #define CAN F13R1 FB12 ((uint32 t)0x00001000)
- #define CAN F13R1 FB13 ((uint32 t)0x00002000)
- #define CAN\_F13R1\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F13R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN F13R1 FB16 ((uint32 t)0x00010000)
- #define CAN F13R1 FB17 ((uint32 t)0x00020000)
- #define CAN F13R1 FB18 ((uint32 t)0x00040000)
- #define CAN\_F13R1\_FB19 ((uint32\_t)0x00040000)
   #define CAN\_F13R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN F13R1 FB20 ((uint32 t)0x00100000)
- #define CAN\_F13R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN F13R1 FB22 ((uint32 t)0x00400000)
- #define CAN F13R1 FB23 ((uint32 t)0x00800000)
- #define CAN F13R1 FB24 ((uint32 t)0x01000000)
- #define CAN F13R1 FB25 ((uint32 t)0x02000000)
- \* #define CAN\_1 13111\_1 b23 ((dint32\_t)0x0200000)
- #define CAN\_F13R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F13R1\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F13R1\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F13R1\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F13R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN F13R1 FB31 ((uint32 t)0x80000000)
- #define CAN\_F0R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F0R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F0R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN F0R2 FB3 ((uint32 t)0x00000008)
- #define CAN F0R2 FB4 ((uint32 t)0x00000010)
- #define CAN\_F0R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN F0R2 FB6 ((uint32 t)0x00000040)
- #define CAN\_F0R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F0R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F0R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F0R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F0R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F0R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F0R2\_FB13 ((uint32\_t)0x00002000)
   #define CAN\_F0R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F0R2 FB15 ((uint32 t)0x00008000)
- #define CAN\_F0R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN F0R2 FB17 ((uint32 t)0x00020000)
- #define CAN\_F0R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN F0R2 FB19 ((uint32 t)0x00080000)
- #define CAN F0R2 FB20 ((uint32 t)0x00100000)
- #define CAN F0R2 FB21 ((uint32 t)0x00200000)
- #define CAN F0R2 FB22 ((uint32 t)0x00400000)
- #define CAN F0R2 FB23 ((uint32 t)0x00800000)
- #define CAN\_F0R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN F0R2 FB25 ((uint32 t)0x02000000)
- #define CAN\_F0R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN F0R2 FB27 ((uint32 t)0x08000000)
- #define CAN F0R2 FB28 ((uint32 t)0x10000000)
- #define CAN F0R2 FB29 ((uint32 t)0x20000000)

- #define CAN\_F0R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F0R2 FB31 ((uint32 t)0x80000000)
- #define CAN\_F1R2\_FB0 ((uint32\_t)0x0000001)
- #define CAN F1R2 FB1 ((uint32 t)0x00000002)
- #define CAN\_F1R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F1R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN F1R2 FB4 ((uint32 t)0x00000010)
- #define CAN\_F1R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN F1R2 FB6 ((uint32 t)0x00000040)
- #define CAN F1R2 FB7 ((uint32 t)0x00000080)
- #define CAN F1R2 FB8 ((uint32 t)0x00000100)
- #define CAN F1R2 FB9 ((uint32 t)0x00000200)
- #define CAN F1R2 FB10 ((uint32 t)0x00000400)
- #define CAN F1R2 FB11 ((uint32 t)0x00000800)
- #doffile O/11/\_1 1/12\_1 B 1 1 ((diffie2\_1)0x00000000)
- #define CAN\_F1R2\_FB12 ((uint32\_t)0x00001000)
   #define CAN\_F1R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F1R2\_FB14 ((uint32\_t)0x00002000)
- #define CAN F1R2 FB15 ((uint32 t)0x00008000)
- #define CANL F1D2 FD16 ((vint22 t)0v00010000)
- #define CAN\_F1R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN F1R2 FB17 ((uint32 t)0x00020000)
- #define CAN\_F1R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN F1R2 FB19 ((uint32 t)0x00080000)
- #define CAN F1R2 FB20 ((uint32 t)0x00100000)
- #define CAN\_F1R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN F1R2 FB22 ((uint32 t)0x00400000)
- #define CAN\_F1R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN F1R2 FB24 ((uint32 t)0x01000000)
- #define CAN\_F1R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F1R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F1R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN F1R2 FB28 ((uint32 t)0x10000000)
- #define CAN F1R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F1R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F1R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F2R2\_FB0 ((uint32\_t)0x0000001)
- #define CAN\_F2R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F2R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F2R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F2R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F2R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F2R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F2R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F2R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F2R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F2R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F2R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F2R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F2R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F2R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F2R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F2R2\_FB16 ((uint32\_t)0x00010000)
   #define CAN\_F2R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F2R2 FB18 ((uint32 t)0x00040000)
- #define CAN\_F2R2\_FB16 ((uint32\_t)0x00040000)
   #define CAN F2R2 FB19 ((uint32\_t)0x00080000)
- #define CAN F2R2 FB20 ((uint32 t)0x00100000)

- #define CAN F2R2 FB21 ((uint32 t)0x00200000)
- #define CAN F2R2 FB22 ((uint32 t)0x00400000)
- #define CAN\_F2R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN F2R2 FB24 ((uint32 t)0x01000000)
- #define CAN F2R2 FB25 ((uint32 t)0x02000000)
- #define CAN\_F2R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F2R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F2R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F2R2 FB29 ((uint32 t)0x20000000)
- #define CAN F2R2 FB30 ((uint32 t)0x4000000)
- #define CAN F2R2 FB31 ((uint32 t)0x80000000)
- #define CAN F3R2 FB0 ((uint32 t)0x00000001)
- #define CAN F3R2 FB1 ((uint32 t)0x00000002)
- #define CAN F3R2 FB2 ((uint32 t)0x00000004)
- #define CAN\_F3R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN F3R2 FB4 ((uint32 t)0x00000010)
- #define CAN F3R2 FB5 ((uint32 t)0x00000020)
- #define CAN F3R2 FB6 ((uint32 t)0x00000040)
- #define CAN F3R2 FB7 ((uint32 t)0x00000080)
- #define CAN F3R2 FB8 ((uint32 t)0x00000100)
- #define CAN\_F3R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN F3R2 FB10 ((uint32 t)0x00000400)
- #define CAN F3R2 FB11 ((uint32 t)0x00000800)
- #define CAN F3R2 FB12 ((uint32 t)0x00001000)
- #define CAN F3R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_F3R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F3R2 FB15 ((uint32 t)0x00008000)
- #define CAN F3R2 FB16 ((uint32 t)0x00010000)
- #define CAN F3R2 FB17 ((uint32 t)0x00020000)
- #define CAN\_1 3112\_1 b17 ((dint32\_t)0x00020000)
- #define CAN\_F3R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F3R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F3R2\_FB20 ((uint32\_t)0x00100000)
   #define CAN\_F3R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN F3R2 FB22 ((uint32 t)0x00400000)
- #define CAN F3R2 FB23 ((uint32 t)0x00800000)
- #define CAN F3R2 FB24 ((uint32 t)0x01000000)
- #define CAN F3R2 FB25 ((uint32 t)0x02000000)
- #define CAN F3R2 FB26 ((uint32 t)0x04000000)
- #define CAN\_F3R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN F3R2 FB28 ((uint32 t)0x10000000)
- #define CAN F3R2 FB29 ((uint32 t)0x20000000)
- #define CAN F3R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F3R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F4R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F4R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F4R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F4R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F4R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F4R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F4R2\_FB6 ((uint32\_t)0x00000040)
   #define CAN F4R2 FB7 ((uint32\_t)0x00000080)
- #define CAN F4R2 FB8 ((uint32 t)0x00000100)
- #define CAN F4R2 FB9 ((uint32 t)0x00000200)
- #define CAN F4R2 FB10 ((uint32 t)0x00000400)
- #define CAN F4R2 FB11 ((uint32 t)0x00000800)

- #define CAN\_F4R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN F4R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_F4R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F4R2 FB15 ((uint32 t)0x00008000)
- #define CAN F4R2 FB16 ((uint32 t)0x00010000)
- #define CAN F4R2 FB17 ((uint32 t)0x00020000)
- #define CAN F4R2 FB18 ((uint32 t)0x00040000)
- #define CAN\_F4R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN F4R2 FB20 ((uint32 t)0x00100000)
- #define CAN F4R2 FB21 ((uint32 t)0x00200000)
- #define CAN F4R2 FB22 ((uint32 t)0x00400000)
- "" OAN FARE FREE ((amto2\_t)0x00100000)
- #define CAN\_F4R2\_FB23 ((uint32\_t)0x00800000)
   #define CAN\_F4R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN F4R2 FB25 ((uint32 t)0x02000000)
- #define CAN\_F4R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN F4R2 FB27 ((uint32 t)0x08000000)
- #define CAN F4R2 FB28 ((uint32 t)0x10000000)
- #define CAN F4R2 FB29 ((uint32 t)0x20000000)
- #define 0/11\_1 4112\_1 B25 ((dinto2\_t)0x20000000)
- #define CAN\_F4R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F4R2 FB31 ((uint32 t)0x80000000)
- #define CAN\_F5R2\_FB0 ((uint32\_t)0x0000001)
- #define CAN\_F5R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F5R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F5R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN F5R2 FB4 ((uint32 t)0x00000010)
- #define CAN\_F5R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F5R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F5R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F5R2\_FB8 ((uint32\_t)0x00000100)
   #define CAN\_F5R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN F5R2 FB10 ((uint32 t)0x00000400)
- #define CAN F5R2 FB11 ((uint32 t)0x00000800)
- #define CAN\_F5R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN F5R2 FB13 ((uint32 t)0x00002000)
- #define CAN F5R2 FB14 ((uint32 t)0x00004000)
- #define CAN\_F5R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F5R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F5R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F5R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F5R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F5R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN F5R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F5R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F5R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F5R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F5R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F5R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F5R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F5R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F5R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F5R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F5R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F6R2\_FB0 ((uint32\_t)0x00000001)
   #define CAN\_F6R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN F6R2 FB2 ((uint32 t)0x00000004)

- #define CAN F6R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F6R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F6R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F6R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F6R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F6R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN F6R2 FB9 ((uint32 t)0x00000200)
- #define CAN\_F6R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN F6R2 FB11 ((uint32 t)0x00000800)
- #define CAN F6R2 FB12 ((uint32 t)0x00001000)
- #define CAN F6R2 FB13 ((uint32 t)0x00002000)
- "domino 0/11\_1 0112\_1 010 ((dinte2\_t)0x00002000)
- #define CAN\_F6R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F6R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F6R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F6R2\_FB17 ((uint32\_t)0x00020000)
   #define CAN\_F6R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN F6R2 FB19 ((uint32 t)0x00080000)
- #define CAN F6R2 FB20 ((uint32 t)0x00100000)
- "dollilo 0/11\_1 0/12\_1 B20 ((dillilo2\_1)0x00100000)
- #define CAN\_F6R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F6R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F6R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F6R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F6R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F6R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F6R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F6R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F6R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F6R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F6R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F7R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN F7R2 FB1 ((uint32 t)0x00000002)
- #define CAN\_F7R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F7R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F7R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F7R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F7R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F7R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F7R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F7R2\_FB9 ((uint32\_t)0x00000200)
   #define CAN\_F7R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN F7R2 FB11 ((uint32 t)0x00000800)
- #define CAN F7R2 FB12 ((uint32 t)0x00001000)
- #define CAN F7R2 FB13 ((uint32 t)0x00002000)
- ##1-fire OAN F7D0 FD4.4 ((winter 1)0)-000040000
- #define CAN\_F7R2\_FB14 ((uint32\_t)0x00004000)
   #define CAN\_F7R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN F7R2 FB16 ((uint32 t)0x00010000)
- #define CAN F7R2 FB17 ((uint32 t)0x00020000)
- #define CAN F7R2 FB18 ((uint32 t)0x00040000)
- #define CAN F7R2 FB19 ((uint32\_t)0x00040000)
- #define CAN\_F7R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN F7R2 FB21 ((uint32 t)0x00200000)
- #define CAN F7R2 FB22 ((uint32 t)0x00400000)
- #define CAN F7R2 FB23 ((uint32 t)0x00800000)
- #define CAN F7R2 FB24 ((uint32 t)0x01000000)
- #define CAN F7R2 FB25 ((uint32 t)0x02000000)

- #define CAN\_F7R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN F7R2 FB27 ((uint32 t)0x08000000)
- #define CAN\_F7R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F7R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F7R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F7R2 FB31 ((uint32 t)0x80000000)
- #define CAN F8R2 FB0 ((uint32 t)0x00000001)
- #define CAN\_F8R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN F8R2 FB2 ((uint32 t)0x00000004)
- #define CAN F8R2 FB3 ((uint32 t)0x00000008)
- #define CAN F8R2 FB4 ((uint32 t)0x00000010)
- \* #define OAN\_1 onz\_1 b4 ((dint3z\_t)0x00000010)
- #define CAN\_F8R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F8R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F8R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F8R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN F8R2 FB9 ((uint32 t)0x00000200)
- #define CAN F8R2 FB10 ((uint32 t)0x00000400)
- #define CAN F8R2 FB11 ((uint32 t)0x00000800)
- #define CAN F8R2 FB12 ((uint32 t)0x00001000)
- #define CAN F8R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_F8R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F8R2 FB15 ((uint32 t)0x00008000)
- #define CAN F8R2 FB16 ((uint32 t)0x00010000)
- #define CAN\_F8R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F8R2 FB18 ((uint32 t)0x00040000)
- #define CAN\_F8R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN F8R2 FB20 ((uint32 t)0x00100000)
- #define CAN\_F8R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F8R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F8R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F8R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F8R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F8R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F8R2\_FB27 ((uint32\_t)0x08000000)
   #define CAN\_F8R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F8R2 FB29 ((uint32 t)0x20000000)
- #define CAN F8R2 FB30 ((uint32 t)0x40000000)
- #define CAN F8R2 FB31 ((uint32 t)0x80000000)
- #define CAN F9R2 FB0 ((uint32 t)0x00000001)
- #define CAN F9R2 FB1 ((uint32 t)0x00000002)
- #define CAN F9R2 FB2 ((uint32 t)0x00000004)
- #define CAN\_F9R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F9R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F9R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F9R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F9R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F9R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F9R2\_FB9 ((uint32\_t)0x00000200)
   #define CAN\_F9R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F9R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN F9R2 FB12 ((uint32 t)0x00001000)
- #define CAN F9R2 FB13 ((uint32 t)0x00002000)
- #define CAN F9R2 FB14 ((uint32 t)0x00004000)
- #define CAN F9R2 FB15 ((uint32 t)0x00008000)
- #define CAN F9R2 FB16 ((uint32 t)0x00010000)

- #define CAN\_F9R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F9R2 FB18 ((uint32 t)0x00040000)
- #define CAN\_F9R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN F9R2 FB20 ((uint32 t)0x00100000)
- #define CAN\_F9R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F9R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F9R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F9R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN F9R2 FB25 ((uint32 t)0x02000000)
- #define CAN F9R2 FB26 ((uint32 t)0x04000000)
- #define CAN F9R2 FB27 ((uint32 t)0x08000000)
- #define CAN F9R2 FB28 ((uint32 t)0x10000000)
- #define CAN F9R2 FB29 ((uint32 t)0x20000000)
- #define CAN F9R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F9R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F10R2 FB0 ((uint32 t)0x00000001)
- #define CAN F10R2 FB1 ((uint32 t)0x00000002)
- #define CAN F10R2 FB2 ((uint32 t)0x00000004)
- #define CAN F10R2 FB3 ((uint32 t)0x00000008)
- \* #define OAN\_1 TOTIZ\_1 D3 ((dint32\_t)0x0000000)
- #define CAN\_F10R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F10R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F10R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F10R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F10R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN F10R2 FB9 ((uint32 t)0x00000200)
- #define CAN\_F10R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN F10R2 FB11 ((uint32 t)0x00000800)
- #define CAN F10R2 FB12 ((uint32 t)0x00001000)
- #define CAN F10R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_T 10H2\_T B13 ((uint32\_t)0x00002000)
   #define CAN\_F10R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F10R2 FB15 ((uint32 t)0x00008000)
- \* #define OAN\_T TOTIZ\_T DTS ((dint3Z\_t)0X0000000)
- #define CAN\_F10R2\_FB16 ((uint32\_t)0x00010000)
   #define CAN\_F10R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F10R2 FB18 ((uint32 t)0x00040000)
- #define CAN F10R2 FB19 ((uint32 t)0x00080000)
- #define CAN\_F10R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F10R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F10R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F10R2\_FB23 ((uint32\_t)0x00800000)
   #define CAN F10R2 FB24 ((uint32\_t)0x01000000)
- #define CAN F10R2 FB25 ((uint32 t)0x02000000)
- #ddinic O/M\_T TOTIZ\_T B20 ((dinic2\_t)0x02000000)
- #define CAN\_F10R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F10R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F10R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F10R2 FB29 ((uint32 t)0x20000000)
- #define CAN F10R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F10R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F11R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F11R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F11R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F11R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F11R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F11R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F11R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F11R2\_FB7 ((uint32\_t)0x00000080)

- #define CAN\_F11R2\_FB8 ((uint32\_t)0x00000100)
   #define CAN\_F11R2\_FB9 ((uint32\_t)0x00000200)
   #define CAN\_F11R2\_FB10 ((uint32\_t)0x000000000
- #define CAN\_F11R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F11R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F11R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F11R2\_FB13 ((uint32\_t)0x00002000)
   #define CAN\_F14R0\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F11R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F11R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F11R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F11R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F11R2 FB18 ((uint32 t)0x00040000)
- #define CAN F11R2 FB19 ((uint32 t)0x00080000)
- #define CAN F11R2 FB20 ((uint32 t)0x00100000)
- #define CAN F11R2 FB21 ((uint32\_t)0x00100000)
- #define CAN\_F11R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN F11R2 FB23 ((uint32 t)0x00800000)
- #define CAN F11R2 FB24 ((uint32 t)0x01000000)
- #define CAN F11R2 FB25 ((uint32 t)0x02000000)
- #define CAN F11R2 FB26 ((uint32 t)0x04000000)
- #define CAN\_F11R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F11R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F11R2 FB29 ((uint32 t)0x20000000)
- #define CAN F11R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F11R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F12R2 FB0 ((uint32 t)0x00000001)
- #define CAN\_F12R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN F12R2 FB2 ((uint32 t)0x00000004)
- #define CAN F12R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F12R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F12R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F12R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F12R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F12R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F12R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F12R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F12R2\_FB11 ((uint32\_t)0x00000800)
   #define CAN\_F12R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN F12R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_F12R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F12R2 FB15 ((uint32 t)0x00008000)
- #define CAN F12R2 FB16 ((uint32 t)0x00010000)
- #define CAN\_F12R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F12R2 FB18 ((uint32 t)0x00040000)
- #define CAN\_F12R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN F12R2 FB20 ((uint32 t)0x00100000)
- #define CAN\_F12R2\_FB20 ((uint32\_t)0x00100000)
   #define CAN\_F12R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN F12R2 FB22 ((uint32 t)0x00400000)
- \* #define OAN\_1 12N2\_1 b22 ((dint32\_t)0x00400000)
- #define CAN\_F12R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F12R2\_FB24 ((uint32\_t)0x01000000)
   #define CAN\_F12R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN F12R2 FB26 ((uint32 t)0x04000000)
- #define CAN F12R2 FB27 ((uint32 t)0x08000000)
- #define CAN F12R2 FB28 ((uint32 t)0x10000000)
- #define CAN F12R2 FB29 ((uint32 t)0x20000000)
- #define CAN F12R2 FB30 ((uint32 t)0x40000000)

- #define CAN F12R2 FB31 ((uint32 t)0x80000000)
- #define CAN F13R2 FB0 ((uint32 t)0x00000001)
- #define CAN\_F13R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN F13R2 FB2 ((uint32 t)0x00000004)
- #define CAN\_F13R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F13R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F13R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F13R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F13R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F13R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F13R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F13R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN F13R2 FB11 ((uint32 t)0x00000800)
- #define CAN F13R2 FB12 ((uint32 t)0x00001000)
- #define CAN\_F13R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN F13R2 FB14 ((uint32 t)0x00004000)
- #define CAN F13R2 FB15 ((uint32 t)0x00008000)
- #define CAN F13R2 FB16 ((uint32 t)0x00010000)
- #define CAN F13R2 FB17 ((uint32 t)0x00020000)
- #define CAN F13R2 FB18 ((uint32 t)0x00040000)
- #define CAN\_F13R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN F13R2 FB20 ((uint32 t)0x00100000)
- #define CAN F13R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F13h2\_Fb21 ((diff(32\_t)0x00200000)
- #define CAN\_F13R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F13R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F13R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F13R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F13R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F13R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F13R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F13R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN F13R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F13R2\_FB31 ((uint32\_t)0x80000000)
- #define CRC\_DR\_DR ((uint32\_t)0xFFFFFFFF)
- #define CRC IDR IDR ((uint8 t)0xFF)
- #define CRC CR RESET ((uint8 t)0x01)
- #define CRYP\_CR\_ALGODIR ((uint32\_t)0x00000004)
- #define CRYP\_CR\_ALGOMODE ((uint32\_t)0x00000038)
- #define CRYP\_CR\_ALGOMODE\_0 ((uint32\_t)0x00000008)
- #define CRYP\_CR\_ALGOMODE\_1 ((uint32\_t)0x00000010)
- #define CRYP CR ALGOMODE 2 ((uint32 t)0x00000020)
- #define CRYP\_CR\_ALGOMODE\_TDES\_ECB ((uint32\_t)0x00000000)
- #define CRYP\_CR\_ALGOMODE\_TDES\_CBC ((uint32\_t)0x00000008)
- #define CRYP\_CR\_ALGOMODE\_DES\_ECB ((uint32\_t)0x00000010)
- #define CRYP\_CR\_ALGOMODE\_DES\_CBC ((uint32\_t)0x00000018)
- #define CRYP\_CR\_ALGOMODE\_AES\_ECB ((uint32\_t)0x00000020)
- #define CRYP\_CR\_ALGOMODE\_AES\_CBC ((uint32\_t)0x00000028)
   #define CRYP CR ALGOMODE AES CTR ((uint32\_t)0x00000030)
- #define CRYP CR ALGOMODE AES KEY ((uint32 t)0x00000038)
- #define CRYP\_CR\_DATATYPE ((uint32\_t)0x000000C0)
- #define CRYP CR DATATYPE 0 ((uint32 t)0x00000040)
- #define CRYP\_CR\_DATATYPE\_1 ((uint32\_t)0x00000080)
- #define CRYP\_CR\_KEYSIZE ((uint32\_t)0x00000300)
- #define CRYP CR KEYSIZE 0 ((uint32 t)0x00000100)
- #define CRYP\_CR\_KEYSIZE\_1 ((uint32\_t)0x00000200)

- #define CRYP\_CR\_FFLUSH ((uint32\_t)0x00004000)
- #define CRYP CR CRYPEN ((uint32 t)0x00008000)
- #define CRYP SR IFEM ((uint32 t)0x0000001)
- #define CRYP\_SR\_IFNF ((uint32\_t)0x00000002)
- #define CRYP SR OFNE ((uint32 t)0x00000004)
- #define CRYP SR OFFU ((uint32 t)0x00000008)
- #define CRYP SR BUSY ((uint32 t)0x00000010)
- #define CRYP\_DMACR\_DIEN ((uint32\_t)0x0000001)
- #define CRYP DMACR DOEN ((uint32 t)0x00000002)
- #define CRYP IMSCR INIM ((uint32 t)0x00000001)
- #define CRYP\_IMSCR\_OUTIM ((uint32\_t)0x00000002)
- #define CRYP\_RISR\_OUTRIS ((uint32\_t)0x00000001)
- #define CRYP\_RISR\_INRIS ((uint32\_t)0x00000002)
- #define CRYP\_MISR\_INMIS ((uint32\_t)0x00000001)
- #define CRYP\_MISR\_OUTMIS ((uint32\_t)0x00000002)
- #define DAC\_CR\_EN1 ((uint32\_t)0x00000001)
- #define DAC\_CR\_BOFF1 ((uint32\_t)0x00000002)
- #define DAC\_CR\_TEN1 ((uint32\_t)0x00000004)
- #define DAC CR TSEL1 ((uint32 t)0x00000038)
- #define DAC CR TSEL1 0 ((uint32 t)0x00000008)
- #define DAC\_CR\_TSEL1\_1 ((uint32\_t)0x00000010)
- #define DAC CR TSEL1 2 ((uint32 t)0x00000020)
- #define DAC CR WAVE1 ((uint32 t)0x000000C0)
- #define DAC\_CR\_WAVE1\_0 ((uint32\_t)0x00000040)
- #define DAC CR WAVE1 1 ((uint32 t)0x00000080)
- \* #define DAO\_On\_vAVE1\_1 ((dint32\_t)0x0000000)
- #define DAC\_CR\_MAMP1 ((uint32\_t)0x00000F00)
- #define DAC\_CR\_MAMP1\_0 ((uint32\_t)0x00000100)
- #define DAC\_CR\_MAMP1\_1 ((uint32\_t)0x00000200)
- #define DAC\_CR\_MAMP1\_2 ((uint32\_t)0x00000400)
- #define DAC\_CR\_MAMP1\_3 ((uint32\_t)0x00000800)
- #define DAC\_CR\_DMAEN1 ((uint32\_t)0x00001000)
- #define DAC CR EN2 ((uint32 t)0x00010000)
- #define DAC\_CR\_BOFF2 ((uint32\_t)0x00020000)
- #define DAC\_CR\_TEN2 ((uint32\_t)0x00040000)
- #define DAC\_CR\_TSEL2 ((uint32\_t)0x00380000)
- #define DAC\_CR\_TSEL2\_0 ((uint32\_t)0x00080000)
- #define DAC\_CR\_TSEL2\_1 ((uint32\_t)0x00100000)
- #define DAC\_CR\_TSEL2\_2 ((uint32\_t)0x00200000)
- #define DAC\_CR\_WAVE2 ((uint32\_t)0x00C00000)
- #define DAC\_CR\_WAVE2\_0 ((uint32\_t)0x00400000)
- #define DAC CR WAVE2 1 ((uint32 t)0x00800000)
- #define DAC\_CR\_MAMP2 ((uint32\_t)0x0F000000)
- #define DAC\_CR\_MAMP2\_0 ((uint32\_t)0x01000000)
- #define DAC\_CR\_MAMP2\_1 ((uint32\_t)0x02000000)
- #define DAC\_CR\_MAMP2\_2 ((uint32\_t)0x04000000)
- #define DAC\_CR\_MAMP2\_3 ((uint32\_t)0x08000000)
- #define DAC CR DMAEN2 ((uint32 t)0x10000000)
- #define DAC\_SWTRIGR\_SWTRIG1 ((uint8\_t)0x01)
- #define DAC\_SWTRIGR\_SWTRIG2 ((uint8\_t)0x02)
- #define DAC\_DHR12R1\_DACC1DHR ((uint16\_t)0x0FFF)
- #define DAC DHR12L1 DACC1DHR ((uint16 t)0xFFF0)
- #define DAC\_DHR8R1\_DACC1DHR ((uint8\_t)0xFF)
- #define DAC\_DHR12R2\_DACC2DHR ((uint16\_t)0x0FFF)
- #define DAC\_DHR12L2\_DACC2DHR ((uint16\_t)0xFFF0)
- #define DAC DHR8R2 DACC2DHR ((uint8 t)0xFF)

- #define DAC DHR12RD DACC1DHR ((uint32 t)0x00000FFF)
- #define DAC DHR12RD DACC2DHR ((uint32 t)0x0FFF0000)
- #define DAC DHR12LD DACC1DHR ((uint32 t)0x0000FFF0)
- #define DAC DHR12LD DACC2DHR ((uint32 t)0xFFF00000)
- #define DAC DHR8RD DACC1DHR ((uint16\_t)0x00FF)
- #define DAC DHR8RD DACC2DHR ((uint16 t)0xFF00)
- #define DAC DOR1 DACC1DOR ((uint16 t)0x0FFF)
- #define DAC\_DOR2\_DACC2DOR ((uint16\_t)0x0FFF)
- #define DAC SR DMAUDR1 ((uint32 t)0x00002000)
- #define DAC SR DMAUDR2 ((uint32 t)0x20000000)
- #define DCMI CR CAPTURE ((uint32 t)0x00000001)
- #define **DCMI\_CR\_CM** ((uint32\_t)0x00000002)
- #define DCMI CR CROP ((uint32 t)0x00000004)
- #define **DCMI\_CR\_JPEG** ((uint32\_t)0x00000008)
- #define **DCMI CR ESS** ((uint32 t)0x00000010)
- #define DCMI CR PCKPOL ((uint32 t)0x00000020)
- #define DCMI CR HSPOL ((uint32 t)0x00000040)
- #define DCMI CR VSPOL ((uint32 t)0x00000080)
- #define DCMI\_CR\_FCRC\_0 ((uint32\_t)0x00000100)
- #define DCMI CR FCRC 1 ((uint32 t)0x00000200)
- #define **DCMI CR EDM 0** ((uint32 t)0x00000400)
- #define **DCMI CR EDM 1** ((uint32 t)0x00000800)
- #define **DCMI CR CRE** ((uint32 t)0x00001000)
- #define DCMI CR ENABLE ((uint32 t)0x00004000)
- #define DCMI SR HSYNC ((uint32 t)0x00000001)
- #define DCMI\_SR\_VSYNC ((uint32\_t)0x00000002)
- #define **DCMI SR FNE** ((uint32 t)0x00000004)
- #define DCMI RISR FRAME RIS ((uint32 t)0x00000001)
- #define DCMI RISR OVF RIS ((uint32 t)0x00000002)
- #define DCMI RISR ERR RIS ((uint32 t)0x00000004)
- #define DCMI\_RISR\_VSYNC\_RIS ((uint32\_t)0x00000008)
- #define DCMI\_RISR\_LINE\_RIS ((uint32\_t)0x00000010)
- #define DCMI IER FRAME IE ((uint32 t)0x00000001)
- #define DCMI IER OVF IE ((uint32 t)0x00000002)
- #define DCMI\_IER\_ERR\_IE ((uint32\_t)0x00000004) #define DCMI IER VSYNC IE ((uint32 t)0x00000008)
- #define DCMI\_IER\_LINE\_IE ((uint32\_t)0x0000010)
- #define DCMI MISR FRAME MIS ((uint32 t)0x0000001)
- #define DCMI MISR OVF MIS ((uint32 t)0x00000002)
- #define DCMI MISR ERR MIS ((uint32 t)0x00000004)
- #define DCMI MISR VSYNC MIS ((uint32 t)0x00000008)
- #define DCMI MISR LINE MIS ((uint32 t)0x00000010)
- #define DCMI ICR FRAME ISC ((uint32 t)0x00000001)
- #define DCMI\_ICR\_OVF\_ISC ((uint32\_t)0x00000002)
- #define DCMI ICR ERR ISC ((uint32 t)0x00000004)
- #define DCMI ICR VSYNC ISC ((uint32 t)0x00000008)
- #define DCMI ICR LINE ISC ((uint32 t)0x00000010)
- #define DMA SxCR CHSEL ((uint32 t)0x0E000000)
- #define DMA SxCR CHSEL 0 ((uint32 t)0x02000000)
- #define DMA\_SxCR\_CHSEL\_1 ((uint32\_t)0x04000000)
- #define DMA SxCR CHSEL 2 ((uint32 t)0x08000000)
- #define DMA SxCR MBURST ((uint32 t)0x01800000)
- #define DMA SxCR MBURST 0 ((uint32 t)0x00800000)
- #define DMA SxCR MBURST 1 ((uint32 t)0x01000000)
- #define DMA SxCR PBURST ((uint32 t)0x00600000)

- #define DMA SxCR PBURST 0 ((uint32 t)0x00200000)
- #define DMA\_SxCR\_PBURST\_1 ((uint32\_t)0x00400000)
- #define DMA\_SxCR\_ACK ((uint32\_t)0x00100000)
- #define DMA SxCR CT ((uint32 t)0x00080000)
- #define DMA SxCR DBM ((uint32 t)0x00040000)
- #define DMA SxCR PL ((uint32 t)0x00030000)
- #define DMA SxCR PL 0 ((uint32 t)0x00010000)
- #define DMA\_SxCR\_PL\_1 ((uint32\_t)0x00020000)
- #define DMA SxCR PINCOS ((uint32 t)0x00008000)
- #define DMA SxCR MSIZE ((uint32 t)0x00006000)
- #define DMA SxCR MSIZE 0 ((uint32 t)0x00002000)
- #define DMA SxCR MSIZE 1 ((uint32 t)0x00004000)
- #define DMA SxCR PSIZE ((uint32 t)0x00001800)
- #define DMA SxCR PSIZE 0 ((uint32 t)0x00000800)
- #define DMA\_SxCR\_PSIZE\_1 ((uint32\_t)0x00001000)
- #define DMA SxCR MINC ((uint32 t)0x00000400)
- #define DMA SxCR PINC ((uint32 t)0x00000200)
- #define DMA SxCR CIRC ((uint32 t)0x00000100)
- #define DMA SxCR DIR ((uint32 t)0x000000C0)
- #define DMA SxCR DIR 0 ((uint32 t)0x00000040)
- #define DMA\_SxCR\_DIR\_1 ((uint32\_t)0x00000080)
- #define DMA SxCR PFCTRL ((uint32 t)0x00000020)
- #define DMA SxCR TCIE ((uint32 t)0x00000010)
- #define DMA\_SxCR\_HTIE ((uint32\_t)0x00000008)
- #define DMA\_SxCR\_TEIE ((uint32\_t)0x00000004)
- #define DMA\_SxCR\_DMEIE ((uint32\_t)0x00000002)
- #define DMA SxCR EN ((uint32 t)0x00000001)
- #define DMA\_SxNDT ((uint32\_t)0x0000FFFF)
- #define DMA\_SxNDT\_0 ((uint32\_t)0x00000001)
- #define DMA\_SxNDT\_1 ((uint32\_t)0x00000002)
- #define DMA\_SxNDT\_2 ((uint32\_t)0x00000004)
- #define DMA\_SxNDT\_3 ((uint32\_t)0x00000008)
- #define DMA\_SxNDT\_4 ((uint32\_t)0x00000010)
- #define DMA\_SxNDT\_5 ((uint32\_t)0x00000020)
   #define DMA\_SxNDT\_6 ((uint32\_t)0x00000040)
- #define DMA SxNDT\_7 ((uint32 t)0x00000080)
- #define DMA\_SxNDT\_8 ((uint32\_t)0x00000100)
- #define DMA SxNDT 9 ((uint32 t)0x00000200)
- #define DMA\_SxNDT\_10 ((uint32\_t)0x00000400)
- #define DMA SxNDT\_11 ((uint32 t)0x00000800)
- #define DMA SxNDT 12 ((uint32 t)0x00001000)
- #define DMA\_SxNDT\_13 ((uint32\_t)0x00002000)
- #define DMA SxNDT 14 ((uint32 t)0x00004000)
- #define DMA\_SxNDT\_15 ((uint32\_t)0x00008000)
- #define DMA SxFCR FEIE ((uint32 t)0x00000080)
- #define DMA SxFCR FS ((uint32 t)0x00000038)
- #define DMA\_SxFCR\_FS\_0 ((uint32\_t)0x00000008)
- #define DMA\_SxFCR\_FS\_1 ((uint32\_t)0x00000010)
   #define DMA\_SxFCR\_FS\_2 ((uint32\_t)0x00000020)
- #define DMA\_SxFCR\_DMDIS ((uint32\_t)0x00000004)
- #define DMA\_SxFCR\_FTH ((uint32\_t)0x00000003)
- #define DMA\_SxFCR\_FTH\_0 ((uint32\_t)0x00000001)
- #define DMA\_SxFCR\_FTH\_1 ((uint32\_t)0x00000002)
- #define DMA LISR TCIF3 ((uint32 t)0x08000000)
- #define DMA\_LISR\_HTIF3 ((uint32\_t)0x04000000)

- #define DMA LISR TEIF3 ((uint32 t)0x02000000)
- #define DMA LISR DMEIF3 ((uint32 t)0x01000000)
- #define DMA LISR FEIF3 ((uint32 t)0x00400000)
- #define DMA LISR TCIF2 ((uint32 t)0x00200000)
- #define DMA LISR HTIF2 ((uint32 t)0x00100000)
- #define DMA LISR TEIF2 ((uint32 t)0x00080000)
- #define DMA LISR DMEIF2 ((uint32 t)0x00040000)
- #define DMA\_LISR\_FEIF2 ((uint32\_t)0x00010000)
- #define DMA\_LISR\_TCIF1 ((uint32\_t)0x00000800)
- #define DMA LISR HTIF1 ((uint32 t)0x00000400)
- #define DMA\_LISR\_TEIF1 ((uint32\_t)0x00000200)
- #define DMA\_LISR\_DMEIF1 ((uint32\_t)0x00000100)
- #define DMA\_LISR\_FEIF1 ((uint32\_t)0x00000040)
- #define DMA\_LISR\_TCIF0 ((uint32\_t)0x00000020)
- #define DMA\_LISR\_HTIF0 ((uint32\_t)0x00000010)
- #define DMA LISR TEIF0 ((uint32 t)0x00000008)
- #define DMA\_LISR\_DMEIF0 ((uint32\_t)0x00000004)
- #define DMA LISR FEIF0 ((uint32 t)0x00000001)
- #define DMA\_HISR\_TCIF7 ((uint32\_t)0x08000000)
- #define DMA HISR HTIF7 ((uint32 t)0x04000000)
- #define DMA HISR TEIF7 ((uint32 t)0x02000000)
- #define DMA HISR DMEIF7 ((uint32 t)0x01000000)
- #define DMA HISR FEIF7 ((uint32 t)0x00400000)
- #define DMA HISR TCIF6 ((uint32 t)0x00200000)
- #define DMA HISR HTIF6 ((uint32 t)0x00100000)
- #define DMA\_HISR\_TEIF6 ((uint32\_t)0x00080000)
- #define **DMA HISR DMEIF6** ((uint32 t)0x00040000)
- #define DMA\_HISR\_FEIF6 ((uint32\_t)0x00010000)
- #define DMA HISR TCIF5 ((uint32 t)0x00000800)
- #define DMA HISR HTIF5 ((uint32 t)0x00000400)
- #define DMA\_HISR\_TEIF5 ((uint32\_t)0x00000200)
- #define DMA\_HISR\_DMEIF5 ((uint32\_t)0x00000100)
- #define DMA\_HISR\_FEIF5 ((uint32\_t)0x00000040)
- #define DMA HISR TCIF4 ((uint32 t)0x00000020)
- #define DMA\_HISR\_HTIF4 ((uint32\_t)0x00000010)
- #define DMA\_HISR\_TEIF4 ((uint32\_t)0x00000008)
- #define DMA\_HISR\_DMEIF4 ((uint32\_t)0x00000004)
- #define DMA\_HISR\_FEIF4 ((uint32\_t)0x00000001)
- #define DMA\_LIFCR\_CTCIF3 ((uint32\_t)0x08000000)
- #define DMA LIFCR CHTIF3 ((uint32 t)0x04000000)
- #define DMA LIFCR CTEIF3 ((uint32 t)0x02000000)
- #define DMA LIFCR CDMEIF3 ((uint32 t)0x01000000)
- #define DMA\_LIFCR\_CFEIF3 ((uint32\_t)0x00400000)
- #define DMA\_LIFCR\_CTCIF2 ((uint32\_t)0x00200000)
- #define DMA LIFCR CHTIF2 ((uint32 t)0x00100000)
- #define DMA LIFCR CTEIF2 ((uint32 t)0x00080000)
- #define DMA LIFCR CDMEIF2 ((uint32 t)0x00040000)
- #define DMA LIFCR CFEIF2 ((uint32 t)0x00010000)
- #define DMA LIFCR CTCIF1 ((uint32 t)0x00000800)
- #define DMA\_LIFCR\_CHTIF1 ((uint32\_t)0x00000400)
- #define DMA LIFCR CTEIF1 ((uint32 t)0x00000200)
- #define DMA\_LIFCR\_CDMEIF1 ((uint32\_t)0x00000100)
- #define DMA\_LIFCR\_CFEIF1 ((uint32\_t)0x00000040)
- #define DMA\_LIFCR\_CTCIF0 ((uint32\_t)0x00000020)
- #define DMA\_LIFCR\_CHTIF0 ((uint32\_t)0x00000010)

- #define DMA\_LIFCR\_CTEIF0 ((uint32\_t)0x00000008)
- #define DMA\_LIFCR\_CDMEIF0 ((uint32\_t)0x00000004)
- #define DMA\_LIFCR\_CFEIF0 ((uint32\_t)0x00000001)
- #define DMA\_HIFCR\_CTCIF7 ((uint32\_t)0x08000000)
- #define DMA HIFCR CHTIF7 ((uint32 t)0x04000000)
- #define DMA\_HIFCR\_CTEIF7 ((uint32\_t)0x02000000)
- #define DMA HIFCR CDMEIF7 ((uint32 t)0x01000000)
- #define DMA\_HIFCR\_CFEIF7 ((uint32\_t)0x00400000)
- #define DMA HIFCR CTCIF6 ((uint32 t)0x00200000)
- #define DMA HIFCR CHTIF6 ((uint32 t)0x00100000)
- #define DMA HIFCR CTEIF6 ((uint32 t)0x00080000)
- #define DMA HIFCR CDMEIF6 ((uint32 t)0x00040000)
- #define DMA\_HIFCR\_CFEIF6 ((uint32\_t)0x00010000)
- #define DMA\_HIFCR\_CTCIF5 ((uint32\_t)0x00000800)
- #define DMA\_HIFCR\_CHTIF5 ((uint32\_t)0x00000400)
- #define DMA HIFCR CTEIF5 ((uint32 t)0x00000200)
- #define DMA HIFCR CDMEIF5 ((uint32 t)0x00000100)
- #define DMA HIFCR CFEIF5 ((uint32 t)0x00000040)
- #define DMA\_IIII OIL\_OI EII 3 ((dinto2\_t)0x000000+0)
- #define DMA\_HIFCR\_CTCIF4 ((uint32\_t)0x00000020)
   #define DMA\_HIFCR\_CHTIF4 ((uint32\_t)0x00000010)
- #define DMA\_HIFCR\_CTEIF4 ((uint32\_t)0x00000008)
- #define DMA HIFCR CDMEIF4 ((uint32 t)0x00000004)
- #define DMA HIFCR CFEIF4 ((uint32 t)0x00000001)
- #define EXTI\_IMR\_MR0 ((uint32\_t)0x00000001)
- #define EXTL IMR MR1 ((uint32 t)0x00000002)
- #define EXTI\_IMR\_MR2 ((uint32\_t)0x00000004)
- #define EXTI\_IMR\_MR3 ((uint32\_t)0x00000008)
- #define EXTI\_IMR\_MR4 ((uint32\_t)0x00000010)
- #define EXTI\_IMR\_MR5 ((uint32\_t)0x00000020)
- #define EXTI\_IMR\_MR6 ((uint32\_t)0x00000040)
- #define EXTI\_IMR\_MR7 ((uint32\_t)0x00000080)
- #define EXTI IMR MR8 ((uint32 t)0x00000100)
- #define EXTI\_IMR\_MR9 ((uint32\_t)0x00000200)
- #define EXTI\_IMR\_MR10 ((uint32\_t)0x00000400)
- #define EXTI\_IMR\_MR11 ((uint32\_t)0x00000800)
- #define EXTI\_IMR\_MR12 ((uint32\_t)0x00001000)
- #define EXTI\_IMR\_MR13 ((uint32\_t)0x00002000)
- #define EXTI\_IMR\_MR14 ((uint32\_t)0x00004000)
- #define EXTI\_IMR\_MR15 ((uint32\_t)0x00008000)
- #define EXTI\_IMR\_MR16 ((uint32\_t)0x00010000)
- #define EXTI\_IMR\_MR17 ((uint32\_t)0x00020000)
- #define EXTI\_IMR\_MR18 ((uint32\_t)0x00040000)
- #define EXTI\_IMR\_MR19 ((uint32\_t)0x00080000)
- #define EXTI\_EMR\_MR0 ((uint32\_t)0x00000001)
- #define EXTI\_EMR\_MR1 ((uint32\_t)0x00000002)
- #define EXTI\_EMR\_MR2 ((uint32\_t)0x00000004)
- #define EXTI\_EMR\_MR3 ((uint32\_t)0x00000008)
- #define EXTI\_EMR\_MR4 ((uint32\_t)0x00000010)
- #define EXTI\_EMR\_MR5 ((uint32\_t)0x00000020)
- #define EXTI\_EMR\_MR6 ((uint32\_t)0x00000040)#define EXTI\_EMR\_MR7 ((uint32\_t)0x000000080)
- #define EXTL EMR MR8 ((uint32 t)0x00000100)
- #define EXTI EMR MR9 ((uint32 t)0x00000200)
- #define EXTL EMR MR10 ((uint32 t)0x00000400)
- #define EXTI EMR MR11 ((uint32 t)0x00000800)

```
    #define EXTI_EMR_MR12 ((uint32_t)0x00001000)
```

- #define EXTL EMR MR13 ((uint32 t)0x00002000)
- #define EXTI\_EMR\_MR14 ((uint32\_t)0x00004000)
- #define EXTL EMR MR15 ((uint32 t)0x00008000)
- #define EXTI EMR MR16 ((uint32 t)0x00010000)
- #define EXTL EMR MR17 ((uint32 t)0x00020000)
- #define EXTL EMR MR18 ((uint32 t)0x00040000)
- #define EXTI\_EMR\_MR19 ((uint32\_t)0x00080000)
- #define EXTI\_RTSR\_TR0 ((uint32\_t)0x00000001)
- #define EXTI\_RTSR\_TR1 ((uint32\_t)0x00000002)
- #define EXTI\_RTSR\_TR2 ((uint32\_t)0x00000004)
- #define EXTI\_RTSR\_TR3 ((uint32\_t)0x00000008)
- #define EXTI\_RTSR\_TR4 ((uint32\_t)0x00000010)
- #define EXTI\_RTSR\_TR5 ((uint32\_t)0x00000020)
- #define EXTI\_RTSR\_TR6 ((uint32\_t)0x00000040)
- #define EXTI\_RTSR\_TR7 ((uint32\_t)0x00000080)
- #define EXTI\_RTSR\_TR8 ((uint32\_t)0x00000100)
- #define EXTI\_RTSR\_TR9 ((uint32\_t)0x00000200)
- #define EXTL RTSR TR10 ((uint32 t)0x00000400)
- #define EXTI\_RTSR\_TR11 ((uint32\_t)0x00000800)
- #define EXTI\_RTSR\_TR12 ((uint32\_t)0x00001000)
- #define EXTI\_RTSR\_TR13 ((uint32\_t)0x00002000)
- #define EXTL RTSR TR14 ((uint32 t)0x00004000)
- #define EXTI\_RTSR\_TR15 ((uint32\_t)0x00008000)
- #define EXTL RTSR TR16 ((uint32 t)0x00010000)
- #define EXTI\_RTSR\_TR17 ((uint32\_t)0x00020000)
- #define EXTL RTSR TR18 ((uint32 t)0x00040000)
- #define EXTL RTSR TR19 ((uint32 t)0x00080000)
- #define EXTL FTSR TR0 ((uint32 t)0x00000001)
- #define EXTI\_FTSR\_TR1 ((uint32\_t)0x00000002)
- #define EXTI\_FTSR\_TR2 ((uint32 t)0x00000004)
- #define EXTL FTSR TR3 ((uint32 t)0x00000008)
- #define EXTI\_FTSR\_TR4 ((uint32\_t)0x00000010)
- #define EXTL FTSR TR5 ((uint32 t)0x00000020)
- #define EXTI FTSR TR6 ((uint32 t)0x00000040)
- #define EXTL FTSR TR7 ((uint32 t)0x00000080)
- #define EXTI\_FTSR\_TR8 ((uint32\_t)0x00000100)
- #define EXTL FTSR TR9 ((uint32 t)0x00000200)
- #define EXTI\_FTSR\_TR10 ((uint32\_t)0x00000400)
- #define EXTL FTSR TR11 ((uint32 t)0x00000800)
- #define EXTL FTSR TR12 ((uint32 t)0x00001000)
- #define EXTL FTSR TR13 ((uint32 t)0x00002000)
- #define EXTL FTSR TR14 ((uint32 t)0x00004000)
- #define EXTI\_FTSR\_TR15 ((uint32\_t)0x00008000)
- #define EXTL FTSR TR16 ((uint32 t)0x00010000)
- #define EXTL FTSR TR17 ((uint32 t)0x00020000)
- #define EXTL FTSR TR18 ((uint32 t)0x00040000)
- #define EXTI\_FTSR\_TR19 ((uint32\_t)0x00080000)
- #define EXTI\_SWIER\_SWIER0 ((uint32\_t)0x00000001)
- #define EXTI\_SWIER\_SWIER1 ((uint32\_t)0x00000002)
- #define EXTI SWIER SWIER2 ((uint32 t)0x00000004)
- #define EXTI\_SWIER\_SWIER3 ((uint32\_t)0x00000008)
- #define EXTI SWIER SWIER4 ((uint32 t)0x00000010)
- #define EXTL SWIER SWIER5 ((uint32 t)0x00000020)
- #define EXTI SWIER SWIER6 ((uint32 t)0x00000040)

- #define EXTI\_SWIER\_SWIER7 ((uint32\_t)0x00000080)
- #define EXTI SWIER SWIER8 ((uint32 t)0x00000100)
- #define EXTI\_SWIER\_SWIER9 ((uint32\_t)0x00000200)
- #define EXTI SWIER SWIER10 ((uint32 t)0x00000400)
- #define EXTL SWIER SWIER11 ((uint32 t)0x00000800)
- #define EXTI\_SWIER\_SWIER12 ((uint32\_t)0x00001000)
- #define EXTI\_SWIER\_SWIER13 ((uint32\_t)0x00002000)
- #define EXTI\_SWIER\_SWIER14 ((uint32\_t)0x00004000)
- #define EXTI SWIER SWIER15 ((uint32 t)0x00008000)
- #define EXTI SWIER SWIER16 ((uint32 t)0x00010000)
- \* #define EXTI\_OWIETT\_OWIETTO ((dinto2\_t)0x00010000)
- #define EXTI\_SWIER\_SWIER17 ((uint32\_t)0x00020000)
- #define EXTI\_SWIER\_SWIER18 ((uint32\_t)0x00040000)
- #define EXTI\_SWIER\_SWIER19 ((uint32\_t)0x00080000)
- #define EXTI\_PR\_PR0 ((uint32\_t)0x00000001)
- #define EXTI\_PR\_PR1 ((uint32\_t)0x00000002)
- #define EXTI\_PR\_PR2 ((uint32\_t)0x00000004)
- #define EXTI\_PR\_PR3 ((uint32\_t)0x00000008)
- #define EXTI PR PR4 ((uint32 t)0x00000010)
- #define EXTI\_PR\_PR5 ((uint32\_t)0x00000020)
- #define EXTL PR PR6 ((uint32 t)0x00000040)
- #define EXTI\_PR\_PR7 ((uint32\_t)0x00000080)
- #define EXTI\_PR\_PR8 ((uint32\_t)0x00000100)
- #define EXTI PR PR9 ((uint32 t)0x00000200)
- #define EXTI\_PR\_PR10 ((uint32\_t)0x00000400)
- #define EXTI\_PR\_PR11 ((uint32\_t)0x00000800)
- #define EXTI\_PR\_PR12 ((uint32\_t)0x00001000)
- #define EXTI PR PR13 ((uint32 t)0x00002000)
- #define EXTI\_PR\_PR14 ((uint32\_t)0x00004000)
- #define EXTI\_PR\_PR15 ((uint32\_t)0x00008000)
- #define EXTI\_PR\_PR16 ((uint32\_t)0x00010000)
- #define EXTI\_PR\_PR17 ((uint32\_t)0x00020000)
- #define EXTI\_PR\_PR18 ((uint32\_t)0x00040000)
- #define EXTI\_PR\_PR19 ((uint32\_t)0x00080000)
- #define FLASH\_ACR\_LATENCY ((uint32\_t)0x00000007)
- #define FLASH\_ACR\_LATENCY\_0WS ((uint32\_t)0x00000000)
- #define FLASH\_ACR\_LATENCY\_1WS ((uint32\_t)0x00000001)
- #define FLASH\_ACR\_LATENCY\_2WS ((uint32\_t)0x00000002)
- #define FLASH\_ACR\_LATENCY\_3WS ((uint32\_t)0x00000003)
- #define FLASH\_ACR\_LATENCY\_4WS ((uint32\_t)0x00000004)
   #define FLASH\_ACR\_LATENCY\_5WS ((uint32\_t)0x00000005)
- #define FLASH ACR LATENCY 6WS ((uint32 t)0x00000006)
- #define FLACIL ACR LATENCY TWO ((dirito2\_t)0x00000000)
- #define FLASH\_ACR\_LATENCY\_7WS ((uint32\_t)0x00000007)
- #define FLASH\_ACR\_PRFTEN ((uint32\_t)0x00000100)
- #define FLASH\_ACR\_ICEN ((uint32\_t)0x00000200)
  #define FLASH\_ACR\_DCEN ((uint32\_t)0x00000400)
- #define FLASH ACR ICRST ((uint32 t)0x00000800)
- #define FLASH ACR DCRST ((uint32 t)0x00001000)
- #define FLASH ACR BYTE0 ADDRESS ((uint32 t)0x40023C00)
- #define FLASH ACR BYTE2 ADDRESS ((uint32 t)0x40023C03)
- #define FLASH\_SR\_EOP ((uint32\_t)0x00000001)
- #define FLASH SR SOP ((uint32 t)0x00000002)
- #define FLASH\_SR\_WRPERR ((uint32\_t)0x00000010)
- #define FLASH\_SR\_PGAERR ((uint32\_t)0x00000020)
- #define FLASH SR PGPERR ((uint32 t)0x00000040)
- #define FLASH\_SR\_PGSERR ((uint32\_t)0x00000080)

- #define FLASH SR BSY ((uint32 t)0x00010000)
- #define FLASH CR PG ((uint32 t)0x00000001)
- #define FLASH\_CR\_SER ((uint32\_t)0x00000002)
- #define FLASH\_CR\_MER ((uint32\_t)0x00000004)
- #define FLASH\_CR\_SNB\_0 ((uint32\_t)0x00000008)
- #define FLASH\_CR\_SNB\_1 ((uint32\_t)0x00000010)
- #define FLASH\_CR\_SNB\_2 ((uint32\_t)0x00000020)
- #define FLASH\_CR\_SNB\_3 ((uint32\_t)0x00000040)
- #define FLASH CR PSIZE 0 ((uint32 t)0x00000100)
- #define FLASH CR PSIZE 1 ((uint32 t)0x00000200)
- #define FLASH CR STRT ((uint32 t)0x00010000)
- #define FLASH CR EOPIE ((uint32 t)0x01000000)
- #define FLASH CR LOCK ((uint32 t)0x80000000)
- #define FLASH OPTCR OPTLOCK ((uint32 t)0x00000001)
- #define FLASH OPTCR OPTSTRT ((uint32 t)0x00000002)
- #define FLASH OPTCR BOR LEV 0 ((uint32 t)0x00000004)
- #define FLASH OPTCR BOR LEV\_1 ((uint32 t)0x00000008)
- #define FLASH OPTCR BOR LEV ((uint32 t)0x0000000C)
- #define FLASH OPTCR WDG SW ((uint32 t)0x00000020)
- #define FLASH\_OPTCR\_nRST\_STOP ((uint32\_t)0x00000040)
- #define FLASH OPTCR nRST STDBY ((uint32 t)0x00000080)
- #define FLASH OPTCR RDP 0 ((uint32 t)0x00000100)
- #define FLASH OPTCR RDP 1 ((uint32 t)0x00000200)
- #define FLASH\_OPTCR\_RDP\_2 ((uint32\_t)0x00000400)
- #define FLASH\_OPTCR\_RDP\_3 ((uint32\_t)0x00000800)
- #define FLASH\_OPTCR\_RDP\_4 ((uint32\_t)0x00001000)
- #define FLASH\_OPTCR\_RDP\_5 ((uint32\_t)0x00002000)
- #define FLASH\_OPTCR\_RDP\_6 ((uint32\_t)0x00004000)
- #define FLASH\_OPTCR\_RDP\_7 ((uint32\_t)0x00008000)
- #define FLASH\_OPTCR\_nWRP\_0 ((uint32\_t)0x00010000)
- #define FLASH\_OPTCR\_nWRP\_1 ((uint32\_t)0x00020000)
- #define FLASH\_OPTCR\_nWRP\_2 ((uint32\_t)0x00040000)
   #define FLASH\_OPTCR\_nWRP\_3 ((uint32\_t)0x00080000)
- #define FLASH OPTCR nWRP 4 ((uint32 t)0x00100000)
- #define FLASH\_OPTCR\_nWRP\_5 ((uint32\_t)0x00200000)
- #define FLASH OPTCR nWRP 6 ((uint32 t)0x00400000)
- #define FLASH OPTCR nWRP 7 ((uint32 t)0x00800000)
- #define FLASH\_OPTCR\_nWRP\_8 ((uint32\_t)0x01000000)
- #define FLASH\_OPTCR\_nWRP\_9 ((uint32\_t)0x02000000)
- #define FLASH OPTCR nWRP 10 ((uint32 t)0x04000000)
- #define FLASH OPTCR nWRP 11 ((uint32 t)0x08000000)
- #define FSMC BCR1 MBKEN ((uint32 t)0x00000001)
- #define FSMC\_BCR1\_MUXEN ((uint32\_t)0x00000002)
- #define FSMC\_BCR1\_MTYP ((uint32\_t)0x0000000C)
- #define FSMC\_BCR1\_MTYP\_0 ((uint32\_t)0x00000004)
- #define FSMC\_BCR1\_MTYP\_1 ((uint32\_t)0x00000008)
- #define FSMC BCR1 MWID ((uint32 t)0x00000030)
- #define FSMC BCR1 MWID 0 ((uint32 t)0x00000010)
- #define FSMC BCR1 MWID 1 ((uint32 t)0x00000020)
- #define FSMC\_BCR1\_FACCEN ((uint32\_t)0x00000040)
- #define FSMC BCR1 BURSTEN ((uint32 t)0x00000100)
- #define FSMC BCR1 WAITPOL ((uint32 t)0x00000200)
- #define FSMC\_BCR1\_WRAPMOD ((uint32\_t)0x00000400)
- #define FSMC BCR1 WAITCFG ((uint32 t)0x00000800)
- #define FSMC BCR1 WREN ((uint32 t)0x00001000)

```
#define FSMC_BCR1_WAITEN ((uint32_t)0x00002000)
#define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000)
#define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000)
#define FSMC_BCR1_CBURSTRW ((uint32_t)0x000080000)
#define FSMC_BCR2_MBKEN ((uint32_t)0x00000001)
#define FSMC_BCR2_MUXEN ((uint32_t)0x000000002)
```

#define FSMC\_BCR2\_MTYP ((uint32\_t)0x0000000C)
 #define FSMC\_BCR2\_MTYP\_0 ((uint32\_t)0x00000004)
 #define FSMC\_BCR2\_MTYP\_1 ((uint32\_t)0x000000008)

• #define FSMC\_BCR2\_MTYP\_1 ((uint32\_t)0x00000008)

#define FSMC\_BCR2\_MWID ((uint32\_t)0x00000030)
 #define FSMC BCR2 MWID 0 ((uint32\_t)0x00000010)

• #define FSMC BCR2 MWID 1 ((uint32 t)0x00000020)

• #define FSMC\_BCR2\_FACCEN ((uint32\_t)0x00000040)

• #define FSMC\_BCR2\_BURSTEN ((uint32\_t)0x00000100)

#define FSMC\_BCR2\_WAITPOL ((uint32\_t)0x00000200)

#define FSMC\_BCR2\_WRAPMOD ((uint32\_t)0x00000400)

• #define FSMC BCR2 WAITCFG ((uint32 t)0x00000800)

#define FSMC BCR2 WREN ((uint32 t)0x00001000)

#define FSMC\_BCR2\_WAITEN ((uint32\_t)0x00002000)

#define FSMC\_BCR2\_EXTMOD ((uint32\_t)0x00004000)

#define FSMC\_BCR2\_ASYNCWAIT ((uint32\_t)0x00008000)

• #define FSMC\_BCR2\_CBURSTRW ((uint32\_t)0x00080000)

#define FSMC\_BCR3\_MBKEN ((uint32\_t)0x00000001)

#define FSMC\_BCR3\_MUXEN ((uint32\_t)0x00000002)

#define FSMC\_BCR3\_MTYP ((uint32\_t)0x0000000C)

#define FSMC\_BCR3\_MTYP\_0 ((uint32\_t)0x00000004)

#define FSMC\_BCR3\_MTYP\_1 ((uint32\_t)0x00000008)

#define FSMC\_BCR3\_MWID ((uint32\_t)0x00000030)

#define FSMC\_BCR3\_MWID\_0 ((uint32\_t)0x00000010)

#define FSMC\_BCR3\_MWID\_1 ((uint32\_t)0x00000020)

#define FSMC\_BCR3\_FACCEN ((uint32\_t)0x00000040)

#define FSMC\_BCR3\_BURSTEN ((uint32\_t)0x00000100)

#define FSMC\_BCR3\_WAITPOL ((uint32\_t)0x00000200)
#define FSMC\_BCR3\_WRAPMOD ((uint32\_t)0x00000400)

• #define FSMC BCR3 WAITCFG ((uint32 t)0x00000800)

• #define FSMC BCR3 WREN ((uint32 t)0x00001000)

• #define FSMC BCR3 WAITEN ((uint32 t)0x00002000)

• #define FSMC BCR3 EXTMOD ((uint32 t)0x00004000)

#define FSMC BCR3 ASYNCWAIT ((uint32 t)0x00008000)

• #define FSMC BCR3 CBURSTRW ((uint32 t)0x00080000)

#define FSMC BCR4 MBKEN ((uint32 t)0x00000001)

#define FSMC\_BCR4\_MUXEN ((uint32\_t)0x00000002)

#define FSMC\_BCR4\_MTYP ((uint32\_t)0x0000000C)

#define FSMC\_BCR4\_MTYP\_0 ((uint32\_t)0x00000004)

#define FSMC\_BCR4\_MTYP\_1 ((uint32\_t)0x00000008)

#define FSMC\_BCR4\_MWID ((uint32\_t)0x00000030)

#define FSMC\_BCR4\_MWID\_0 ((uint32\_t)0x00000010)

#define FSMC\_BCR4\_MWID\_1 ((uint32\_t)0x00000020)

#define FSMC\_BCR4\_FACCEN ((uint32\_t)0x00000040)

#define FSMC\_BCR4\_BURSTEN ((uint32\_t)0x00000100)

#define FSMC BCR4 WAITPOL ((uint32 t)0x00000200)

#define FSMC\_BCR4\_WRAPMOD ((uint32\_t)0x00000400)

• #define FSMC BCR4 WAITCFG ((uint32 t)0x00000800)

#define FSMC BCR4 WREN ((uint32 t)0x00001000)

#define FSMC\_BCR4\_WAITEN ((uint32\_t)0x00002000)

- #define FSMC\_BCR4\_EXTMOD ((uint32\_t)0x00004000)
- #define FSMC BCR4 ASYNCWAIT ((uint32 t)0x00008000)
- #define FSMC\_BCR4\_CBURSTRW ((uint32\_t)0x00080000)
- #define FSMC\_BTR1\_ADDSET ((uint32\_t)0x0000000F)
- #define FSMC BTR1 ADDSET 0 ((uint32 t)0x00000001)
- #define FSMC\_BTR1\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC BTR1 ADDSET 2 ((uint32 t)0x00000004)
- #define FSMC\_BTR1\_ADDSET\_3 ((uint32\_t)0x00000008)
- #define FSMC\_BTR1\_ADDHLD ((uint32\_t)0x000000F0)
- #define FSMC\_BTR1\_ADDHLD\_0 ((uint32\_t)0x00000010)
- #define FSMC BTR1 ADDHLD 1 ((uint32 t)0x00000020)
- #define FSMC BTR1 ADDHLD 2 ((uint32 t)0x00000040)
- #define FSMC BTR1 ADDHLD 3 ((uint32 t)0x00000080)
- #define FSMC BTR1 DATAST ((uint32 t)0x0000FF00)
- #define FSMC\_BTR1\_DATAST\_0 ((uint32\_t)0x00000100)
- #define FSMC BTR1\_DATAST\_1 ((uint32\_t)0x00000200)
- #define FSMC BTR1 DATAST 2 ((uint32 t)0x00000400)
- #define FSMC BTR1 DATAST 3 ((uint32 t)0x00000800)
- #define FSMC BTR1 BUSTURN ((uint32 t)0x000F0000)
- #define FSMC\_BTR1\_BUSTURN\_0 ((uint32\_t)0x00010000)
- #define FSMC\_BTR1\_BUSTURN\_1 ((uint32\_t)0x00020000)
- #define FSMC BTR1 BUSTURN 2 ((uint32 t)0x00040000)
- #define FSMC BTR1 BUSTURN 3 ((uint32 t)0x00080000)
- #define FSMC\_BTR1\_CLKDIV ((uint32\_t)0x00F00000)
- #define FSMC BTR1 CLKDIV 0 ((uint32 t)0x00100000)
- #define FSMC\_BTR1\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC BTR1 CLKDIV\_2 ((uint32\_t)0x00400000)
- #define FSMC BTR1 CLKDIV 3 ((uint32 t)0x00800000)
- #define FSMC BTR1 DATLAT ((uint32 t)0x0F000000)
- #define FSMC\_BTR1\_DATLAT\_0 ((uint32\_t)0x01000000)
- #define FSMC\_BTR1\_DATLAT\_1 ((uint32\_t)0x02000000)
- #define FSMC BTR1 DATLAT 2 ((uint32 t)0x04000000)
- #define FSMC\_BTR1\_DATLAT\_3 ((uint32\_t)0x08000000)
- #define FSMC BTR1 ACCMOD ((uint32 t)0x3000000)
- #define FSMC BTR1 ACCMOD 0 ((uint32 t)0x10000000)
- #define FSMC BTR1 ACCMOD 1 ((uint32 t)0x20000000)
- #define FSMC BTR2 ADDSET ((uint32 t)0x0000000F)
- #define FSMC BTR2 ADDSET 0 ((uint32 t)0x00000001)
- #define FSMC\_BTR2\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC\_BTR2\_ADDSET\_1 ((dints2\_1)0x00000002)
   #define FSMC\_BTR2\_ADDSET\_2 ((uint32\_t)0x00000004)
- #define FSMC BTR2 ADDSET 3 ((uint32 t)0x00000004)
- #define FSMC\_BTR2\_ADDHLD ((uint32\_t)0x000000F0)
- #define FSMC BTR2 ADDHLD 0 ((uint32 t)0x00000010)
- ##define FOMO\_DTD0\_ADDUILD\_d ((winted\_t)execcede(1))
- #define FSMC\_BTR2\_ADDHLD\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BTR2\_ADDHLD\_2 ((uint32\_t)0x00000040)
- #define FSMC\_BTR2\_ADDHLD\_3 ((uint32\_t)0x00000080)
- #define FSMC\_BTR2\_DATAST ((uint32\_t)0x0000FF00)
- #define FSMC\_BTR2\_DATAST\_0 ((uint32\_t)0x00000100)
- #define FSMC\_BTR2\_DATAST\_1 ((uint32\_t)0x00000200)
- #define FSMC\_BTR2\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC\_BTR2\_DATAST\_3 ((uint32\_t)0x00000800)
- #define FSMC\_BTR2\_BUSTURN ((uint32\_t)0x000F0000)
- #define FSMC BTR2 BUSTURN 0 ((uint32 t)0x00010000)
- #define FSMC\_BTR2\_BUSTURN\_1 ((uint32\_t)0x00020000)
- #define FSMC\_BTR2\_BUSTURN\_2 ((uint32\_t)0x00040000)

```
    #define FSMC BTR2 BUSTURN 3 ((uint32 t)0x00080000)

#define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000)

    #define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000)

    #define FSMC BTR2 CLKDIV 1 ((uint32 t)0x00200000)

    #define FSMC BTR2 CLKDIV 2 ((uint32 t)0x00400000)

    #define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000)

    #define FSMC BTR2 DATLAT ((uint32 t)0x0F000000)

    #define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000)

    #define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000)

    #define FSMC BTR2 DATLAT 2 ((uint32 t)0x04000000)

    #define FSMC BTR2 DATLAT 3 ((uint32 t)0x08000000)

    #define FSMC BTR2 ACCMOD ((uint32 t)0x30000000)

    #define FSMC BTR2 ACCMOD 0 ((uint32 t)0x10000000)

    #define FSMC BTR2 ACCMOD 1 ((uint32 t)0x20000000)

#define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F)

    #define FSMC BTR3 ADDSET 0 ((uint32 t)0x00000001)

    #define FSMC BTR3 ADDSET 1 ((uint32 t)0x00000002)

    #define FSMC BTR3 ADDSET 2 ((uint32 t)0x00000004)

    #define FSMC BTR3 ADDSET 3 ((uint32 t)0x00000008)

• #define FSMC BTR3 ADDHLD ((uint32_t)0x000000F0)

    #define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010)

    #define FSMC BTR3 ADDHLD 1 ((uint32 t)0x00000020)

    #define FSMC BTR3 ADDHLD 2 ((uint32 t)0x00000040)

    #define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080)

    #define FSMC BTR3 DATAST ((uint32 t)0x0000FF00)

    #define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100)

    #define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200)

    #define FSMC BTR3 DATAST 2 ((uint32 t)0x00000400)

    #define FSMC BTR3 DATAST 3 ((uint32 t)0x00000800)

#define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000)

    #define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000)

    #define FSMC BTR3 BUSTURN 1 ((uint32 t)0x00020000)

    #define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000)

    #define FSMC BTR3 BUSTURN 3 ((uint32 t)0x00080000)

    #define FSMC BTR3 CLKDIV ((uint32 t)0x00F00000)

    #define FSMC BTR3 CLKDIV 0 ((uint32 t)0x00100000)

    #define FSMC BTR3 CLKDIV 1 ((uint32 t)0x00200000)

    #define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000)

    #define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000)

    #define FSMC BTR3 DATLAT ((uint32 t)0x0F000000)

    #define FSMC BTR3 DATLAT 0 ((uint32 t)0x01000000)

    #define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000)

    #define FSMC BTR3 DATLAT 2 ((uint32 t)0x04000000)

    #define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000)

#define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000)

    #define FSMC BTR3 ACCMOD 0 ((uint32 t)0x10000000)

    #define FSMC BTR3 ACCMOD 1 ((uint32 t)0x20000000)

#define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F)

    #define FSMC BTR4 ADDSET 0 ((uint32 t)0x00000001)

    #define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002)

    #define FSMC BTR4 ADDSET 2 ((uint32 t)0x00000004)

    #define FSMC BTR4 ADDSET 3 ((uint32 t)0x00000008)

    #define FSMC BTR4 ADDHLD ((uint32 t)0x000000F0)
```

#define FSMC\_BTR4\_ADDHLD\_0 ((uint32\_t)0x00000010)
 #define FSMC\_BTR4\_ADDHLD\_1 ((uint32\_t)0x00000020)

```
    #define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040)
```

- #define FSMC\_BTR4\_ADDHLD\_3 ((uint32\_t)0x00000080)
- #define FSMC\_BTR4\_DATAST ((uint32\_t)0x0000FF00)
- #define FSMC BTR4 DATAST 0 ((uint32 t)0x00000100)
- #define FSMC BTR4 DATAST 1 ((uint32 t)0x00000200)
- #define FSMC\_BTR4\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC\_BTR4\_DATAST\_3 ((uint32\_t)0x00000800)
- #define FSMC\_BTR4\_BUSTURN ((uint32\_t)0x000F0000)
- #define FSMC\_BTR4\_BUSTURN\_0 ((uint32\_t)0x00010000)
- #define FSMC\_BTR4\_BUSTURN\_1 ((uint32\_t)0x00020000)
- #define FSMC\_BTR4\_BUSTURN\_2 ((uint32\_t)0x00040000)
- #define FSMC BTR4 BUSTURN 3 ((uint32 t)0x00080000)
- #define FSMC BTR4 CLKDIV ((uint32 t)0x00F00000)
- #define FSMC BTR4 CLKDIV 0 ((uint32 t)0x00100000)
- #define FSMC\_BTR4\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC BTR4 CLKDIV 2 ((uint32 t)0x00400000)
- #define FSMC BTR4 CLKDIV 3 ((uint32 t)0x00800000)
- #define FSMC BTR4 DATLAT ((uint32 t)0x0F000000)
- #define FSMC BTR4 DATLAT 0 ((uint32 t)0x01000000)
- #define FSMC\_BTR4\_DATLAT\_1 ((uint32\_t)0x02000000)
- #define FSMC\_BTR4\_DATLAT\_2 ((uint32\_t)0x04000000)
- #define FSMC BTR4 DATLAT 3 ((uint32 t)0x08000000)
- #define FSMC BTR4 ACCMOD ((uint32 t)0x30000000)
- #define FSMC\_BTR4\_ACCMOD\_0 ((uint32\_t)0x10000000)
- #define FSMC\_BTR4\_ACCMOD\_1 ((uint32\_t)0x20000000)
- #define FSMC\_BWTR1\_ADDSET ((uint32\_t)0x0000000F)
- #define FSMC\_BWTR1\_ADDSET\_0 ((uint32\_t)0x00000001)
- #define FSMC BWTR1 ADDSET 1 ((uint32 t)0x00000002)
- #define FSMC BWTR1 ADDSET 2 ((uint32 t)0x00000004)
- #define FSMC BWTR1 ADDSET 3 ((uint32 t)0x00000008)
- #define FSMC BWTR1 ADDHLD ((uint32 t)0x000000F0)
- #define FSMC BWTR1 ADDHLD 0 ((uint32 t)0x00000010)
- #define FSMC\_BWTR1\_ADDHLD\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BWTR1\_ADDHLD\_2 ((uint32\_t)0x00000040)
- #define FSMC\_BWTR1\_ADDHLD\_3 ((uint32\_t)0x00000080)
- #define FSMC\_BWTR1\_DATAST ((uint32\_t)0x0000FF00)
- #define FSMC BWTR1 DATAST 0 ((uint32 t)0x00000100)
- #define FSMC\_BWTR1\_DATAST\_1 ((uint32\_t)0x00000200)
- #define FSMC\_BWTR1\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC BWTR1 DATAST 3 ((uint32 t)0x00000800)
- #define FSMC BWTR1 CLKDIV ((uint32 t)0x00F00000)
- #define FSMC\_BWTR1\_CLKDIV\_0 ((uint32\_t)0x00100000)
- #define FSMC\_BWTR1\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC\_BWTR1\_CLKDIV\_2 ((uint32\_t)0x00400000)
- #define FSMC BWTR1 CLKDIV 3 ((uint32 t)0x00800000)
- #define FSMC BWTR1 DATLAT ((uint32 t)0x0F000000)
- #define FSMC\_BWTR1\_DATLAT\_0 ((uint32\_t)0x01000000)
- #define FSMC BWTR1 DATLAT 1 ((uint32 t)0x02000000)
- #define FSMC\_BWTR1\_DATLAT\_2 ((uint32\_t)0x04000000)
- #define FSMC\_BWTR1\_DATLAT\_3 ((uint32\_t)0x08000000)
- #define FSMC BWTR1 ACCMOD ((uint32 t)0x30000000)
- #define FSMC\_BWTR1\_ACCMOD\_0 ((uint32\_t)0x10000000)
- #define FSMC\_BWTR1\_ACCMOD\_1 ((uint32\_t)0x20000000)
- #define FSMC BWTR2 ADDSET ((uint32 t)0x0000000F)
- #define FSMC\_BWTR2\_ADDSET\_0 ((uint32\_t)0x00000001)

```
    #define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002)

    #define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004)

    #define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008)

    #define FSMC BWTR2 ADDHLD ((uint32 t)0x000000F0)

    #define FSMC BWTR2 ADDHLD 0 ((uint32 t)0x00000010)

    #define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020)

    #define FSMC BWTR2 ADDHLD 2 ((uint32 t)0x00000040)

    #define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080)

#define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00)

    #define FSMC BWTR2 DATAST 0 ((uint32 t)0x00000100)

    #define FSMC BWTR2 DATAST 1 ((uint32 t)0x00000200)

    #define FSMC BWTR2 DATAST 2 ((uint32 t)0x00000400)

    #define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800)

    #define FSMC BWTR2 CLKDIV ((uint32 t)0x00F00000)

    #define FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000)

    #define FSMC BWTR2_CLKDIV_1 ((uint32_t)0x00200000)

    #define FSMC BWTR2 CLKDIV 2 ((uint32 t)0x00400000)

    #define FSMC BWTR2 CLKDIV 3 ((uint32 t)0x00800000)

    #define FSMC BWTR2 DATLAT ((uint32 t)0x0F000000)

    #define FSMC BWTR2 DATLAT 0 ((uint32 t)0x01000000)

    #define FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000)

    #define FSMC BWTR2 DATLAT 2 ((uint32 t)0x04000000)

    #define FSMC BWTR2 DATLAT 3 ((uint32 t)0x08000000)

#define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000)

    #define FSMC BWTR2 ACCMOD 0 ((uint32 t)0x10000000)

    #define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000)

    #define FSMC BWTR3 ADDSET ((uint32 t)0x0000000F)

    #define FSMC BWTR3 ADDSET 0 ((uint32 t)0x00000001)

    #define FSMC BWTR3 ADDSET 1 ((uint32 t)0x00000002)

    #define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004)

    #define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008)

    #define FSMC BWTR3 ADDHLD ((uint32 t)0x000000F0)

    #define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010)

    #define FSMC BWTR3 ADDHLD 1 ((uint32 t)0x00000020)

    #define FSMC BWTR3 ADDHLD 2 ((uint32 t)0x00000040)

    #define FSMC BWTR3 ADDHLD 3 ((uint32 t)0x00000080)

    #define FSMC BWTR3 DATAST ((uint32 t)0x0000FF00)

    #define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100)

    #define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200)

    #define FSMC BWTR3 DATAST 2 ((uint32 t)0x00000400)

    #define FSMC BWTR3 DATAST 3 ((uint32 t)0x00000800)

#define FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000)

    #define FSMC BWTR3 CLKDIV 0 ((uint32 t)0x00100000)

    #define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000)

    #define FSMC BWTR3 CLKDIV 2 ((uint32_t)0x00400000)

    #define FSMC BWTR3 CLKDIV 3 ((uint32 t)0x00800000)

    #define FSMC BWTR3 DATLAT ((uint32 t)0x0F000000)

    #define FSMC BWTR3 DATLAT 0 ((uint32 t)0x01000000)

    #define FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000)

    #define FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000)

    #define FSMC BWTR3 DATLAT 3 ((uint32 t)0x08000000)

    #define FSMC BWTR3 ACCMOD ((uint32 t)0x30000000)

    #define FSMC BWTR3 ACCMOD 0 ((uint32 t)0x10000000)
```

#define FSMC\_BWTR3\_ACCMOD\_1 ((uint32\_t)0x20000000)
 #define FSMC\_BWTR4\_ADDSET ((uint32\_t)0x0000000F)

```
    #define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001)
```

- #define FSMC\_BWTR4\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC\_BWTR4\_ADDSET\_2 ((uint32\_t)0x00000004)
- #define FSMC BWTR4 ADDSET 3 ((uint32 t)0x00000008)
- #define FSMC BWTR4 ADDHLD ((uint32 t)0x000000F0)
- #define FSMC BWTR4 ADDHLD 0 ((uint32 t)0x00000010)
- #define FSMC\_BWTR4\_ADDHLD\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BWTR4\_ADDHLD\_2 ((uint32\_t)0x00000040)
- #define FSMC BWTR4 ADDHLD 3 ((uint32 t)0x00000080)
- #define FSMC BWTR4 DATAST ((uint32 t)0x0000FF00)
- #define FSMC BWTR4 DATAST 0 ((uint32 t)0x00000100)
- #define FSMC\_BWTR4\_DATAST\_1 ((uint32\_t)0x00000200)
- #define FSMC\_BWTR4\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC\_BWTR4\_DATAST\_3 ((uint32\_t)0x00000800)
- #define FSMC\_BWTR4\_CLKDIV ((uint32\_t)0x00F00000)
- #define FSMC\_BWTR4\_CLKDIV\_0 ((uint32\_t)0x00100000)
- #define FSMC\_BWTR4\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC\_BWTR4\_CLKDIV\_2 ((uint32\_t)0x00400000)
- #define FSMC\_BWTR4\_CLKDIV\_3 ((uint32\_t)0x00800000)
- #define FSMC BWTR4 DATLAT ((uint32 t)0x0F000000)
- #define FSMC\_BWTR4\_DATLAT\_0 ((uint32\_t)0x01000000)
- #define FSMC\_BWTR4\_DATLAT\_1 ((uint32\_t)0x02000000)
- #define FSMC\_BWTR4\_DATLAT\_2 ((uint32\_t)0x04000000)
- #define FSMC\_BWTR4\_DATLAT\_3 ((uint32\_t)0x08000000)
- #define FSMC BWTR4 ACCMOD ((uint32 t)0x30000000)
- #define FSMC\_BWTR4\_ACCMOD\_0 ((uint32\_t)0x10000000)
- #define FSMC BWTR4 ACCMOD 1 ((uint32 t)0x20000000)
- #define FSMC PCR2 PWAITEN ((uint32 t)0x00000002)
- #define FSMC\_PCR2\_PBKEN ((uint32\_t)0x00000004)
- #define FSMC PCR2 PTYP ((uint32 t)0x00000008)
- #define FSMC PCR2 PWID ((uint32 t)0x00000030)
- #define FSMC PCR2 PWID 0 ((uint32 t)0x00000010)
- #define FSMC\_PCR2\_PWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_PCR2\_ECCEN ((uint32\_t)0x00000040)
- #define FSMC PCR2 TCLR ((uint32 t)0x00001E00)
- #define FSMC\_PCR2\_TCLR\_0 ((uint32\_t)0x00000200)
- #define FSMC\_PCR2\_TCLR\_1 ((uint32\_t)0x00000400)
- #define FSMC\_PCR2\_TCLR\_2 ((uint32\_t)0x00000800)
- #define FSMC PCR2 TCLR 3 ((uint32 t)0x00001000)
- #define FSMC PCR2 TAR ((uint32 t)0x0001E000)
- #define FSMC PCR2 TAR 0 ((uint32 t)0x00002000)
- #define FSMC\_PCR2\_TAR\_1 ((uint32\_t)0x00004000)
- #define FSMC\_PCR2\_TAR\_2 ((uint32\_t)0x00008000)
- #define FSMC\_PCR2\_TAR\_3 ((uint32\_t)0x00010000)
- #define FSMC PCR2 ECCPS ((uint32 t)0x000E0000)
- #define FSMC PCR2 ECCPS 0 ((uint32 t)0x00020000)
- #define FSMC PCR2 ECCPS 1 ((uint32 t)0x00040000)
- #define FSMC PCR2 ECCPS 2 ((uint32 t)0x00080000)
- #define FSMC\_PCR3\_PWAITEN ((uint32\_t)0x00000002)
- #define FSMC\_PCR3\_PBKEN ((uint32\_t)0x00000004)
- #define FSMC\_PCR3\_PTYP ((uint32\_t)0x00000008)
- #define FSMC\_PCR3\_PWID ((uint32\_t)0x00000030)
   #define FSMC\_PCR3\_PWID\_0 ((uint32\_t)0x00000010)
- #define FSMC PCR3 PWID 1 ((uint32 t)0x00000020)
- #define FSMC\_PCR3\_ECCEN ((uint32\_t)0x00000040)

#define FSMC\_PCR3\_TCLR ((uint32\_t)0x00001E00) #define FSMC\_PCR3\_TCLR\_0 ((uint32\_t)0x00000200) #define FSMC\_PCR3\_TCLR\_1 ((uint32\_t)0x00000400) #define FSMC\_PCR3\_TCLR\_2 ((uint32\_t)0x00000800) #define FSMC PCR3 TCLR 3 ((uint32 t)0x00001000) #define FSMC\_PCR3\_TAR ((uint32\_t)0x0001E000) #define FSMC PCR3 TAR 0 ((uint32 t)0x00002000) #define FSMC\_PCR3\_TAR\_1 ((uint32\_t)0x00004000) #define FSMC\_PCR3\_TAR\_2 ((uint32\_t)0x00008000) #define FSMC PCR3 TAR 3 ((uint32 t)0x00010000) #define FSMC PCR3 ECCPS ((uint32 t)0x000E0000) #define FSMC PCR3 ECCPS 0 ((uint32 t)0x00020000) #define FSMC\_PCR3\_ECCPS\_1 ((uint32\_t)0x00040000) #define FSMC PCR3 ECCPS 2 ((uint32 t)0x00080000) #define FSMC\_PCR4\_PWAITEN ((uint32\_t)0x00000002) #define FSMC PCR4 PBKEN ((uint32 t)0x00000004) #define FSMC PCR4 PTYP ((uint32 t)0x00000008) #define FSMC PCR4 PWID ((uint32 t)0x00000030) #define FSMC PCR4 PWID 0 ((uint32 t)0x00000010) #define FSMC\_PCR4\_PWID\_1 ((uint32\_t)0x00000020) #define FSMC\_PCR4\_ECCEN ((uint32\_t)0x00000040) #define FSMC PCR4 TCLR ((uint32 t)0x00001E00) #define FSMC PCR4 TCLR 0 ((uint32 t)0x00000200) #define FSMC\_PCR4\_TCLR\_1 ((uint32\_t)0x00000400) #define FSMC PCR4 TCLR 2 ((uint32 t)0x00000800) #define FSMC\_PCR4\_TCLR\_3 ((uint32\_t)0x00001000) #define FSMC PCR4 TAR ((uint32 t)0x0001E000) #define FSMC PCR4 TAR 0 ((uint32 t)0x00002000) #define FSMC PCR4 TAR 1 ((uint32 t)0x00004000) #define FSMC\_PCR4\_TAR\_2 ((uint32\_t)0x00008000) #define FSMC\_PCR4\_TAR\_3 ((uint32\_t)0x00010000) #define FSMC PCR4 ECCPS ((uint32 t)0x000E0000) #define FSMC\_PCR4\_ECCPS\_0 ((uint32\_t)0x00020000) #define FSMC PCR4 ECCPS 1 ((uint32 t)0x00040000) #define FSMC PCR4 ECCPS 2 ((uint32 t)0x00080000) #define FSMC SR2 IRS ((uint8 t)0x01) #define FSMC SR2 ILS ((uint8 t)0x02) #define FSMC\_SR2\_IFS ((uint8\_t)0x04) #define FSMC\_SR2\_IREN ((uint8\_t)0x08) • #define FSMC SR2 ILEN ((uint8 t)0x10) #define FSMC SR2 IFEN ((uint8 t)0x20) #define FSMC\_SR2\_FEMPT ((uint8\_t)0x40) #define FSMC SR3 IRS ((uint8 t)0x01) #define FSMC\_SR3\_ILS ((uint8\_t)0x02) #define FSMC\_SR3\_IFS ((uint8\_t)0x04) #define FSMC SR3 IREN ((uint8 t)0x08) #define FSMC\_SR3\_ILEN ((uint8\_t)0x10) #define FSMC\_SR3\_IFEN ((uint8\_t)0x20) • #define FSMC\_SR3\_FEMPT ((uint8\_t)0x40) #define FSMC\_SR4\_IRS ((uint8\_t)0x01) • #define FSMC SR4 ILS ((uint8 t)0x02)

#define FSMC\_SR4\_IFS ((uint8\_t)0x04)
#define FSMC\_SR4\_IREN ((uint8\_t)0x08)
#define FSMC\_SR4\_ILEN ((uint8\_t)0x10)
#define FSMC\_SR4\_IFEN ((uint8\_t)0x20)

```
    #define FSMC_SR4_FEMPT ((uint8_t)0x40)
```

- #define FSMC PMEM2 MEMSET2 ((uint32 t)0x000000FF)
- #define FSMC\_PMEM2\_MEMSET2\_0 ((uint32\_t)0x00000001)
- #define FSMC PMEM2 MEMSET2 1 ((uint32 t)0x00000002)
- #define FSMC\_PMEM2\_MEMSET2\_2 ((uint32\_t)0x00000004)
- #define FSMC\_PMEM2\_MEMSET2\_3 ((uint32\_t)0x00000008)
- #define FSMC\_PMEM2\_MEMSET2\_4 ((uint32\_t)0x00000010)
- #define FSMC\_PMEM2\_MEMSET2\_5 ((uint32\_t)0x00000020)
- #define FSMC\_PMEM2\_MEMSET2\_6 ((uint32\_t)0x00000040)
- #define FSMC PMEM2 MEMSET2 7 ((uint32 t)0x00000080)
- #define FSMC\_PMEM2\_MEMWAIT2 ((uint32\_t)0x0000FF00)
- #define FSMC PMEM2 MEMWAIT2 0 ((uint32 t)0x00000100)
- #define FSMC\_PMEM2\_MEMWAIT2\_1 ((uint32\_t)0x00000200)
- #define FSMC\_PMEM2\_MEMWAIT2\_2 ((uint32\_t)0x00000400)
- #define FSMC\_PMEM2\_MEMWAIT2\_3 ((uint32\_t)0x00000800)
- #define FSMC\_PMEM2\_MEMWAIT2\_4 ((uint32\_t)0x00001000)
- #define FSMC\_PMEM2\_MEMWAIT2\_5 ((uint32\_t)0x00002000)
- #define FSMC\_PMEM2\_MEMWAIT2\_6 ((uint32\_t)0x00004000)
- #define FSMC PMEM2 MEMWAIT2 7 ((uint32 t)0x00008000)
- #define FSMC PMEM2 MEMHOLD2 ((uint32 t)0x00FF0000)
- #define FSMC\_PMEM2\_MEMHOLD2\_0 ((uint32\_t)0x00010000)
- #define FSMC PMEM2 MEMHOLD2 1 ((uint32 t)0x00020000)
- #define FSMC PMEM2 MEMHOLD2 2 ((uint32 t)0x00040000)
- #define FSMC\_PMEM2\_MEMHOLD2\_3 ((uint32\_t)0x00080000)
- #define FSMC\_PMEM2\_MEMHOLD2\_4 ((uint32\_t)0x00100000)
- #define FSMC\_PMEM2\_MEMHOLD2\_5 ((uint32\_t)0x00200000)
- #define FSMC PMEM2 MEMHOLD2 6 ((uint32 t)0x00400000)
- #define FSMC PMEM2 MEMHOLD2 7 ((uint32 t)0x00800000)
- #define FSMC PMEM2 MEMHIZ2 ((uint32 t)0xFF000000)
- #define FSMC PMEM2 MEMHIZ2 0 ((uint32 t)0x01000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_1 ((uint32\_t)0x02000000)
- #define FSMC PMEM2 MEMHIZ2 2 ((uint32 t)0x04000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_3 ((uint32\_t)0x08000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_4 ((uint32\_t)0x10000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_5 ((uint32\_t)0x20000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_6 ((uint32\_t)0x40000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_7 ((uint32\_t)0x80000000)
- #define FSMC PMEM3 MEMSET3 ((uint32 t)0x000000FF)
- #define FSMC\_PMEM3\_MEMSET3\_0 ((uint32\_t)0x0000001)
- #define FSMC PMEM3 MEMSET3 1 ((uint32 t)0x00000002)
- #define FSMC PMEM3 MEMSET3 2 ((uint32 t)0x00000004)
- #define FSMC\_PMEM3\_MEMSET3\_3 ((uint32\_t)0x00000008)
- #define FSMC PMEM3 MEMSET3 4 ((uint32 t)0x00000010)
- #define FSMC\_PMEM3\_MEMSET3\_5 ((uint32\_t)0x00000020)
- #define FSMC PMEM3 MEMSET3 6 ((uint32 t)0x00000040)
- #define F3MC\_FMEM3\_MEM3E13\_6 ((dint32\_t)0x0000040)
- #define FSMC\_PMEM3\_MEMSET3\_7 ((uint32\_t)0x00000080)
- #define FSMC\_PMEM3\_MEMWAIT3 ((uint32\_t)0x0000FF00)
- #define FSMC\_PMEM3\_MEMWAIT3\_0 ((uint32\_t)0x00000100)
- #define FSMC\_PMEM3\_MEMWAIT3\_1 ((uint32\_t)0x00000200)
- #define FSMC\_PMEM3\_MEMWAIT3\_2 ((uint32\_t)0x00000400)
- #define FSMC\_PMEM3\_MEMWAIT3\_3 ((uint32\_t)0x00000800)
   #define FSMC\_PMEM3\_MEMWAIT3\_4 ((uint32\_t)0x00001000)
- #define FSMC PMEM3 MEMWAIT3 5 ((uint32 t)0x00002000)
- #define FSMC PMEM3\_MEMWAIT3\_6 ((uint32\_t)0x00004000)
- #define FSMC PMEM3 MEMWAIT3 7 ((uint32 t)0x00008000)

```
    #define FSMC PMEM3 MEMHOLD3 ((uint32 t)0x00FF0000)

    #define FSMC PMEM3 MEMHOLD3 0 ((uint32 t)0x00010000)

    #define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000)

    #define FSMC PMEM3 MEMHOLD3 2 ((uint32_t)0x00040000)

    #define FSMC PMEM3 MEMHOLD3 3 ((uint32 t)0x00080000)

    #define FSMC PMEM3 MEMHOLD3 4 ((uint32 t)0x00100000)

    #define FSMC PMEM3 MEMHOLD3 5 ((uint32 t)0x00200000)

    #define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000)

    #define FSMC PMEM3 MEMHOLD3 7 ((uint32 t)0x00800000)

    #define FSMC PMEM3 MEMHIZ3 ((uint32 t)0xFF000000)

    #define FSMC PMEM3 MEMHIZ3 0 ((uint32 t)0x01000000)

    #define FSMC PMEM3 MEMHIZ3 1 ((uint32 t)0x02000000)

    #define FSMC PMEM3 MEMHIZ3 2 ((uint32 t)0x04000000)

    #define FSMC PMEM3 MEMHIZ3 3 ((uint32 t)0x08000000)

    #define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000)

    #define FSMC PMEM3 MEMHIZ3 5 ((uint32 t)0x20000000)

    #define FSMC PMEM3 MEMHIZ3 6 ((uint32 t)0x40000000)

    #define FSMC PMEM3 MEMHIZ3 7 ((uint32 t)0x80000000)

    #define FSMC PMEM4 MEMSET4 ((uint32 t)0x000000FF)

    #define FSMC PMEM4 MEMSET4 0 ((uint32 t)0x00000001)

#define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002)

    #define FSMC PMEM4 MEMSET4 2 ((uint32 t)0x00000004)

    #define FSMC PMEM4 MEMSET4 3 ((uint32 t)0x00000008)

#define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010)

    #define FSMC PMEM4 MEMSET4 5 ((uint32 t)0x00000020)

    #define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040)

    #define FSMC PMEM4 MEMSET4 7 ((uint32 t)0x00000080)

    #define FSMC PMEM4 MEMWAIT4 ((uint32 t)0x0000FF00)

    #define FSMC PMEM4 MEMWAIT4 0 ((uint32 t)0x00000100)

    #define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200)

    #define FSMC PMEM4 MEMWAIT4 2 ((uint32 t)0x00000400)

    #define FSMC PMEM4 MEMWAIT4 3 ((uint32 t)0x00000800)

#define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000)

    #define FSMC PMEM4 MEMWAIT4 5 ((uint32 t)0x00002000)

    #define FSMC PMEM4 MEMWAIT4 6 ((uint32 t)0x00004000)

    #define FSMC PMEM4 MEMWAIT4 7 ((uint32 t)0x00008000)

    #define FSMC PMEM4 MEMHOLD4 ((uint32 t)0x00FF0000)

    #define FSMC PMEM4 MEMHOLD4 0 ((uint32 t)0x00010000)

    #define FSMC PMEM4 MEMHOLD4 1 ((uint32 t)0x00020000)

    #define FSMC PMEM4 MEMHOLD4 2 ((uint32 t)0x00040000)

    #define FSMC PMEM4 MEMHOLD4 3 ((uint32 t)0x00080000)

    #define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000)

    #define FSMC PMEM4 MEMHOLD4 5 ((uint32 t)0x00200000)

    #define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000)

    #define FSMC PMEM4 MEMHOLD4 7 ((uint32 t)0x00800000)

    #define FSMC PMEM4 MEMHIZ4 ((uint32 t)0xFF000000)

    #define FSMC PMEM4 MEMHIZ4 0 ((uint32 t)0x01000000)

    #define FSMC PMEM4 MEMHIZ4 1 ((uint32 t)0x02000000)

    #define FSMC PMEM4 MEMHIZ4 2 ((uint32 t)0x04000000)

    #define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000)

    #define FSMC PMEM4 MEMHIZ4 4 ((uint32 t)0x10000000)

    #define FSMC PMEM4 MEMHIZ4 5 ((uint32 t)0x20000000)

    #define FSMC PMEM4 MEMHIZ4 6 ((uint32 t)0x40000000)

    #define FSMC PMEM4 MEMHIZ4 7 ((uint32 t)0x80000000)
```

#define FSMC PATT2 ATTSET2 ((uint32 t)0x000000FF)

```
    #define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001)
```

- #define FSMC PATT2 ATTSET2 1 ((uint32 t)0x00000002)
- #define FSMC\_PATT2\_ATTSET2\_2 ((uint32\_t)0x00000004)
- #define FSMC\_PATT2\_ATTSET2\_3 ((uint32\_t)0x00000008)
- #define FSMC\_PATT2\_ATTSET2\_4 ((uint32\_t)0x00000010)
- #define FSMC\_PATT2\_ATTSET2\_5 ((uint32\_t)0x00000020)
- #define FSMC PATT2 ATTSET2 6 ((uint32 t)0x00000040)
- #define FSMC\_PATT2\_ATTSET2\_7 ((uint32\_t)0x00000080)
- #define FSMC\_PATT2\_ATTWAIT2 ((uint32\_t)0x0000FF00)
- #define FSMC PATT2 ATTWAIT2 0 ((uint32 t)0x00000100)
- #define FSMC PATT2 ATTWAIT2 1 ((uint32 t)0x00000200)
- #define FSMC PATT2 ATTWAIT2 2 ((uint32 t)0x00000400)
- #define FSMC PATT2 ATTWAIT2 3 ((uint32 t)0x00000800)
- #define FSMC PATT2 ATTWAIT2 4 ((uint32 t)0x00001000)
- #define FSMC\_PATT2\_ATTWAIT2\_5 ((uint32\_t)0x00002000)
- #define FSMC PATT2 ATTWAIT2 6 ((uint32 t)0x00004000)
- #define FSMC PATT2 ATTWAIT2 7 ((uint32 t)0x00008000)
- #define FSMC PATT2\_ATTHOLD2 ((uint32\_t)0x00FF0000)
- #define FSMC PATT2 ATTHOLD2 0 ((uint32 t)0x00010000)
- \* #define 1 3MO\_1 At 12\_At 1110LD2\_0 ((diff(32\_t)0x00010000)
- #define FSMC\_PATT2\_ATTHOLD2\_1 ((uint32\_t)0x00020000)
- #define FSMC\_PATT2\_ATTHOLD2\_2 ((uint32\_t)0x00040000)
- #define FSMC\_PATT2\_ATTHOLD2\_3 ((uint32\_t)0x00080000)
   #define FSMC\_PATT2\_ATTHOLD2\_4 ((uint32\_t)0x00100000)
- #define F5MC\_FALT2\_ALTHOLD2\_4 ((dint52\_t)0x00100000)
- #define FSMC\_PATT2\_ATTHOLD2\_5 ((uint32\_t)0x00200000)
- #define FSMC\_PATT2\_ATTHOLD2\_6 ((uint32\_t)0x00400000)
- #define FSMC\_PATT2\_ATTHOLD2\_7 ((uint32\_t)0x00800000)
- #define FSMC PATT2 ATTHIZ2 ((uint32 t)0xFF000000)
- #define FSMC\_PATT2\_ATTHIZ2\_0 ((uint32\_t)0x01000000)
- #define FSMC\_PATT2\_ATTHIZ2\_1 ((uint32\_t)0x02000000)
- #define FSMC\_PATT2\_ATTHIZ2\_2 ((uint32\_t)0x04000000)
- #define FSMC\_PATT2\_ATTHIZ2\_3 ((uint32\_t)0x08000000)
- #define FSMC\_PATT2\_ATTHIZ2\_4 ((uint32\_t)0x10000000)
- #define FSMC\_PATT2\_ATTHIZ2\_5 ((uint32\_t)0x20000000)
- #define FSMC\_PATT2\_ATTHIZ2\_6 ((uint32\_t)0x40000000)
- #define FSMC\_PATT2\_ATTHIZ2\_7 ((uint32\_t)0x80000000)
   #define FSMC\_PATT3\_ATTSET3 ((uint32\_t)0x000000FF)
- #define FSMC PATT3 ATTSET3 0 ((uint32 t)0x00000001)
- #define FSMC PATT3 ATTSET3 1 ((uint32 t)0x00000002)
- #define FSMC\_PATT3\_ATTSET3\_2 ((uint32\_t)0x00000004)
- #define FSMC PATT3 ATTSET3 3 ((uint32 t)0x00000008)
- #define FSMC PATT3 ATTSET3 4 ((uint32 t)0x00000010)
- #define FSMC\_PATT3\_ATTSET3\_5 ((uint32\_t)0x00000020)
- #define FSMC PATT3 ATTSET3 6 ((uint32 t)0x00000040)
- #define FSMC\_PATT3\_ATTSET3\_7 ((uint32\_t)0x00000080)
- #define FSMC\_PATT3\_ATTWAIT3 ((uint32\_t)0x0000FF00)
- #define FSMC PATT3 ATTWAIT3 0 ((uint32 t)0x00000100)
- #define FSMC PATT3 ATTWAIT3 1 ((uint32 t)0x00000200)
- #define FSMC PATT3 ATTWAIT3 2 ((uint32 t)0x00000400)
- #define FSMC\_PATT3\_ATTWAIT3\_3 ((uint32\_t)0x00000800)
- #define FSMC\_PATT3\_ATTWAIT3\_4 ((uint32\_t)0x00001000)
- #define FSMC\_PATT3\_ATTWAIT3\_5 ((uint32\_t)0x00002000)
- #define FSMC\_PATT3\_ATTWAIT3\_6 ((uint32\_t)0x00004000)
- #define FSMC\_PATT3\_ATTWAIT3\_7 ((uint32\_t)0x00008000)
- #define FSMC\_PATT3\_ATTHOLD3 ((uint32\_t)0x00FF0000)
- #define FSMC\_PATT3\_ATTHOLD3\_0 ((uint32\_t)0x00010000)

```
    #define FSMC PATT3 ATTHOLD3 1 ((uint32 t)0x00020000)

    #define FSMC PATT3 ATTHOLD3 2 ((uint32 t)0x00040000)

    #define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000)

    #define FSMC PATT3 ATTHOLD3 4 ((uint32 t)0x00100000)

    #define FSMC PATT3 ATTHOLD3 5 ((uint32 t)0x00200000)

    #define FSMC PATT3 ATTHOLD3 6 ((uint32 t)0x00400000)

    #define FSMC PATT3 ATTHOLD3 7 ((uint32 t)0x00800000)

#define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000)

    #define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000)

    #define FSMC PATT3 ATTHIZ3 1 ((uint32 t)0x02000000)

    #define FSMC PATT3 ATTHIZ3 2 ((uint32 t)0x04000000)

    #define FSMC PATT3 ATTHIZ3 3 ((uint32 t)0x08000000)

    #define FSMC PATT3 ATTHIZ3 4 ((uint32 t)0x10000000)

    #define FSMC PATT3 ATTHIZ3 5 ((uint32 t)0x20000000)

    #define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000)

    #define FSMC PATT3 ATTHIZ3 7 ((uint32 t)0x80000000)

    #define FSMC PATT4 ATTSET4 ((uint32 t)0x000000FF)

    #define FSMC PATT4 ATTSET4 0 ((uint32 t)0x00000001)

    #define FSMC PATT4 ATTSET4 1 ((uint32 t)0x00000002)

    #define FSMC PATT4 ATTSET4 2 ((uint32 t)0x00000004)

    #define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008)

    #define FSMC PATT4 ATTSET4 4 ((uint32 t)0x00000010)

    #define FSMC PATT4 ATTSET4 5 ((uint32 t)0x00000020)

    #define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040)

    #define FSMC PATT4 ATTSET4 7 ((uint32 t)0x00000080)

#define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00)

    #define FSMC PATT4 ATTWAIT4 0 ((uint32 t)0x00000100)

    #define FSMC PATT4 ATTWAIT4 1 ((uint32 t)0x00000200)

    #define FSMC PATT4 ATTWAIT4 2 ((uint32 t)0x00000400)

    #define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800)

    #define FSMC PATT4 ATTWAIT4 4 ((uint32 t)0x00001000)

    #define FSMC PATT4 ATTWAIT4 5 ((uint32 t)0x00002000)

    #define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000)

    #define FSMC PATT4 ATTWAIT4 7 ((uint32 t)0x00008000)

    #define FSMC PATT4 ATTHOLD4 ((uint32 t)0x00FF0000)

    #define FSMC PATT4 ATTHOLD4 0 ((uint32 t)0x00010000)

    #define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000)

    #define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000)

    #define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000)

    #define FSMC PATT4 ATTHOLD4 4 ((uint32 t)0x00100000)

    #define FSMC PATT4 ATTHOLD4 5 ((uint32 t)0x00200000)

    #define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000)

    #define FSMC PATT4 ATTHOLD4 7 ((uint32 t)0x00800000)

#define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000)

    #define FSMC PATT4 ATTHIZ4 0 ((uint32 t)0x01000000)

    #define FSMC PATT4 ATTHIZ4 1 ((uint32 t)0x02000000)

    #define FSMC PATT4 ATTHIZ4 2 ((uint32 t)0x04000000)

    #define FSMC PATT4 ATTHIZ4 3 ((uint32 t)0x08000000)

#define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000)

    #define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000)

    #define FSMC PATT4 ATTHIZ4 6 ((uint32 t)0x40000000)

    #define FSMC PATT4 ATTHIZ4 7 ((uint32 t)0x80000000)

    #define FSMC PIO4 IOSET4 ((uint32 t)0x000000FF)

    #define FSMC PIO4 IOSET4 0 ((uint32 t)0x00000001)
```

#define FSMC\_PIO4\_IOSET4\_1 ((uint32\_t)0x00000002)

- #define FSMC PIO4 IOSET4 2 ((uint32 t)0x00000004)
- #define FSMC PIO4 IOSET4 3 ((uint32 t)0x00000008)
- #define FSMC\_PIO4\_IOSET4\_4 ((uint32\_t)0x00000010)
- #define FSMC\_PIO4\_IOSET4\_5 ((uint32\_t)0x00000020)
- #define FSMC\_PIO4\_IOSET4\_6 ((uint32\_t)0x00000040)
- #define FSMC PIO4 IOSET4 7 ((uint32 t)0x00000080)
- #define FSMC PIO4 IOWAIT4 ((uint32 t)0x0000FF00)
- #define FSMC\_PIO4\_IOWAIT4\_0 ((uint32\_t)0x00000100)
- #define FSMC\_PIO4\_IOWAIT4\_1 ((uint32\_t)0x00000200)
- #define FSMC PIO4 IOWAIT4 2 ((uint32 t)0x00000400)
- #define FSMC PIO4 IOWAIT4 3 ((uint32 t)0x00000800)
- #define FSMC\_PIO4\_IOWAIT4\_4 ((uint32\_t)0x00001000)
- #define FSMC PIO4 IOWAIT4 5 ((uint32 t)0x00002000)
- #define FSMC PIO4 IOWAIT4 6 ((uint32 t)0x00004000)
- #define FSMC\_PIO4\_IOWAIT4\_7 ((uint32\_t)0x00008000)
- #define FSMC\_PIO4\_IOHOLD4 ((uint32\_t)0x00FF0000)
- #define FSMC PIO4 IOHOLD4 0 ((uint32 t)0x00010000)
- #define FSMC PIO4 IOHOLD4 1 ((uint32 t)0x00020000)
- #define FOMO DIO4 IOHOL D4 0 (/viint00 t)0v00040000)
- #define FSMC\_PIO4\_IOHOLD4\_2 ((uint32\_t)0x00040000)
- #define FSMC\_PIO4\_IOHOLD4\_3 ((uint32\_t)0x00080000)
- #define FSMC\_PIO4\_IOHOLD4\_4 ((uint32\_t)0x00100000)
- #define FSMC\_PIO4\_IOHOLD4\_5 ((uint32\_t)0x00200000)
   #define FSMC\_PIO4\_IOHOLD4\_6 ((uint32\_t)0x00400000)
- "dollio T OMO\_T 10 1\_101102B 1\_0 ((dillio2\_t)0x00 100000)
- #define FSMC\_PIO4\_IOHOLD4\_7 ((uint32\_t)0x00800000)
- #define FSMC\_PIO4\_IOHIZ4 ((uint32\_t)0xFF000000)
- #define FSMC\_PIO4\_IOHIZ4\_0 ((uint32\_t)0x01000000)
- #define FSMC PIO4 IOHIZ4 1 ((uint32 t)0x02000000)
- #define FSMC PIO4 IOHIZ4 2 ((uint32 t)0x04000000)
- #define FSMC PIO4 IOHIZ4 3 ((uint32 t)0x08000000)
- #define FSMC\_PIO4\_IOHIZ4\_4 ((uint32\_t)0x10000000)
- #define FSMC PIO4 IOHIZ4 5 ((uint32 t)0x20000000)
- #define FSMC PIO4 IOHIZ4 6 ((uint32 t)0x40000000)
- #define FSMC\_PIO4\_IOHIZ4\_7 ((uint32\_t)0x80000000)
- #define FSMC\_ECCR2\_ECC2 ((uint32\_t)0xFFFFFFF)
- #define FSMC\_ECCR3\_ECC3 ((uint32\_t)0xFFFFFFF)
- #define GPIO\_MODER\_MODER0 ((uint32\_t)0x00000003)
- #define GPIO\_MODER\_MODER0\_0 ((uint32\_t)0x00000001)
- #define GPIO\_MODER\_MODER0\_1 ((uint32 t)0x00000002)
- #define GPIO MODER MODER1 ((uint32 t)0x0000000C)
- #define GPIO MODER MODER1 0 ((uint32 t)0x00000004)
- #define GPIO MODER MODER1 1 ((uint32 t)0x00000008)
- #define GPIO MODER MODER2 ((uint32 t)0x00000030)
- #define GPIO\_MODER\_MODER2\_0 ((uint32\_t)0x00000010)
- #define **GPIO\_MODER\_MODER2\_1** ((uint32\_t)0x00000020)
- #define GPIO MODER MODER3 ((uint32 t)0x000000C0)
- #define GPIO MODER MODER3 0 ((uint32 t)0x00000040)
- #define GPIO MODER MODER3 1 ((uint32 t)0x00000080)
- #define GPIO MODER MODER4 ((uint32 t)0x00000300)
- #define GPIO MODER MODER4 0 ((uint32 t)0x00000100)
- #define GPIO\_MODER\_MODER4\_1 ((uint32 t)0x00000200)
- #define GPIO MODER MODER5 ((uint32 t)0x00000C00)
- #define GPIO\_MODER\_MODER5\_0 ((uint32\_t)0x00000400)
- #define GPIO MODER MODER5\_1 ((uint32 t)0x00000800)
- #define GPIO MODER MODER6 ((uint32 t)0x00003000)
- #define GPIO MODER MODER6 0 ((uint32 t)0x00001000)

- #define GPIO\_MODER\_MODER6\_1 ((uint32\_t)0x00002000)
- #define GPIO MODER MODER7 ((uint32 t)0x0000C000)
- #define GPIO MODER MODER7 0 ((uint32 t)0x00004000)
- #define GPIO MODER MODER7 1 ((uint32 t)0x00008000)
- #define GPIO MODER MODER8 ((uint32 t)0x00030000)
- #define GPIO MODER MODER8 0 ((uint32 t)0x00010000)
- #define GPIO MODER MODER8 1 ((uint32 t)0x00020000)
- #define GPIO\_MODER\_MODER9 ((uint32\_t)0x000C0000)
- #define GPIO MODER MODER9 0 ((uint32 t)0x00040000)
- #define GPIO MODER MODER9 1 ((uint32 t)0x00080000)
- #define GPIO MODER MODER10 ((uint32 t)0x00300000)
- #define GPIO\_MODER\_MODER10\_0 ((uint32\_t)0x00100000)
- #define GPIO\_MODER\_MODER10\_1 ((uint32\_t)0x00200000)
- #define GPIO\_MODER\_MODER11 ((uint32 t)0x00C00000)
- #define GPIO\_MODER\_MODER11\_0 ((uint32\_t)0x00400000)
- #define GPIO MODER MODER11 1 ((uint32 t)0x00800000)
- #define GPIO\_MODER\_MODER12 ((uint32\_t)0x03000000)
- #define GPIO MODER MODER12 0 ((uint32 t)0x01000000)
- #define GPIO MODER MODER12 1 ((uint32 t)0x02000000)
- #define GPIO MODER MODER13 ((uint32 t)0x0C000000)
- #define GPIO\_MODER\_MODER13\_0 ((uint32\_t)0x04000000)
- #define GPIO MODER MODER13 1 ((uint32 t)0x08000000)
- #define GPIO MODER MODER14 ((uint32 t)0x30000000)
- #define GPIO MODER MODER14 0 ((uint32 t)0x10000000)
- #define GPIO\_MODER\_MODER14\_1 ((uint32\_t)0x20000000)
- #define GPIO\_MODER\_MODER15 ((uint32\_t)0xC0000000)
- #define GPIO MODER MODER15 0 ((uint32 t)0x40000000)
- #define GPIO\_MODER\_MODER15\_1 ((uint32\_t)0x80000000)
- #define GPIO OTYPER OT 0 ((uint32 t)0x00000001)
- #define GPIO OTYPER OT 1 ((uint32 t)0x00000002)
- #define GPIO\_OTYPER\_OT\_2 ((uint32\_t)0x00000004)
- #define GPIO\_OTYPER\_OT\_3 ((uint32 t)0x00000008)
- #define GPIO\_OTYPER\_OT\_4 ((uint32\_t)0x00000010)
- #define GPIO\_OTYPER\_OT\_5 ((uint32\_t)0x00000020)
- #define GPIO\_OTYPER\_OT\_6 ((uint32\_t)0x00000040)
- #define GPIO\_OTYPER\_OT\_7 ((uint32\_t)0x00000080)
- #define GPIO\_OTYPER\_OT\_8 ((uint32\_t)0x00000100)
   #define GPIO\_OTYPER\_OT\_9 ((uint32\_t)0x00000200)
- #define GPIO\_OTYPER\_OT\_10 ((uint32\_t)0x00000400)
- #define di 10\_0111 E11\_01\_10 ((dint02\_1)0x00000400)
- #define GPIO\_OTYPER\_OT\_11 ((uint32\_t)0x00000800)
   #define GPIO\_OTYPER\_OT\_12 ((uint32\_t)0x00001000)
- #define GPIO\_OTYPER\_OT\_13 ((uint32\_t)0x00002000)
- #define GPIO OTYPER OT 14 ((uint32 t)0x00004000)
- #define GPIO\_OTYPER\_OT\_15 ((uint32\_t)0x00008000)
- #define GPIO\_OSPEEDER\_OSPEEDR0 ((uint32\_t)0x00000003)
- #define GPIO\_OSPEEDER\_OSPEEDRO\_0 ((uint32\_t)0x00000001)
- #define GPIO\_OSPEEDER\_OSPEEDR0\_1 ((uint32\_t)0x00000002)
- #define GPIO\_OSPEEDER\_OSPEEDR1 ((uint32\_t)0x0000000C)
   #define GPIO\_OSPEEDER\_OSPEEDR1\_0 ((uint32\_t)0x00000004)
- #define GPIO\_OSPEEDER\_OSPEEDR1\_1 ((uint32\_t)0x00000008)
- #define GPIO OSPEEDER OSPEEDR2 ((uint32 t)0x00000030)
- #define GPIO OSPEEDER OSPEEDR2 0 ((uint32 t)0x00000010)
- #define GPIO\_OSPEEDER\_OSPEEDR2\_1 ((uint32\_t)0x00000020)
- #define GPIO OSPEEDER OSPEEDR3 ((uint32 t)0x000000C0)
- #define GPIO\_OSPEEDER\_OSPEEDR3\_0 ((uint32\_t)0x00000040)

- #define GPIO OSPEEDER OSPEEDR3 1 ((uint32 t)0x00000080)
- #define GPIO OSPEEDER OSPEEDR4 ((uint32 t)0x00000300)
- #define GPIO OSPEEDER OSPEEDR4 0 ((uint32 t)0x00000100)
- #define GPIO OSPEEDER OSPEEDR4 1 ((uint32 t)0x00000200)
- #define GPIO\_OSPEEDER\_OSPEEDR5 ((uint32\_t)0x00000C00)
- #define GPIO OSPEEDER OSPEEDR5 0 ((uint32 t)0x00000400)
- #define GPIO\_OSPEEDER\_OSPEEDR5\_1 ((uint32\_t)0x00000800)
- #define GPIO\_OSPEEDER\_OSPEEDR6 ((uint32\_t)0x00003000)
- #define GPIO\_OSPEEDER\_OSPEEDR6\_0 ((uint32\_t)0x00001000)
- #define GPIO OSPEEDER OSPEEDR6 1 ((uint32 t)0x00002000)
- #define GPIO\_OSPEEDER\_OSPEEDR7 ((uint32\_t)0x0000C000)
- #define GPIO OSPEEDER OSPEEDR7 0 ((uint32 t)0x00004000)
- #define GPIO OSPEEDER OSPEEDR7\_1 ((uint32 t)0x00008000)
- #define GPIO OSPEEDER OSPEEDR8 ((uint32 t)0x00030000)
- #define GPIO OSPEEDER OSPEEDR8 0 ((uint32 t)0x00010000)
- #define GPIO OSPEEDER OSPEEDR8 1 ((uint32 t)0x00020000)
- #define GPIO\_OSPEEDER\_OSPEEDR9 ((uint32\_t)0x000C0000)
- #define GPIO OSPEEDER OSPEEDR9 0 ((uint32 t)0x00040000)
- #define GPIO OSPEEDER OSPEEDR9 1 ((uint32 t)0x00080000)
- #define GPIO OSPEEDER OSPEEDR10 ((uint32 t)0x00300000)
- #define GPIO OSPEEDER OSPEEDR10 0 ((uint32 t)0x00100000)
- #define GPIO OSPEEDER OSPEEDR10 1 ((uint32 t)0x00200000)
- #define GPIO OSPEEDER OSPEEDR11 ((uint32 t)0x00C00000)
- #define GPIO\_OSPEEDER\_OSPEEDR11\_0 ((uint32\_t)0x00400000)
- #define GPIO\_OSPEEDER\_OSPEEDR11\_1 ((uint32\_t)0x00800000)
- #define GPIO\_OSPEEDER\_OSPEEDR12 ((uint32\_t)0x03000000)
- #define GPIO\_OSPEEDER\_OSPEEDR12\_0 ((uint32\_t)0x01000000)
- #define GPIO\_OSPEEDER\_OSPEEDR12\_1 ((uint32\_t)0x02000000)
- #define GPIO\_OSPEEDER\_OSPEEDR13 ((uint32\_t)0x0C000000)
- #define GPIO\_OSPEEDER\_OSPEEDR13\_0 ((uint32\_t)0x04000000)
- #define GPIO\_OSPEEDER\_OSPEEDR13\_1 ((uint32\_t)0x08000000)
- #define GPIO\_OSPEEDER\_OSPEEDR14 ((uint32\_t)0x30000000)
   #define GPIO\_OSPEEDER\_OSPEEDR14\_0 ((uint32\_t)0x100000000)
- #define GPIO OSPEEDER OSPEEDR14 1 ((uint32 t)0x20000000)
- #define GPIO OSPEEDER OSPEEDR15 ((uint32 t)0xC0000000)
- #define GPIO\_OSPEEDER\_OSPEEDR15\_0 ((uint32\_t)0x40000000)
- #define GPIO\_OSPEEDER\_OSPEEDR15\_1 ((uint32\_t)0x80000000)
- #define GPIO PUPDR PUPDR0 ((uint32 t)0x00000003)
- #define GPIO\_PUPDR\_PUPDR0\_0 ((uint32\_t)0x00000001)
- #define GPIO PUPDR PUPDR0 1 ((uint32 t)0x00000002)
- #define GPIO\_PUPDR\_PUPDR1 ((uint32\_t)0x0000000C)
- #define GPIO PUPDR PUPDR1 0 ((uint32 t)0x00000004)
- #define GPIO\_PUPDR\_PUPDR1\_1 ((uint32\_t)0x00000008)
- #define GPIO\_PUPDR\_PUPDR2 ((uint32\_t)0x00000030)
- #define GPIO\_PUPDR\_PUPDR2\_0 ((uint32\_t)0x00000010)
- #define GPIO PUPDR PUPDR2 1 ((uint32 t)0x00000020)
- #define GPIO PUPDR PUPDR3 ((uint32 t)0x000000C0)
- #define GPIO\_PUPDR\_PUPDR3\_0 ((uint32\_t)0x00000040)
- #define GPIO PUPDR PUPDR3 1 ((uint32 t)0x00000080)
- #define GPIO\_PUPDR\_PUPDR4 ((uint32\_t)0x00000300)
- #define GPIO\_PUPDR\_PUPDR4\_0 ((uint32\_t)0x00000100)
- #define GPIO\_PUPDR\_PUPDR4\_1 ((uint32\_t)0x00000200)
- #define GPIO\_PUPDR\_PUPDR5 ((uint32\_t)0x00000C00)
- #define GPIO\_PUPDR\_PUPDR5\_0 ((uint32\_t)0x00000400)
- #define GPIO\_PUPDR\_PUPDR5\_1 ((uint32\_t)0x00000800)

- #define GPIO\_PUPDR\_PUPDR6 ((uint32\_t)0x00003000)
- #define GPIO PUPDR PUPDR6 0 ((uint32 t)0x00001000)
- #define GPIO PUPDR PUPDR6 1 ((uint32 t)0x00002000)
- #define GPIO PUPDR PUPDR7 ((uint32 t)0x0000C000)
- #define GPIO PUPDR PUPDR7 0 ((uint32 t)0x00004000)
- #define GPIO PUPDR PUPDR7\_1 ((uint32 t)0x00008000)
- #define GPIO PUPDR PUPDR8 ((uint32 t)0x00030000)
- #define GPIO\_PUPDR\_PUPDR8\_0 ((uint32\_t)0x00010000)
- #define GPIO PUPDR PUPDR8 1 ((uint32 t)0x00020000)
- #define GPIO PUPDR PUPDR9 ((uint32 t)0x000C0000)
- #define GPIO PUPDR PUPDR9 0 ((uint32 t)0x00040000)
- #define GPIO\_PUPDR\_PUPDR9\_1 ((uint32\_t)0x00080000)
- #define GPIO\_PUPDR\_PUPDR10 ((uint32 t)0x00300000)
- #define GPIO PUPDR PUPDR10 0 ((uint32 t)0x00100000)
- #define GPIO\_PUPDR\_PUPDR10\_1 ((uint32\_t)0x00200000)
- #define GPIO PUPDR PUPDR11 ((uint32 t)0x00C00000)
- #define GPIO\_PUPDR\_PUPDR11\_0 ((uint32 t)0x00400000)
- #define GPIO PUPDR PUPDR11 1 ((uint32 t)0x00800000)
- #define GPIO PUPDR PUPDR12 ((uint32 t)0x03000000)
- #define GPIO\_PUPDR\_PUPDR12\_0 ((uint32\_t)0x01000000)
- #define GPIO\_PUPDR\_PUPDR12\_1 ((uint32\_t)0x02000000)
- #define GPIO PUPDR PUPDR13 ((uint32 t)0x0C000000)
- #define GPIO\_PUPDR\_PUPDR13\_0 ((uint32\_t)0x04000000)
- #define GPIO\_PUPDR\_PUPDR13\_1 ((uint32\_t)0x08000000)
- #define GPIO\_PUPDR\_PUPDR14 ((uint32\_t)0x30000000)
- #define GPIO\_PUPDR\_PUPDR14\_0 ((uint32\_t)0x10000000)
- #define GPIO\_PUPDR\_PUPDR14\_1 ((uint32\_t)0x20000000)
- #define GPIO\_PUPDR\_PUPDR15 ((uint32\_t)0xC0000000)
- #define GPIO\_PUPDR\_PUPDR15\_0 ((uint32\_t)0x40000000)
- #define GPIO PUPDR PUPDR15 1 ((uint32 t)0x80000000)
- #define GPIO IDR IDR 0 ((uint32 t)0x00000001)
- #define GPIO\_IDR\_IDR\_1 ((uint32 t)0x00000002)
- #define GPIO\_IDR\_IDR\_2 ((uint32\_t)0x00000004)
- #define GPIO\_IDR\_IDR\_3 ((uint32\_t)0x00000008)
- #define GPIO\_IDR\_IDR\_4 ((uint32\_t)0x00000010)
- #define GPIO\_IDR\_IDR\_5 ((uint32\_t)0x00000020)
- #define GPIO\_IDR\_IDR\_6 ((uint32\_t)0x00000040)
- #define GPIO\_IDR\_IDR\_7 ((uint32\_t)0x00000080)
- #define GPIO\_IDR\_IDR\_8 ((uint32\_t)0x00000100)
- #define GPIO\_IDR\_IDR\_9 ((uint32\_t)0x00000200)
- #define GPIO\_IDR\_IDR\_10 ((uint32\_t)0x00000400)
- #define GPIO\_IDR\_IDR\_11 ((uint32\_t)0x00000800)
- #define GPIO\_IDR\_IDR\_12 ((uint32\_t)0x00001000)
- #define GPIO\_IDR\_IDR\_13 ((uint32\_t)0x00002000)
- #define GPIO\_IDR\_IDR\_14 ((uint32\_t)0x00004000)
- #define GPIO\_IDR\_IDR\_15 ((uint32\_t)0x00008000)
- #define GPIO OTYPER IDR 0 GPIO IDR IDR 0
- #define GPIO\_OTYPER\_IDR\_1 GPIO\_IDR\_IDR\_1
- #define GPIO OTYPER IDR 2 GPIO IDR IDR 2
- #define GPIO\_OTYPER\_IDR\_3 GPIO\_IDR\_IDR\_3
- #define GPIO\_OTYPER\_IDR\_4 GPIO\_IDR\_IDR\_4
- #define GPIO\_OTYPER\_IDR\_5 GPIO\_IDR\_IDR\_5
- #define GPIO\_OTYPER\_IDR\_6 GPIO\_IDR\_IDR\_6
- #define GPIO\_OTYPER\_IDR\_7 GPIO\_IDR\_IDR\_7
- #define GPIO\_OTYPER\_IDR\_8 GPIO\_IDR\_IDR\_8

- #define GPIO OTYPER IDR 9 GPIO IDR IDR 9
- #define GPIO OTYPER IDR 10 GPIO IDR IDR 10
- #define GPIO OTYPER IDR 11 GPIO IDR IDR 11
- #define GPIO\_OTYPER\_IDR\_12 GPIO\_IDR\_IDR\_12
- #define GPIO\_OTYPER\_IDR\_13 GPIO\_IDR\_IDR\_13
- #define GPIO\_OTYPER\_IDR\_14 GPIO\_IDR\_IDR\_14
- #define GPIO\_OTYPER\_IDR\_15 GPIO\_IDR\_IDR\_15
- #define GPIO\_ODR\_ODR\_0 ((uint32\_t)0x00000001)
- #define GPIO\_ODR\_ODR\_1 ((uint32\_t)0x00000002)
- #define GPIO ODR ODR 2 ((uint32 t)0x00000004)
- #define GPIO\_ODR\_ODR\_3 ((uint32\_t)0x00000008)
- #define GPIO ODR ODR 4 ((uint32 t)0x00000010)
- #define GPIO ODR ODR 5 ((uint32 t)0x00000020)
- #define GPIO ODR ODR 6 ((uint32 t)0x00000040)
- #define GPIO\_ODR\_ODR\_7 ((uint32\_t)0x00000080)
- #define GPIO ODR ODR 8 ((uint32 t)0x00000100)
- #define GPIO\_ODR\_ODR\_9 ((uint32\_t)0x00000200)
- #define GPIO ODR ODR 10 ((uint32 t)0x00000400)
- #define GPIO ODR ODR 11 ((uint32 t)0x00000800)
- #define GPIO ODR ODR 12 ((uint32 t)0x00001000)
- #define GPIO\_ODR\_ODR\_13 ((uint32\_t)0x00002000)
- #define GPIO ODR ODR 14 ((uint32 t)0x00004000)
- #define GPIO ODR ODR 15 ((uint32 t)0x00008000)
- #define GPIO OTYPER ODR 0 GPIO ODR ODR 0
- #define GPIO OTYPER ODR 1 GPIO ODR ODR 1
- #define ODIO OTYPER ODB A ODIO ODB ODB
- #define GPIO\_OTYPER\_ODR\_2 GPIO\_ODR\_ODR\_2
- #define GPIO\_OTYPER\_ODR\_3 GPIO\_ODR\_ODR\_3
   #define GPIO\_OTYPER\_ODR\_4 GPIO\_ODR\_ODR\_4
- #define GPIO OTYPER ODR 5 GPIO ODR ODR 5
- #define GPIO OTYPER ODR 6 GPIO ODR ODR 6
- #define GPIO OTYPER ODR 7 GPIO ODR ODR 7
- #define GPIO OTYPER ODR 8 GPIO ODR ODR 8
- #define GPIO\_OTYPER\_ODR\_9 GPIO\_ODR\_ODR\_9
- #define GPIO\_OTYPER\_ODR\_10 GPIO\_ODR\_ODR\_10
- #define GPIO\_OTYPER\_ODR\_11 GPIO\_ODR\_ODR\_11
- #define GPIO\_OTYPER\_ODR\_12 GPIO\_ODR\_ODR\_12
- #define GPIO\_OTYPER\_ODR\_13 GPIO\_ODR\_ODR\_13
- #define GPIO\_OTYPER\_ODR\_14 GPIO\_ODR\_ODR\_14
- #define GPIO OTYPER ODR 15 GPIO ODR ODR 15
- #define GPIO BSRR BS 0 ((uint32 t)0x00000001)
- #define GPIO BSRR BS 1 ((uint32 t)0x00000002)
- #define GPIO BSRR BS 2 ((uint32 t)0x00000004)
- #define GPIO\_BSRR\_BS\_3 ((uint32\_t)0x00000008)
- #define GPIO\_BSRR\_BS\_4 ((uint32\_t)0x00000010)
- #define GPIO BSRR BS 5 ((uint32 t)0x00000020)
- #define GPIO\_BSRR\_BS\_6 ((uint32\_t)0x00000040)
- #define GPIO BSRR BS 7 ((uint32 t)0x00000080)
- #define GPIO BSRR BS 8 ((uint32 t)0x00000100)
- #define GPIO BSRR BS 9 ((uint32 t)0x00000200)
- #define GPIO\_BSRR\_BS\_10 ((uint32\_t)0x00000400)
- #define GPIO BSRR BS 11 ((uint32 t)0x00000800)
- #define GPIO\_BSRR\_BS\_12 ((uint32\_t)0x00001000)
- #define GPIO BSRR BS 13 ((uint32 t)0x00002000)
- #define GPIO BSRR BS 14 ((uint32 t)0x00004000)
- #define GPIO BSRR BS 15 ((uint32 t)0x00008000)

- #define GPIO BSRR BR 0 ((uint32 t)0x00010000)
- #define GPIO BSRR BR 1 ((uint32 t)0x00020000)
- #define GPIO\_BSRR\_BR\_2 ((uint32\_t)0x00040000)
- #define GPIO BSRR BR 3 ((uint32 t)0x00080000)
- #define GPIO\_BSRR\_BR\_4 ((uint32\_t)0x00100000)
- #define GPIO BSRR BR 5 ((uint32 t)0x00200000)
- #define GPIO BSRR BR 6 ((uint32 t)0x00400000)
- #define GPIO\_BSRR\_BR\_7 ((uint32\_t)0x00800000)
- #define GPIO BSRR BR 8 ((uint32 t)0x01000000)
- #define GPIO BSRR BR 9 ((uint32 t)0x02000000)
- #define GPIO BSRR BR 10 ((uint32 t)0x04000000)
- #define GPIO BSRR BR 11 ((uint32 t)0x08000000)
- #define GPIO\_BSRR\_BR\_12 ((uint32\_t)0x10000000)
- #define CDIO DCDD DD 40 (/wint00 t\0)000000000
- #define GPIO\_BSRR\_BR\_13 ((uint32\_t)0x20000000)
- #define GPIO\_BSRR\_BR\_14 ((uint32\_t)0x40000000)
- #define GPIO BSRR\_BR\_15 ((uint32 t)0x80000000)
- #define HASH\_CR\_INIT ((uint32\_t)0x00000004)
- #define HASH\_CR\_DMAE ((uint32\_t)0x00000008)
- #define HASH\_CR\_DATATYPE ((uint32\_t)0x00000030)
- #define HASH\_CR\_DATATYPE\_0 ((uint32\_t)0x00000010)
- #define HASH\_CR\_DATATYPE\_1 ((uint32\_t)0x00000020)
- #define HASH CR MODE ((uint32 t)0x00000040)
- #define HASH\_CR\_ALGO ((uint32\_t)0x00000080)
- #define HASH\_CR\_NBW ((uint32\_t)0x00000F00)
- #define HASH\_CR\_NBW\_0 ((uint32\_t)0x00000100)
- #define HASH\_CR\_NBW\_1 ((uint32\_t)0x00000200)
- #define HASH\_CR\_NBW\_2 ((uint32\_t)0x00000400)
- #define HASH\_CR\_NBW\_3 ((uint32\_t)0x00000800)
- #define HASH\_CR\_DINNE ((uint32\_t)0x00001000)
- #define HASH\_CR\_LKEY ((uint32\_t)0x00010000)
- #define HASH\_STR\_NBW ((uint32\_t)0x0000001F)
   #define HASH\_STR\_NBW\_0 ((uint32\_t)0x00000001)
- #define HASH\_STR\_NBW\_1 ((uint32\_t)0x00000002)
- #define HASH STR NBW 2 ((uint32 t)0x00000004)
- #define HASH STR NBW 3 ((uint32 t)0x00000008)
- #define HASH STR NBW 4 ((uint32 t)0x00000010)
- #define HASH\_STR\_DCAL ((uint32\_t)0x00000100)
- #define HASH\_IMR\_DINIM ((uint32\_t)0x00000001)
- #define HASH\_IMR\_DCIM ((uint32\_t)0x00000002)
- #define HASH\_SR\_DINIS ((uint32\_t)0x00000001)
- #define HASH\_SR\_DCIS ((uint32\_t)0x00000002)
- #define HASH\_SR\_DMAS ((uint32\_t)0x00000004)
- #define HASH\_SR\_BUSY ((uint32\_t)0x00000008)
- #define I2C\_CR1\_PE ((uint16\_t)0x0001)
- #define I2C\_CR1\_SMBUS ((uint16\_t)0x0002)
- #define I2C\_CR1\_SMBTYPE ((uint16\_t)0x0008)
- #define I2C\_CR1\_ENARP ((uint16\_t)0x0010)
- #define I2C\_CR1\_ENPEC ((uint16\_t)0x0020)
- #define I2C\_CR1\_ENGC ((uint16\_t)0x0040)
- #define I2C\_CR1\_NOSTRETCH ((uint16\_t)0x0080)
- #define I2C CR1 START ((uint16 t)0x0100)
- #define I2C\_CR1\_STOP ((uint16\_t)0x0200)
- #define I2C CR1 ACK ((uint16 t)0x0400)
- #define I2C CR1 POS ((uint16 t)0x0800)
- #define I2C\_CR1\_PEC ((uint16\_t)0x1000)

- #define I2C CR1 ALERT ((uint16 t)0x2000)
- #define I2C\_CR1\_SWRST ((uint16\_t)0x8000)
- #define I2C\_CR2\_FREQ ((uint16\_t)0x003F)
- #define I2C CR2 FREQ 0 ((uint16 t)0x0001)
- #define I2C CR2 FREQ 1 ((uint16 t)0x0002)
- #define I2C\_CR2\_FREQ\_2 ((uint16\_t)0x0004)
- #define I2C CR2 FREQ 3 ((uint16 t)0x0008)
- #define I2C\_CR2\_FREQ\_4 ((uint16\_t)0x0010)
- #define I2C\_CR2\_FREQ\_5 ((uint16\_t)0x0020)
- #define I2C CR2 ITERREN ((uint16 t)0x0100)
- #define I2C CR2 ITEVTEN ((uint16 t)0x0200)
- #define I2C CR2 ITBUFEN ((uint16 t)0x0400)
- #define I2C\_CR2\_DMAEN ((uint16\_t)0x0800)
- #define I2C CR2 LAST ((uint16 t)0x1000)
- #define I2C\_OAR1\_ADD1\_7 ((uint16\_t)0x00FE)
- #define I2C OAR1 ADD8 9 ((uint16 t)0x0300)
- #define I2C OAR1 ADD0 ((uint16 t)0x0001)
- #define I2C OAR1 ADD1 ((uint16 t)0x0002)
- #define I2C OAR1 ADD2 ((uint16 t)0x0004)
- #define I2C\_OAR1\_ADD3 ((uint16\_t)0x0008)
- #define I2C\_OAR1\_ADD4 ((uint16\_t)0x0010)
- #define I2C OAR1 ADD5 ((uint16 t)0x0020)
- #define I2C OAR1 ADD6 ((uint16 t)0x0040)
- #define I2C\_OAR1\_ADD7 ((uint16\_t)0x0080)
- #define I2C OAR1 ADD8 ((uint16 t)0x0100)
- #define I2C\_OAR1\_ADD9 ((uint16\_t)0x0200)
- #define I2C OAR1 ADDMODE ((uint16 t)0x8000)
- #define I2C OAR2 ENDUAL ((uint8 t)0x01)
- #define I2C OAR2 ADD2 ((uint8 t)0xFE)
- #define I2C\_DR\_DR ((uint8\_t)0xFF)
- #define I2C SR1 SB ((uint16 t)0x0001)
- #define I2C SR1 ADDR ((uint16 t)0x0002)
- #define I2C\_SR1\_BTF ((uint16\_t)0x0004)
- #define I2C SR1 ADD10 ((uint16 t)0x0008)
- #define I2C SR1 STOPF ((uint16 t)0x0010)
- #define I2C SR1 RXNE ((uint16 t)0x0040)
- #define I2C SR1 TXE ((uint16 t)0x0080)
- #define I2C\_SR1\_BERR ((uint16\_t)0x0100)
- #define I2C\_SR1\_ARLO ((uint16\_t)0x0200)
- #define I2C SR1 AF ((uint16 t)0x0400)
- #define I2C SR1 OVR ((uint16 t)0x0800)
- #define I2C\_SR1\_PECERR ((uint16\_t)0x1000)
- #define I2C SR1 TIMEOUT ((uint16 t)0x4000)
- #define I2C\_SR1\_SMBALERT ((uint16\_t)0x8000)
- #define I2C SR2 MSL ((uint16 t)0x0001)
- #define I2C SR2 BUSY ((uint16 t)0x0002)
- #define I2C SR2 TRA ((uint16 t)0x0004)
- #define I2C\_SR2\_GENCALL ((uint16 t)0x0010)
- #define I2C SR2 SMBDEFAULT ((uint16 t)0x0020)
- #define I2C\_SR2\_SMBHOST ((uint16\_t)0x0040)
- #define I2C SR2 DUALF ((uint16 t)0x0080)
- #define I2C SR2 PEC ((uint16 t)0xFF00)
- #define I2C CCR CCR ((uint16 t)0x0FFF)
- #define I2C CCR DUTY ((uint16 t)0x4000)
- #define I2C\_CCR\_FS ((uint16\_t)0x8000)

- #define I2C\_TRISE\_TRISE ((uint8\_t)0x3F)
- #define IWDG\_KR\_KEY ((uint16\_t)0xFFFF)
- #define IWDG\_PR\_PR ((uint8\_t)0x07)
- #define IWDG PR PR 0 ((uint8 t)0x01)
- #define IWDG PR PR 1 ((uint8 t)0x02)
- #define IWDG\_PR\_PR\_2 ((uint8\_t)0x04)
- #define IWDG RLR RL ((uint16 t)0x0FFF)
- #define IWDG\_SR\_PVU ((uint8\_t)0x01)
- #define IWDG SR RVU ((uint8 t)0x02)
- #define PWR CR LPDS ((uint16 t)0x0001)
- #define PWR CR PDDS ((uint16 t)0x0002)
- #define PWR CR CWUF ((uint16 t)0x0004)
- #define PWR\_CR\_CSBF ((uint16\_t)0x0008)
- #define PWR CR PVDE ((uint16 t)0x0010)
- #define PWR\_CR\_PLS ((uint16\_t)0x00E0)
- #define PWR\_CR\_PLS\_0 ((uint16\_t)0x0020)
- #define PWR CR PLS 1 ((uint16 t)0x0040)
- #define PWR CR PLS 2 ((uint16 t)0x0080)
- #define PWR CR PLS LEV0 ((uint16 t)0x0000)
- #define PWR\_CR\_PLS\_LEV1 ((uint16\_t)0x0020)
- #define PWR\_CR\_PLS\_LEV2 ((uint16\_t)0x0040)
- #define PWR\_CR\_PLS\_LEV3 ((uint16\_t)0x0060)
- #define PWR CR PLS LEV4 ((uint16 t)0x0080)
- #define PWR\_CR\_PLS\_LEV5 ((uint16\_t)0x00A0)
- #define PWR\_CR\_PLS\_LEV6 ((uint16\_t)0x00C0)
- #define PWR\_CR\_PLS\_LEV7 ((uint16\_t)0x00E0)
- #define PWR CR DBP ((uint16 t)0x0100)
- #define PWR\_CR\_FPDS ((uint16\_t)0x0200)
- #define PWR\_CR\_VOS ((uint16\_t)0x4000)
- #define PWR\_CR\_PMODE PWR\_CR\_VOS
- #define PWR CSR WUF ((uint16 t)0x0001)
- #define PWR CSR SBF ((uint16 t)0x0002)
- #define PWR\_CSR\_PVDO ((uint16\_t)0x0004)
- #define PWR\_CSR\_BRR ((uint16\_t)0x0008)
- #define PWR\_CSR\_EWUP ((uint16\_t)0x0100)
- #define PWR\_CSR\_BRE ((uint16\_t)0x0200)
- #define PWR\_CSR\_VOSRDY ((uint16\_t)0x4000)
- #define PWR CSR REGRDY PWR CSR VOSRDY
- #define RCC CR HSION ((uint32 t)0x00000001)
- #define RCC CR HSIRDY ((uint32 t)0x00000002)
- #define RCC CR HSITRIM ((uint32 t)0x000000F8)
- #define RCC\_CR\_HSITRIM\_0 ((uint32\_t)0x00000008)
- #define RCC\_CR\_HSITRIM\_1 ((uint32\_t)0x00000010)
- #define RCC\_CR\_HSITRIM\_2 ((uint32\_t)0x00000020)
- #define RCC CR HSITRIM 3 ((uint32 t)0x00000040)
- #define RCC CR HSITRIM 4 ((uint32 t)0x00000080)
- #define RCC CR HSICAL ((uint32 t)0x0000FF00)
- #define RCC\_CR\_HSICAL\_0 ((uint32\_t)0x00000100)
- #define RCC\_CR\_HSICAL\_1 ((uint32\_t)0x00000200)
- #define RCC\_CR\_HSICAL\_2 ((uint32\_t)0x00000400)
- #define RCC CR HSICAL 3 ((uint32 t)0x00000800)
- #define RCC\_CR\_HSICAL\_4 ((uint32\_t)0x00001000)
- #define RCC\_CR\_HSICAL\_5 ((uint32\_t)0x00002000)
- #define RCC\_CR\_HSICAL\_6 ((uint32\_t)0x00004000)
- #define RCC\_CR\_HSICAL\_7 ((uint32\_t)0x00008000)

- #define RCC CR HSEON ((uint32 t)0x00010000)
- #define RCC CR HSERDY ((uint32 t)0x00020000)
- #define RCC\_CR\_HSEBYP ((uint32\_t)0x00040000)
- #define RCC CR CSSON ((uint32 t)0x00080000)
- #define RCC\_CR\_PLLON ((uint32\_t)0x01000000)
- #define RCC\_CR\_PLLRDY ((uint32\_t)0x02000000)
- #define RCC CR PLLI2SON ((uint32 t)0x04000000)
- #define RCC\_CR\_PLLI2SRDY ((uint32\_t)0x08000000)
- #define RCC\_PLLCFGR\_PLLM ((uint32\_t)0x0000003F)
- #define RCC\_PLLCFGR\_PLLM\_0 ((uint32\_t)0x00000001)
- #define RCC\_PLLCFGR\_PLLM\_1 ((uint32\_t)0x00000002)
- #define RCC PLLCFGR PLLM 2 ((uint32 t)0x00000004)
- #define RCC PLLCFGR PLLM 3 ((uint32 t)0x00000008)
- #define RCC\_PLLCFGR\_PLLM\_4 ((uint32\_t)0x00000010)
- #define RCC\_PLLCFGR\_PLLM\_5 ((uint32\_t)0x00000020)
- #define RCC PLLCFGR PLLN ((uint32 t)0x00007FC0)
- #define RCC\_PLLCFGR\_PLLN\_0 ((uint32\_t)0x00000040)
- #define RCC PLLCFGR PLLN 1 ((uint32 t)0x00000080)
- #define RCC\_PLLCFGR\_PLLN\_2 ((uint32\_t)0x00000100)
- #define RCC PLLCFGR PLLN 3 ((uint32 t)0x00000200)
- #define RCC\_PLLCFGR\_PLLN\_4 ((uint32\_t)0x00000400)
- #define RCC\_PLLCFGR\_PLLN\_5 ((uint32\_t)0x00000800)
- #define RCC\_PLLCFGR\_PLLN\_6 ((uint32\_t)0x00001000)
- #define RCC\_PLLCFGR\_PLLN\_7 ((uint32\_t)0x00002000)
- #define RCC\_PLLCFGR\_PLLN\_8 ((uint32\_t)0x00004000)
- #define RCC\_PLLCFGR\_PLLP ((uint32\_t)0x00030000)
- #define RCC\_PLLCFGR\_PLLP\_0 ((uint32\_t)0x00010000)
- #define RCC\_PLLCFGR\_PLLP\_1 ((uint32\_t)0x00020000)
- #define RCC\_PLLCFGR\_PLLSRC ((uint32\_t)0x00400000)
- #define RCC\_PLLCFGR\_PLLSRC\_HSE ((uint32\_t)0x00400000)
- #define RCC\_PLLCFGR\_PLLSRC\_HSI ((uint32\_t)0x00000000)
- #define RCC\_PLLCFGR\_PLLQ ((uint32\_t)0x0F000000)
- #define RCC\_PLLCFGR\_PLLQ\_0 ((uint32\_t)0x01000000)
- #define RCC\_PLLCFGR\_PLLQ\_1 ((uint32\_t)0x02000000)
- #define RCC\_PLLCFGR\_PLLQ\_2 ((uint32\_t)0x04000000)
- #define RCC\_PLLCFGR\_PLLQ\_3 ((uint32\_t)0x08000000)
- #define RCC\_CFGR\_SW ((uint32\_t)0x00000003)
- #define RCC CFGR SW 0 ((uint32 t)0x00000001)
- #define RCC\_CFGR\_SW\_1 ((uint32\_t)0x00000002)
- #define RCC CFGR SW HSI ((uint32 t)0x00000000)
- #define RCC CFGR SW HSE ((uint32 t)0x00000001)
- #define RCC\_CFGR\_SW\_PLL ((uint32\_t)0x00000002)
- #define RCC\_CFGR\_SWS ((uint32\_t)0x0000000C)
- #define RCC\_CFGR\_SWS\_0 ((uint32\_t)0x00000004)
- #define RCC\_CFGR\_SWS\_1 ((uint32\_t)0x00000008)
- #define RCC\_CFGR\_SWS\_HSI ((uint32\_t)0x00000000)
- #define RCC\_CFGR\_SWS\_HSE ((uint32\_t)0x00000004)
- #define RCC CFGR SWS PLL ((uint32 t)0x00000008)
- #define RCC CFGR HPRE ((uint32 t)0x000000F0)
- #define RCC\_CFGR\_HPRE\_0 ((uint32\_t)0x00000010)
- #define RCC CFGR HPRE 1 ((uint32 t)0x00000020)
- #define RCC\_CFGR\_HPRE\_2 ((uint32\_t)0x00000040)
- #define RCC CFGR HPRE 3 ((uint32 t)0x00000080)
- #define RCC CFGR HPRE DIV1 ((uint32 t)0x00000000)
- #define RCC CFGR HPRE DIV2 ((uint32 t)0x00000080)

- #define RCC\_CFGR\_HPRE\_DIV4 ((uint32\_t)0x00000090)
- #define RCC\_CFGR\_HPRE\_DIV8 ((uint32\_t)0x000000A0)
- #define RCC\_CFGR\_HPRE\_DIV16 ((uint32\_t)0x000000B0)
- #define RCC\_CFGR\_HPRE\_DIV64 ((uint32\_t)0x000000C0)
- #define RCC\_CFGR\_HPRE\_DIV128 ((uint32\_t)0x000000D0)
- #define RCC\_CFGR\_HPRE\_DIV256 ((uint32\_t)0x000000E0)
- #define RCC CFGR HPRE DIV512 ((uint32 t)0x000000F0)
- #define RCC\_CFGR\_PPRE1 ((uint32\_t)0x00001C00)
- #define RCC CFGR PPRE1 0 ((uint32 t)0x00000400)
- #define RCC CFGR PPRE1 1 ((uint32 t)0x00000800)
- #define RCC\_CFGR\_PPRE1\_2 ((uint32\_t)0x00001000)
- #define RCC CFGR PPRE1 DIV1 ((uint32 t)0x00000000)
- #define RCC CFGR PPRE1 DIV2 ((uint32 t)0x00001000)
- #define RCC CFGR PPRE1 DIV4 ((uint32 t)0x00001400)
- #define RCC\_CFGR\_PPRE1\_DIV8 ((uint32\_t)0x00001800)
- #define RCC\_CFGR\_PPRE1\_DIV16 ((uint32\_t)0x00001C00)
- #define RCC CFGR PPRE2 ((uint32 t)0x0000E000)
- #define RCC CFGR PPRE2 0 ((uint32 t)0x00002000)
- #define RCC CFGR PPRE2 1 ((uint32 t)0x00004000)
- #define RCC CFGR PPRE2 2 ((uint32 t)0x00008000)
- #define RCC\_CFGR\_PPRE2\_DIV1 ((uint32\_t)0x00000000)
- #define RCC CFGR PPRE2 DIV2 ((uint32 t)0x00008000)
- #define RCC CFGR PPRE2 DIV4 ((uint32 t)0x0000A000)
- #define RCC\_CFGR\_PPRE2\_DIV8 ((uint32\_t)0x0000C000)
- #define RCC\_CFGR\_PPRE2\_DIV16 ((uint32\_t)0x0000E000)
- #define RCC\_CFGR\_RTCPRE ((uint32\_t)0x001F0000)
- #define RCC CFGR RTCPRE 0 ((uint32 t)0x00010000)
- #define RCC\_CFGR\_RTCPRE\_1 ((uint32\_t)0x00020000)
- #define RCC\_CFGR\_RTCPRE\_2 ((uint32\_t)0x00040000)
- #define RCC\_CFGR\_RTCPRE\_3 ((uint32\_t)0x00080000)
- #define RCC CFGR RTCPRE 4 ((uint32 t)0x00100000)
- #define RCC\_CFGR\_MCO1 ((uint32\_t)0x00600000)
- #define RCC\_CFGR\_MCO1\_0 ((uint32\_t)0x00200000)
- #define RCC\_CFGR\_MCO1\_1 ((uint32\_t)0x00400000)
- #define RCC\_CFGR\_I2SSRC ((uint32\_t)0x00800000)
- #define RCC\_CFGR\_MCO1PRE ((uint32\_t)0x07000000)
- #define RCC\_CFGR\_MCO1PRE\_0 ((uint32\_t)0x01000000)
- #define RCC\_CFGR\_MCO1PRE\_1 ((uint32\_t)0x02000000)
- #define RCC CFGR MCO1PRE 2 ((uint32 t)0x04000000)
- #define RCC CFGR MCO2PRE ((uint32 t)0x38000000)
- #define RCC CFGR MCO2PRE 0 ((uint32 t)0x08000000)
- #define RCC\_CFGR\_MCO2PRE\_1 ((uint32\_t)0x10000000)
- #define RCC\_CFGR\_MCO2PRE\_2 ((uint32\_t)0x20000000)
- #define RCC\_CFGR\_MCO2 ((uint32\_t)0xC0000000)
- #define RCC CFGR MCO2 0 ((uint32 t)0x40000000)
- #define RCC\_CFGR\_MCO2\_1 ((uint32\_t)0x80000000)
- #define RCC CIR LSIRDYF ((uint32 t)0x00000001)
- #define RCC CIR LSERDYF ((uint32 t)0x00000002)
- #define RCC CIR HSIRDYF ((uint32 t)0x00000004)
- #define RCC\_CIR\_HSERDYF ((uint32\_t)0x00000008)
- #define RCC CIR PLLRDYF ((uint32 t)0x00000010)
- #define RCC\_CIR\_PLLI2SRDYF ((uint32\_t)0x00000020)
- #define RCC CIR CSSF ((uint32 t)0x00000080)
- #define RCC CIR LSIRDYIE ((uint32 t)0x00000100)
- #define RCC\_CIR\_LSERDYIE ((uint32\_t)0x00000200)

- #define RCC CIR HSIRDYIE ((uint32 t)0x00000400)
- #define RCC CIR HSERDYIE ((uint32 t)0x00000800)
- #define RCC CIR PLLRDYIE ((uint32 t)0x00001000)
- #define RCC CIR PLLI2SRDYIE ((uint32 t)0x00002000)
- #define RCC CIR LSIRDYC ((uint32 t)0x00010000)
- #define RCC\_CIR\_LSERDYC ((uint32\_t)0x00020000)
- #define RCC\_CIR\_HSIRDYC ((uint32\_t)0x00040000)
- #define RCC\_CIR\_HSERDYC ((uint32\_t)0x00080000)
- #define RCC\_CIR\_PLLRDYC ((uint32\_t)0x00100000)
- #define RCC CIR PLLI2SRDYC ((uint32 t)0x00200000)
- #define RCC CIR CSSC ((uint32 t)0x00800000)
- #define RCC\_AHB1RSTR\_GPIOARST ((uint32\_t)0x00000001)
- #define RCC\_AHB1RSTR\_GPIOBRST ((uint32\_t)0x00000002)
- #define RCC\_AHB1RSTR\_GPIOCRST ((uint32\_t)0x00000004)
- #define RCC\_AHB1RSTR\_GPIODRST ((uint32\_t)0x00000008)
- #define RCC\_AHB1RSTR\_GPIOERST ((uint32\_t)0x00000010)
- #define RCC\_AHB1RSTR\_GPIOFRST ((uint32\_t)0x00000020)
- #define RCC\_AHB1RSTR\_GPIOGRST ((uint32\_t)0x00000040)
- #define RCC\_AHB1RSTR\_GPIOHRST ((uint32\_t)0x00000080)
- #define RCC\_AHB1RSTR\_GPIOIRST ((uint32\_t)0x00000100)
- #define RCC\_AHB1RSTR\_CRCRST ((uint32\_t)0x00001000)
- #define RCC\_AHB1RSTR\_DMA1RST ((uint32\_t)0x00200000)
- #define RCC\_AHB1RSTR\_DMA2RST ((uint32\_t)0x00400000)
- #define RCC\_AHB1RSTR\_ETHMACRST ((uint32\_t)0x02000000)
- #define RCC\_AHB1RSTR\_OTGHRST ((uint32\_t)0x10000000)
- #define RCC\_AHB2RSTR\_DCMIRST ((uint32\_t)0x00000001)
- #define RCC\_AHB2RSTR\_CRYPRST ((uint32\_t)0x00000010)
- #define RCC\_AHB2RSTR\_HSAHRST ((uint32\_t)0x00000020)
- #define RCC\_AHB2RSTR\_RNGRST ((uint32\_t)0x00000040)
- #define RCC\_AHB2RSTR\_OTGFSRST ((uint32\_t)0x00000080)
- #define RCC\_AHB3RSTR\_FSMCRST ((uint32\_t)0x00000001)
- #define RCC\_APB1RSTR\_TIM2RST ((uint32\_t)0x00000001)
   #define RCC\_APB1RSTR\_TIM3RST ((uint32\_t)0x00000002)
- #define RCC APB1RSTR TIM4RST ((uint32 t)0x00000004)
- #define RCC\_APB1RSTR\_TIM5RST ((uint32\_t)0x00000008)
- #define RCC APB1RSTR TIM6RST ((uint32 t)0x00000010)
- #define RCC\_APB1RSTR\_TIM7RST ((uint32\_t)0x00000020)
- #define RCC APB1RSTR TIM12RST ((uint32 t)0x00000040)
- #define RCC\_APB1RSTR\_TIM13RST ((uint32\_t)0x00000080)
- #define RCC APB1RSTR TIM14RST ((uint32 t)0x00000100)
- #define RCC APB1RSTR WWDGEN ((uint32 t)0x00000800)
- #define RCC APB1RSTR SPI2RST ((uint32 t)0x00008000)
- #define RCC\_APB1RSTR\_SPI3RST ((uint32\_t)0x00010000)
- #define RCC\_APB1RSTR\_USART2RST ((uint32\_t)0x00020000)
- #define RCC APB1RSTR USART3RST ((uint32 t)0x00040000)
- #define RCC APB1RSTR UART4RST ((uint32 t)0x00080000)
- #define RCC APB1RSTR UART5RST ((uint32 t)0x00100000)
- #define RCC APB1RSTR I2C1RST ((uint32 t)0x00200000)
- #define RCC APB1RSTR I2C2RST ((uint32 t)0x00400000)
- #define RCC\_APB1RSTR\_I2C3RST ((uint32\_t)0x00800000)
- #define RCC\_APB1RSTR\_CAN1RST ((uint32\_t)0x02000000)
- #define RCC\_APB1RSTR\_CAN2RST ((uint32\_t)0x04000000)
- #define RCC\_APB1RSTR\_PWRRST ((uint32\_t)0x10000000)
- #define RCC\_APB1RSTR\_DACRST ((uint32\_t)0x20000000)
   #define RCC\_APB2RSTR\_TIM1RST ((uint32\_t)0x200000001)
- #define RCC\_APB2RSTR\_TIM1RST ((uint32\_t)0x00000001)

- #define RCC APB2RSTR TIM8RST ((uint32 t)0x00000002)
- #define RCC APB2RSTR USART1RST ((uint32 t)0x00000010)
- #define RCC APB2RSTR USART6RST ((uint32 t)0x00000020)
- #define RCC APB2RSTR ADCRST ((uint32 t)0x00000100)
- #define RCC APB2RSTR SDIORST ((uint32 t)0x00000800)
- #define RCC APB2RSTR SPI1RST ((uint32 t)0x00001000)
- #define RCC APB2RSTR SYSCFGRST ((uint32 t)0x00004000)
- #define RCC\_APB2RSTR\_TIM9RST ((uint32\_t)0x00010000)
- #define RCC APB2RSTR TIM10RST ((uint32 t)0x00020000)
- #define RCC APB2RSTR\_TIM11RST ((uint32 t)0x00040000)
- #define RCC\_APB2RSTR\_SPI1 RCC\_APB2RSTR\_SPI1RST
- #define RCC\_AHB1ENR\_GPIOAEN ((uint32\_t)0x00000001)
- #define RCC\_AHB1ENR\_GPIOBEN ((uint32\_t)0x00000002)
- #define RCC\_AHB1ENR\_GPIOCEN ((uint32\_t)0x00000004)
- #define RCC\_AHB1ENR\_GPIODEN ((uint32\_t)0x00000008)
- #define RCC AHB1ENR GPIOEEN ((uint32 t)0x00000010)
- #define RCC\_AHB1ENR\_GPIOFEN ((uint32\_t)0x00000020)
- #define RCC AHB1ENR GPIOGEN ((uint32 t)0x00000040)
- #define RCC\_AHB1ENR\_GPIOHEN ((uint32\_t)0x00000080)
- #define RCC\_AHB1ENR\_GPIOIEN ((uint32\_t)0x00000100)
- #define RCC\_AHB1ENR\_CRCEN ((uint32\_t)0x00001000)
- #define RCC\_AHB1ENR\_BKPSRAMEN ((uint32\_t)0x00040000)
- #define RCC\_AHB1ENR\_CCMDATARAMEN ((uint32\_t)0x00100000)
- #define RCC AHB1ENR DMA1EN ((uint32 t)0x00200000)
- #define RCC AHB1ENR DMA2EN ((uint32 t)0x00400000)
- #define RCC\_AHB1ENR\_ETHMACEN ((uint32\_t)0x02000000)
- #define RCC\_AHB1ENR\_ETHMACTXEN ((uint32\_t)0x04000000)
- #define RCC AHB1ENR ETHMACRXEN ((uint32 t)0x08000000)
- #define RCC AHB1ENR ETHMACPTPEN ((uint32 t)0x10000000)
- #define RCC AHB1ENR OTGHSEN ((uint32 t)0x20000000)
- #define RCC AHB1ENR OTGHSULPIEN ((uint32 t)0x40000000)
- #define RCC AHB2ENR DCMIEN ((uint32 t)0x00000001)
- #define RCC\_AHB2ENR\_CRYPEN ((uint32\_t)0x00000010)
- #define RCC\_AHB2ENR\_HASHEN ((uint32\_t)0x00000020)
- #define RCC\_AHB2ENR\_RNGEN ((uint32\_t)0x00000040)
- #define RCC\_AHB2ENR\_OTGFSEN ((uint32\_t)0x00000080)
- #define RCC\_AHB3ENR\_FSMCEN ((uint32\_t)0x00000001)
  #define RCC\_APB1ENR\_TIM2EN ((uint32\_t)0x00000001)
- #define RCC APB1ENR\_TIM3EN ((uint32 t)0x00000002)
- #define RCC APB1ENR TIM4EN ((uint32\_t)0x00000002)
- #define RCC APB1ENR TIM5EN ((uint32 t)0x00000004)
- #define RCC\_APB1ENR\_TIM6EN ((uint32\_t)0x00000010)
- #define RCC\_APB1ENR\_TIM7EN ((uint32\_t)0x00000020)
   #define RCC\_APB1ENR\_TIM12EN ((uint32\_t)0x00000040)
- #define RCC\_APB1ENR\_TIM13EN ((uint32\_t)0x00000080)
- #define RCC APB1ENR TIM14EN ((uint32 t)0x00000100)
- #define RCC APB1ENR WWDGEN ((uint32 t)0x00000800)
- #define RCC APB1ENR SPI2EN ((uint32 t)0x00004000)
- #define RCC APB1ENR SPI3EN ((uint32 t)0x00008000)
- #define RCC\_APB1ENR\_USART2EN ((uint32\_t)0x00020000)
- #define RCC APB1ENR USART3EN ((uint32 t)0x00040000)
- #define RCC\_APB1ENR\_UART4EN ((uint32\_t)0x00080000)
- #define RCC APB1ENR UART5EN ((uint32 t)0x00100000)
- #define RCC APB1ENR I2C1EN ((uint32 t)0x00200000)
- #define RCC\_APB1ENR\_I2C2EN ((uint32\_t)0x00400000)

- #define RCC APB1ENR I2C3EN ((uint32 t)0x00800000)
- #define RCC APB1ENR CAN1EN ((uint32 t)0x02000000)
- #define RCC APB1ENR CAN2EN ((uint32 t)0x04000000)
- #define RCC\_APB1ENR\_PWREN ((uint32 t)0x10000000)
- #define RCC\_APB1ENR\_DACEN ((uint32\_t)0x20000000)
- #define RCC\_APB2ENR\_TIM1EN ((uint32 t)0x00000001)
- #define RCC APB2ENR TIM8EN ((uint32 t)0x00000002)
- #define RCC\_APB2ENR\_USART1EN ((uint32 t)0x00000010)
- #define RCC APB2ENR USART6EN ((uint32 t)0x00000020)
- #define RCC APB2ENR ADC1EN ((uint32 t)0x00000100)
- #define RCC\_APB2ENR\_ADC2EN ((uint32\_t)0x00000200)
- #define RCC\_APB2ENR\_ADC3EN ((uint32\_t)0x00000400)
- #define RCC\_APB2ENR\_SDIOEN ((uint32\_t)0x00000800)
- #define RCC\_APB2ENR\_SPI1EN ((uint32\_t)0x00001000)
- #define RCC APB2ENR SYSCFGEN ((uint32 t)0x00004000)
- #define RCC\_APB2ENR\_TIM11EN ((uint32\_t)0x00040000)
- #define RCC\_APB2ENR\_TIM10EN ((uint32\_t)0x00020000)
- #define RCC APB2ENR TIM9EN ((uint32 t)0x00010000)
- #define RCC\_AHB1LPENR\_GPIOALPEN ((uint32\_t)0x00000001)
- #define RCC\_AHB1LPENR\_GPIOBLPEN ((uint32\_t)0x00000002)
- #define RCC\_AHB1LPENR\_GPIOCLPEN ((uint32\_t)0x00000004)
- #define RCC AHB1LPENR GPIODLPEN ((uint32 t)0x00000008)
- #define RCC AHB1LPENR GPIOELPEN ((uint32 t)0x00000010)
- #define RCC AHB1LPENR GPIOFLPEN ((uint32 t)0x00000020)
- #define RCC AHB1LPENR GPIOGLPEN ((uint32 t)0x00000040)
- #define RCC\_AHB1LPENR\_GPIOHLPEN ((uint32\_t)0x00000080)
- #define RCC AHB1LPENR GPIOILPEN ((uint32 t)0x00000100)
- #define RCC AHB1LPENR CRCLPEN ((uint32 t)0x00001000)
- #define RCC AHB1LPENR FLITFLPEN ((uint32 t)0x00008000)
- #define RCC AHB1LPENR SRAM1LPEN ((uint32 t)0x00010000)
- #define RCC AHB1LPENR SRAM2LPEN ((uint32 t)0x00020000)
- #define RCC AHB1LPENR BKPSRAMLPEN ((uint32 t)0x00040000)
- #define RCC AHB1LPENR DMA1LPEN ((uint32 t)0x00200000)
- #define RCC AHB1LPENR DMA2LPEN ((uint32 t)0x00400000)
- #define RCC\_AHB1LPENR\_ETHMACLPEN ((uint32\_t)0x02000000)
- #define RCC AHB1LPENR ETHMACTXLPEN ((uint32 t)0x04000000)
- #define RCC\_AHB1LPENR\_ETHMACRXLPEN ((uint32\_t)0x08000000)
- #define RCC AHB1LPENR ETHMACPTPLPEN ((uint32 t)0x10000000)
- #define RCC\_AHB1LPENR\_OTGHSLPEN ((uint32\_t)0x20000000)
- #define RCC AHB1LPENR OTGHSULPILPEN ((uint32 t)0x40000000)
- #define RCC AHB2LPENR DCMILPEN ((uint32 t)0x00000001)
- #define RCC AHB2LPENR CRYPLPEN ((uint32 t)0x00000010)
- #define RCC\_AHB2LPENR\_HASHLPEN ((uint32\_t)0x00000020)
- #define RCC\_AHB2LPENR\_RNGLPEN ((uint32\_t)0x00000040)
- #define RCC AHB2LPENR OTGFSLPEN ((uint32 t)0x00000080)
- #define RCC\_AHB3LPENR\_FSMCLPEN ((uint32\_t)0x00000001)
- #define RCC\_APB1LPENR\_TIM2LPEN ((uint32\_t)0x00000001)
- #define RCC\_APB1LPENR\_TIM3LPEN ((uint32\_t)0x00000002)
   #define RCC APB1LPENR TIM4LPEN ((uint32\_t)0x00000004)
- #define RCC APB1LPENR TIM5LPEN ((uint32 t)0x00000008)
- #define RCC\_APB1LPENR\_TIM6LPEN ((uint32\_t)0x0000010)
- #define RCC APB1LPENR TIM7LPEN ((uint32 t)0x00000020)
- #define RCC\_APB1LPENR\_TIM12LPEN ((uint32\_t)0x00000040)
- #define RCC APB1LPENR TIM13LPEN ((uint32 t)0x00000080)
- #define RCC\_APB1LPENR\_TIM14LPEN ((uint32\_t)0x00000100)

- #define RCC\_APB1LPENR\_WWDGLPEN ((uint32\_t)0x00000800)
- #define RCC APB1LPENR SPI2LPEN ((uint32 t)0x00004000)
- #define RCC\_APB1LPENR\_SPI3LPEN ((uint32\_t)0x00008000)
- #define RCC APB1LPENR USART2LPEN ((uint32 t)0x00020000)
- #define RCC APB1LPENR USART3LPEN ((uint32 t)0x00040000)
- #define RCC APB1LPENR UART4LPEN ((uint32 t)0x00080000)
- #define RCC\_APB1LPENR\_UART5LPEN ((uint32\_t)0x00100000)
- #define RCC\_APB1LPENR\_I2C1LPEN ((uint32\_t)0x00200000)
- #define RCC APB1LPENR I2C2LPEN ((uint32 t)0x00400000)
- #define RCC APB1LPENR I2C3LPEN ((uint32 t)0x00800000)
- #define RCC APB1LPENR CAN1LPEN ((uint32 t)0x02000000)
- #define RCC APB1LPENR CAN2LPEN ((uint32 t)0x04000000)
- #define RCC\_APB1LPENR\_PWRLPEN ((uint32\_t)0x10000000)
- #define RCC\_APB1LPENR\_DACLPEN ((uint32\_t)0x20000000)
- #define RCC APB2LPENR TIM1LPEN ((uint32 t)0x00000001)
- #define RCC APB2LPENR TIM8LPEN ((uint32 t)0x00000002)
- #define RCC\_APB2LPENR\_USART1LPEN ((uint32\_t)0x00000010)
- #define RCC APB2LPENR USART6LPEN ((uint32 t)0x00000020)
- #define RCC\_APB2LPENR\_ADC1LPEN ((uint32\_t)0x00000100)
- #define RCC APB2LPENR ADC2PEN ((uint32 t)0x00000200)
- #define RCC\_APB2LPENR\_ADC3LPEN ((uint32\_t)0x00000400)
- #define RCC APB2LPENR SDIOLPEN ((uint32 t)0x00000800)
- #define RCC APB2LPENR SPI1LPEN ((uint32 t)0x00001000)
- #define RCC\_APB2LPENR\_SYSCFGLPEN ((uint32\_t)0x00004000)
- #define RCC\_APB2LPENR\_TIM9LPEN ((uint32\_t)0x00010000)
- #define RCC\_APB2LPENR\_TIM10LPEN ((uint32\_t)0x00020000)
- #define RCC APB2LPENR TIM11LPEN ((uint32 t)0x00040000)
- #define RCC BDCR LSEON ((uint32 t)0x00000001)
- #define RCC BDCR LSERDY ((uint32 t)0x00000002)
- #define RCC BDCR LSEBYP ((uint32 t)0x00000004)
- #define RCC\_BDCR\_RTCSEL ((uint32\_t)0x00000300)
- #define RCC\_BDCR\_RTCSEL\_0 ((uint32\_t)0x00000100)
- #define RCC\_BDCR\_RTCSEL\_1 ((uint32\_t)0x00000200)
- #define RCC\_BDCR\_RTCEN ((uint32\_t)0x00008000)
- #define RCC\_BDCR\_BDRST ((uint32\_t)0x00010000)
- #define RCC\_CSR\_LSION ((uint32\_t)0x00000001)
- #define RCC\_CSR\_LSIRDY ((uint32\_t)0x00000002)
- #define RCC\_CSR\_RMVF ((uint32\_t)0x01000000)
- #define RCC\_CSR\_BORRSTF ((uint32\_t)0x02000000)
- #define RCC\_CSR\_PADRSTF ((uint32\_t)0x04000000)
- #define RCC CSR PORRSTF ((uint32 t)0x08000000)
- #define RCC CSR SFTRSTF ((uint32 t)0x10000000)
- #define RCC\_CSR\_WDGRSTF ((uint32\_t)0x20000000)
- #define RCC\_CSR\_WWDGRSTF ((uint32\_t)0x40000000)
- #define RCC\_CSR\_LPWRRSTF ((uint32\_t)0x80000000)
   #define RCC\_SSCGR\_MODPER ((uint32\_t)0x00001FFF)
- #define RCC SSCGR INCSTEP ((uint32 t)0x0FFFE000)
- #define RCC SSCGR SPREADSEL ((uint32 t)0x40000000)
- #define RCC SSCGR SSCGEN ((uint32 t)0x80000000)
- #define RCC\_PLLI2SCFGR\_PLLI2SN ((uint32\_t)0x00007FC0)
- #define RCC\_PLLI2SCFGR\_PLLI2SR ((uint32\_t)0x70000000)
- #define RNG\_CR\_RNGEN ((uint32\_t)0x00000004)
- #define RNG\_CR\_IE ((uint32\_t)0x00000008)
- #define RNG SR DRDY ((uint32 t)0x00000001)
- #define RNG\_SR\_CECS ((uint32\_t)0x00000002)

- #define RNG SR SECS ((uint32 t)0x00000004)
- #define RNG SR CEIS ((uint32 t)0x00000020)
- #define RNG\_SR\_SEIS ((uint32\_t)0x00000040)
- #define RTC\_TR\_PM ((uint32\_t)0x00400000)
- #define RTC\_TR\_HT ((uint32\_t)0x00300000)
- #define RTC\_TR\_HT\_0 ((uint32 t)0x00100000)
- #define RTC TR HT 1 ((uint32 t)0x00200000)
- #define RTC\_TR\_HU ((uint32\_t)0x000F0000)
- #define RTC TR HU 0 ((uint32 t)0x00010000)
- #define RTC TR HU 1 ((uint32 t)0x00020000)
- #define RTC TR HU 2 ((uint32 t)0x00040000)
- #define RTC\_TR\_HU\_3 ((uint32\_t)0x00080000)
- #define RTC\_TR\_MNT ((uint32 t)0x00007000)
- #define RTC\_TR\_MNT\_0 ((uint32 t)0x00001000)
- #define RTC\_TR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC TR MNT 2 ((uint32 t)0x00004000)
- #define RTC\_TR\_MNU ((uint32\_t)0x00000F00)
- #define RTC TR MNU 0 ((uint32 t)0x00000100)
- #define RTC\_TR\_MNU\_1 ((uint32\_t)0x00000200)
- #define RTC TR MNU 2 ((uint32 t)0x00000400)
- #define RTC\_TR\_MNU\_3 ((uint32\_t)0x00000800)
- #define RTC TR ST ((uint32 t)0x00000070)
- #define RTC TR ST 0 ((uint32 t)0x00000010)
- #define RTC\_TR\_ST\_1 ((uint32\_t)0x00000020)
- #define RTC\_TR\_ST\_2 ((uint32\_t)0x00000040)
- #define RTC\_TR\_SU ((uint32\_t)0x0000000F)
- #define RTC TR SU 0 ((uint32 t)0x00000001)
- #define RTC TR SU 1 ((uint32 t)0x00000002)
- #define RTC TR SU 2 ((uint32 t)0x00000004)
- #define RTC TR SU 3 ((uint32 t)0x00000008)
- #define RTC\_DR\_YT ((uint32 t)0x00F00000)
- #define RTC\_DR\_YT\_0 ((uint32 t)0x00100000)
- #define RTC\_DR\_YT\_1 ((uint32\_t)0x00200000)
- #define RTC\_DR\_YT\_2 ((uint32\_t)0x00400000)
- #define RTC\_DR\_YT\_3 ((uint32\_t)0x00800000)
- #define RTC\_DR\_YU ((uint32\_t)0x000F0000)
   #define RTC\_DR\_YU\_0 ((uint32\_t)0x00010000)
- #define RTC\_DR\_YU\_1 ((uint32\_t)0x00020000)
- #define RTC\_DR\_YU\_2 ((uint32\_t)0x00040000)
- #define RTC DR YU 3 ((uint32 t)0x00080000)
- #define RTC DR WDU ((uint32 t)0x0000E000)
- #define RTC\_DR\_WDU\_0 ((uint32\_t)0x00002000)
- " | " | PTO | DD | WDU | 4 (/ : 100 1/0 00004000)
- #define RTC\_DR\_WDU\_1 ((uint32\_t)0x00004000)
- #define RTC\_DR\_WDU\_2 ((uint32\_t)0x00008000)
- #define RTC\_DR\_MT ((uint32\_t)0x00001000)
- #define RTC DR MU ((uint32 t)0x00000F00)
- #define RTC DR MU 0 ((uint32 t)0x00000100)
- #define RTC\_DR\_MU\_1 ((uint32\_t)0x00000200)
- #define RTC DR MU 2 ((uint32 t)0x00000400)
- #define RTC\_DR\_MU\_3 ((uint32\_t)0x00000800)
- #define RTC\_DR\_DT ((uint32\_t)0x00000030)
- #define RTC\_DR\_DT\_0 ((uint32\_t)0x00000010)
- #define RTC\_DR\_DT\_1 ((uint32\_t)0x00000020)
   #define RTC\_DR\_DU ((uint32\_t)0x0000000F)
- #define RTC DR DU 0 ((uint32 t)0x00000001)

- #define RTC DR DU 1 ((uint32 t)0x00000002)
- #define RTC DR DU 2 ((uint32 t)0x00000004)
- #define RTC\_DR\_DU\_3 ((uint32\_t)0x00000008)
- #define RTC\_CR\_COE ((uint32\_t)0x00800000)
- #define RTC\_CR\_OSEL ((uint32\_t)0x00600000)
- #define RTC\_CR\_OSEL\_0 ((uint32\_t)0x00200000)
- #define RTC CR OSEL 1 ((uint32 t)0x00400000)
- #define RTC\_CR\_POL ((uint32\_t)0x00100000)
- #define RTC CR COSEL ((uint32 t)0x00080000)
- #define RTC\_CR\_BCK ((uint32\_t)0x00040000)
- #define RTC CR SUB1H ((uint32 t)0x00020000)
- #define RTC\_CR\_ADD1H ((uint32\_t)0x00010000)
- #define RTC\_CR\_TSIE ((uint32 t)0x00008000)
- #define RTC\_CR\_WUTIE ((uint32\_t)0x00004000)
- #define RTC\_CR\_ALRBIE ((uint32\_t)0x00002000)
- #define RTC CR ALRAIE ((uint32 t)0x00001000)
- #define RTC CR TSE ((uint32 t)0x00000800)
- #define RTC CR WUTE ((uint32 t)0x00000400)
- #define RTC\_CR\_ALRBE ((uint32\_t)0x00000200)
- #define RTC CR ALRAE ((uint32 t)0x00000100)
- #define RTC\_CR\_DCE ((uint32\_t)0x00000080)
- #define RTC CR FMT ((uint32 t)0x00000040)
- #define RTC CR BYPSHAD ((uint32 t)0x00000020)
- #define RTC\_CR\_REFCKON ((uint32\_t)0x00000010)
- #define RTC\_CR\_TSEDGE ((uint32\_t)0x00000008)
- #define RTC\_CR\_WUCKSEL ((uint32\_t)0x00000007)
- #define RTC\_CR\_WUCKSEL\_0 ((uint32\_t)0x00000001)
- #define RTC\_CR\_WUCKSEL\_1 ((uint32\_t)0x00000002)
- #define RTC\_CR\_WUCKSEL\_2 ((uint32\_t)0x00000004)
- #define RTC\_ISR\_RECALPF ((uint32\_t)0x00010000)
- #define RTC\_ISR\_TAMP1F ((uint32\_t)0x00002000)
- #define RTC\_ISR\_TSOVF ((uint32\_t)0x00001000)
- #define RTC\_ISR\_TSF ((uint32\_t)0x00000800)
- #define RTC\_ISR\_WUTF ((uint32\_t)0x00000400)
- #define RTC\_ISR\_ALRBF ((uint32\_t)0x00000200)
- #define RTC\_ISR\_ALRAF ((uint32\_t)0x00000100)
- #define RTC\_ISR\_INIT ((uint32\_t)0x00000080)
- #define RTC\_ISR\_INITF ((uint32\_t)0x00000040)
- #define RTC\_ISR\_RSF ((uint32\_t)0x00000020)
- #define RTC\_ISR\_INITS ((uint32\_t)0x00000010)
- #define RTC\_ISR\_SHPF ((uint32\_t)0x00000008)
- #define RTC\_ISR\_WUTWF ((uint32\_t)0x00000004)
- #define RTC\_ISR\_ALRBWF ((uint32\_t)0x00000002)
- #define RTC\_ISR\_ALRAWF ((uint32\_t)0x00000001)
- #define RTC\_PRER\_PREDIV\_A ((uint32\_t)0x007F0000)
- #define RTC\_PRER\_PREDIV\_S ((uint32\_t)0x00001FFF)
- #define RTC WUTR WUT ((uint32 t)0x0000FFFF)
- #define RTC\_CALIBR\_DCS ((uint32\_t)0x00000080)
- #define RTC CALIBR DC ((uint32 t)0x0000001F)
- #define RTC\_ALRMAR\_MSK4 ((uint32\_t)0x80000000)
- #define RTC\_ALRMAR\_WDSEL ((uint32\_t)0x40000000)
- #define RTC ALRMAR DT ((uint32 t)0x30000000)
- #define RTC ALRMAR DT 0 ((uint32 t)0x10000000)
- #define RTC\_ALRMAR\_DT\_1 ((uint32\_t)0x20000000)
- #define RTC\_ALRMAR\_DU ((uint32\_t)0x0F000000)

- #define RTC ALRMAR DU 0 ((uint32 t)0x01000000)
- #define RTC ALRMAR DU 1 ((uint32 t)0x02000000)
- #define RTC\_ALRMAR\_DU\_2 ((uint32\_t)0x04000000)
- #define RTC ALRMAR DU 3 ((uint32 t)0x08000000)
- #define RTC ALRMAR MSK3 ((uint32 t)0x00800000)
- #define RTC ALRMAR PM ((uint32 t)0x00400000)
- #define RTC ALRMAR HT ((uint32 t)0x00300000)
- #define RTC\_ALRMAR\_HT\_0 ((uint32\_t)0x00100000)
- #define RTC ALRMAR HT 1 ((uint32 t)0x00200000)
- #define RTC ALRMAR HU ((uint32 t)0x000F0000)
- #define RTC ALRMAR HU 0 ((uint32 t)0x00010000)
- #define RTC\_ALRMAR\_HU\_1 ((uint32 t)0x00020000)
- #define RTC ALRMAR HU 2 ((uint32 t)0x00040000)
- #define RTC\_ALRMAR\_HU\_3 ((uint32\_t)0x00080000)
- #define RTC\_ALRMAR\_MSK2 ((uint32\_t)0x00008000)
- #define RTC ALRMAR MNT ((uint32 t)0x00007000)
- #define RTC ALRMAR MNT 0 ((uint32 t)0x00001000)
- #define RTC ALRMAR MNT 1 ((uint32 t)0x00002000)
- #define RTC ALRMAR MNT 2 ((uint32 t)0x00004000)
- #define RTC ALRMAR MNU ((uint32 t)0x00000F00) #define RTC ALRMAR MNU 0 ((uint32 t)0x00000100)
- #define RTC ALRMAR MNU 1 ((uint32 t)0x00000200)
- #define RTC ALRMAR MNU 2 ((uint32 t)0x00000400)
- #define RTC ALRMAR MNU 3 ((uint32 t)0x00000800)
- #define RTC ALRMAR MSK1 ((uint32 t)0x00000080)
- #define RTC\_ALRMAR\_ST ((uint32\_t)0x00000070)
- #define RTC ALRMAR ST 0 ((uint32 t)0x00000010)
- #define RTC ALRMAR ST 1 ((uint32 t)0x00000020)
- #define RTC ALRMAR ST 2 ((uint32 t)0x00000040)
- #define RTC ALRMAR SU ((uint32 t)0x0000000F)
- #define RTC ALRMAR SU 0 ((uint32 t)0x00000001)
- #define RTC\_ALRMAR\_SU\_1 ((uint32 t)0x00000002)
- #define RTC\_ALRMAR\_SU\_2 ((uint32\_t)0x00000004) #define RTC ALRMAR SU 3 ((uint32 t)0x00000008)
- #define RTC\_ALRMBR\_MSK4 ((uint32\_t)0x80000000)
- #define RTC ALRMBR WDSEL ((uint32 t)0x40000000)
- #define RTC\_ALRMBR\_DT ((uint32\_t)0x30000000)
- #define RTC\_ALRMBR\_DT\_0 ((uint32 t)0x10000000)
- #define RTC\_ALRMBR\_DT\_1 ((uint32 t)0x20000000)
- #define RTC ALRMBR DU ((uint32 t)0x0F000000)
- #define RTC ALRMBR DU 0 ((uint32 t)0x01000000)
- #define RTC ALRMBR DU 1 ((uint32 t)0x02000000)
- #define RTC ALRMBR DU 2 ((uint32 t)0x04000000)
- #define RTC\_ALRMBR\_DU\_3 ((uint32\_t)0x08000000)
- #define RTC ALRMBR MSK3 ((uint32 t)0x00800000)
- #define RTC ALRMBR PM ((uint32 t)0x00400000)
- #define RTC ALRMBR HT ((uint32 t)0x00300000)
- #define RTC ALRMBR HT 0 ((uint32 t)0x00100000)
- #define RTC ALRMBR HT 1 ((uint32 t)0x00200000)
- #define RTC\_ALRMBR\_HU ((uint32\_t)0x000F0000)
- #define RTC ALRMBR HU 0 ((uint32 t)0x00010000)
- #define RTC ALRMBR HU 1 ((uint32 t)0x00020000)
- #define RTC ALRMBR HU 2 ((uint32 t)0x00040000)
- #define RTC ALRMBR HU 3 ((uint32 t)0x00080000)
- #define RTC\_ALRMBR\_MSK2 ((uint32 t)0x00008000)

- #define RTC ALRMBR MNT ((uint32 t)0x00007000)
- #define RTC ALRMBR MNT 0 ((uint32 t)0x00001000)
- #define RTC\_ALRMBR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC\_ALRMBR\_MNT\_2 ((uint32\_t)0x00004000)
- #define RTC\_ALRMBR\_MNU ((uint32 t)0x00000F00)
- #define RTC ALRMBR MNU 0 ((uint32 t)0x00000100)
- #define RTC\_ALRMBR\_MNU\_1 ((uint32\_t)0x00000200)
- #define RTC\_ALRMBR\_MNU\_2 ((uint32\_t)0x00000400)
- #define RTC ALRMBR MNU 3 ((uint32 t)0x00000800)
- #define RTC ALRMBR MSK1 ((uint32 t)0x00000080)
- #define RTC ALRMBR ST ((uint32 t)0x00000070)
- #define RTC\_ALRMBR\_ST\_0 ((uint32 t)0x00000010)
- #define RTC\_ALRMBR\_ST\_1 ((uint32 t)0x00000020)
- #define RTC\_ALRMBR\_ST\_2 ((uint32\_t)0x00000040)
- #define RTC\_ALRMBR\_SU ((uint32\_t)0x0000000F)
- #define RTC ALRMBR SU 0 ((uint32 t)0x00000001)
- #define RTC\_ALRMBR\_SU\_1 ((uint32\_t)0x00000002)
- #define RTC ALRMBR SU 2 ((uint32 t)0x00000004)
- #define RTC ALRMBR SU 3 ((uint32 t)0x00000008)
- #define RTC WPR KEY ((uint32 t)0x000000FF)
- #define RTC\_SSR\_SS ((uint32\_t)0x0000FFFF)
- #define RTC SHIFTR SUBFS ((uint32 t)0x00007FFF)
- #define RTC SHIFTR ADD1S ((uint32 t)0x80000000)
- #define RTC TSTR PM ((uint32 t)0x00400000)
- #define RTC\_TSTR\_HT ((uint32\_t)0x00300000)
- #define RTC\_TSTR\_HT\_0 ((uint32\_t)0x00100000)
- #define RTC\_TSTR\_HT\_1 ((uint32\_t)0x00200000)
- #define RTC\_TSTR\_HU ((uint32\_t)0x000F0000)
- #define RTC\_TSTR\_HU\_0 ((uint32\_t)0x00010000)
- #define RTC\_TSTR\_HU\_1 ((uint32\_t)0x00020000)
- #define RTC\_TSTR\_HU\_2 ((uint32\_t)0x00040000)
- #define RTC\_TSTR\_HU\_3 ((uint32\_t)0x00080000)
- #define RTC\_TSTR\_MNT ((uint32\_t)0x00007000)
- #define RTC\_TSTR\_MNT\_0 ((uint32\_t)0x00001000)
- #define RTC\_TSTR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC\_TSTR\_MNT\_2 ((uint32\_t)0x00004000)
- #define RTC\_TSTR\_MNU ((uint32\_t)0x00000F00)
- #define RTC\_TSTR\_MNU\_0 ((uint32\_t)0x00000100)
- #define RTC\_TSTR\_MNU\_1 ((uint32 t)0x00000200)
- #define RTC\_TSTR\_MNU\_2 ((uint32\_t)0x00000400)
- #define RTC TSTR MNU 3 ((uint32 t)0x00000800)
- #define RTC\_TSTR\_ST ((uint32\_t)0x00000070)
- #define RTC\_TSTR\_ST\_0 ((uint32\_t)0x00000010)
- #define RTC\_TSTR\_ST\_1 ((uint32\_t)0x00000020)
- #define RTC\_TSTR\_ST\_2 ((uint32\_t)0x00000040)
- #define RTC\_TSTR\_SU ((uint32\_t)0x0000000F)
- #define RTC\_TSTR\_SU\_0 ((uint32\_t)0x00000001)
- #define RTC\_TSTR\_SU\_1 ((uint32\_t)0x00000002)
- #define RTC TSTR SU 2 ((uint32 t)0x00000004)
- #define RTC\_TSTR\_SU\_3 ((uint32\_t)0x00000008)
- #define RTC TSDR WDU ((uint32 t)0x0000E000)
- #define RTC\_TSDR\_WDU\_0 ((uint32\_t)0x00002000)
- #define RTC\_TSDR\_WDU\_1 ((uint32\_t)0x00004000)
- #define RTC\_TSDR\_WDU\_2 ((uint32\_t)0x00008000)
- #define RTC\_TSDR\_MT ((uint32\_t)0x00001000)

- #define RTC TSDR MU ((uint32 t)0x00000F00)
- #define RTC TSDR MU 0 ((uint32 t)0x00000100)
- #define RTC\_TSDR\_MU\_1 ((uint32\_t)0x00000200)
- #define RTC TSDR MU 2 ((uint32 t)0x00000400)
- #define RTC\_TSDR\_MU\_3 ((uint32\_t)0x00000800)
- #define RTC TSDR DT ((uint32 t)0x00000030)
- #define RTC TSDR DT 0 ((uint32 t)0x00000010)
- #define RTC\_TSDR\_DT\_1 ((uint32\_t)0x00000020)
- #define RTC TSDR DU ((uint32 t)0x0000000F)
- #define RTC TSDR DU 0 ((uint32 t)0x00000001)
- #define RTC TSDR DU 1 ((uint32 t)0x00000002)
- #define RTC TSDR DU 2 ((uint32 t)0x00000004)
- #define RTC TSDR DU 3 ((uint32 t)0x00000008)
- #define RTC\_TSSSR\_SS ((uint32\_t)0x0000FFFF)
- #define RTC CALR CALP ((uint32 t)0x00008000)
- #define RTC\_CALR\_CALW8 ((uint32\_t)0x00004000)
- #define RTC\_CALR\_CALW16 ((uint32\_t)0x00002000)
- #define RTC CALR CALM ((uint32 t)0x000001FF)
- #define RTC\_CALR\_CALM\_0 ((uint32\_t)0x00000001)
- #define RTC CALR CALM 1 ((uint32 t)0x00000002)
- #define RTC\_CALR\_CALM\_2 ((uint32\_t)0x00000004)
- #define RTC\_CALR\_CALM\_3 ((uint32\_t)0x00000008)
- #define RTC\_CALR\_CALM\_4 ((uint32\_t)0x00000010)
- #define RTC CALR CALM 5 ((uint32 t)0x00000020)
- #define RTC\_CALR\_CALM\_6 ((uint32\_t)0x00000040)
- #define RTC\_CALR\_CALM\_7 ((uint32\_t)0x00000080)
- #define RTC CALR CALM 8 ((uint32 t)0x00000100)
- #define RTC\_TAFCR\_ALARMOUTTYPE ((uint32\_t)0x00040000)
- #define RTC\_TAFCR\_TSINSEL ((uint32\_t)0x00020000)
- #define RTC TAFCR TAMPINSEL ((uint32 t)0x00010000)
- #define RTC TAFCR TAMPPUDIS ((uint32 t)0x00008000)
- #define RTC\_TAFCR\_TAMPPRCH ((uint32 t)0x00006000)
- #define RTC\_TAFCR\_TAMPPRCH\_0 ((uint32\_t)0x00002000)
- #define RTC\_TAFCR\_TAMPPRCH\_1 ((uint32\_t)0x00004000)
- #define RTC\_TAFCR\_TAMPFLT ((uint32\_t)0x00001800)
- #define RTC\_TAFCR\_TAMPFLT\_0 ((uint32\_t)0x00000800)
- #define RTC\_TAFCR\_TAMPFLT\_1 ((uint32\_t)0x00001000)
- #define RTC\_TAFCR\_TAMPFREQ ((uint32\_t)0x00000700)
- #define RTC\_TAFCR\_TAMPFREQ\_0 ((uint32\_t)0x00000100)
- #define RTC\_TAFCR\_TAMPFREQ\_1 ((uint32\_t)0x00000200)
- #define RTC TAFCR TAMPFREQ 2 ((uint32 t)0x00000400)
- #define RTC\_TAFCR\_TAMPTS ((uint32 t)0x00000080)
- #define RTC\_TAFCR\_TAMPIE ((uint32\_t)0x00000004)
- #define RTC\_TAFCR\_TAMP1TRG ((uint32\_t)0x00000002)
- #define RTC TAFCR TAMP1E ((uint32 t)0x00000001)
- #define RTC ALRMASSR MASKSS ((uint32 t)0x0F000000)
- #define RTC ALRMASSR MASKSS 0 ((uint32 t)0x01000000)
- #define RTC ALRMASSR MASKSS 1 ((uint32 t)0x02000000)
- #define RTC\_ALRMASSR\_MASKSS\_2 ((uint32\_t)0x04000000)
- #define RTC\_ALRMASSR\_MASKSS\_3 ((uint32\_t)0x08000000)
- #define RTC\_ALRMASSR\_SS ((uint32 t)0x00007FFF)
- #define RTC\_ALRMBSSR\_MASKSS ((uint32\_t)0x0F000000)
- #define RTC ALRMBSSR MASKSS 0 ((uint32 t)0x01000000)
- #define RTC\_ALRMBSSR\_MASKSS\_1 ((uint32\_t)0x02000000)
- #define RTC\_ALRMBSSR\_MASKSS\_2 ((uint32\_t)0x04000000)

- #define RTC ALRMBSSR MASKSS 3 ((uint32 t)0x08000000)
- #define RTC ALRMBSSR SS ((uint32 t)0x00007FFF)
- #define RTC\_BKP0R ((uint32\_t)0xFFFFFFFF)
- #define RTC BKP1R ((uint32 t)0xFFFFFFF)
- #define RTC BKP2R ((uint32 t)0xFFFFFFF)
- #define RTC BKP3R ((uint32 t)0xFFFFFFFF)
- #define RTC BKP4R ((uint32 t)0xFFFFFFFF)
- #define RTC\_BKP5R ((uint32\_t)0xFFFFFFF)
- #define RTC BKP6R ((uint32 t)0xFFFFFFF)
- #define RTC\_BKP7R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP8R ((uint32 t)0xFFFFFFFF)
- #define RTC\_BKP9R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP10R ((uint32 t)0xFFFFFFF)
- #define RTC\_BKP11R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP12R ((uint32\_t)0xFFFFFFF)
- #define RTC BKP13R ((uint32 t)0xFFFFFFF)
- #define RTC\_BKP14R ((uint32 t)0xFFFFFFF)
- #define RTC BKP15R ((uint32 t)0xFFFFFFFF)
- #define RTC\_BKP16R ((uint32 t)0xFFFFFFF)
- #define RTC BKP17R ((uint32 t)0xFFFFFFFF)
- #define RTC\_BKP18R ((uint32\_t)0xFFFFFFFF)
- #define RTC\_BKP19R ((uint32\_t)0xFFFFFFF)
- #define SDIO POWER PWRCTRL ((uint8 t)0x03)
- #define SDIO\_POWER\_PWRCTRL\_0 ((uint8\_t)0x01)
- #define SDIO POWER PWRCTRL 1 ((uint8 t)0x02)
- #define SDIO\_CLKCR\_CLKDIV ((uint16\_t)0x00FF)
- #define SDIO CLKCR CLKEN ((uint16 t)0x0100)
- #define SDIO CLKCR PWRSAV ((uint16 t)0x0200) #define SDIO CLKCR BYPASS ((uint16 t)0x0400)
- #define SDIO\_CLKCR\_WIDBUS ((uint16\_t)0x1800) #define SDIO CLKCR WIDBUS 0 ((uint16 t)0x0800)
- #define SDIO CLKCR WIDBUS 1 ((uint16 t)0x1000)
- #define SDIO\_CLKCR\_NEGEDGE ((uint16\_t)0x2000)
- #define SDIO CLKCR HWFC EN ((uint16 t)0x4000)
- #define SDIO ARG CMDARG ((uint32 t)0xFFFFFFFF)
- #define SDIO CMD CMDINDEX ((uint16 t)0x003F)
- #define SDIO CMD WAITRESP ((uint16 t)0x00C0)
- #define SDIO\_CMD\_WAITRESP\_0 ((uint16\_t)0x0040)
- #define SDIO CMD WAITRESP 1 ((uint16 t)0x0080)
- #define SDIO CMD WAITINT ((uint16 t)0x0100)
- #define SDIO CMD WAITPEND ((uint16 t)0x0200)
- #define SDIO\_CMD\_CPSMEN ((uint16\_t)0x0400)
- #define SDIO CMD SDIOSUSPEND ((uint16 t)0x0800)
- #define SDIO\_CMD\_ENCMDCOMPL ((uint16\_t)0x1000)
- #define SDIO CMD NIEN ((uint16 t)0x2000)
- #define SDIO CMD CEATACMD ((uint16 t)0x4000)
- #define SDIO RESPCMD RESPCMD ((uint8 t)0x3F)
- #define SDIO RESPO CARDSTATUSO ((uint32 t)0xFFFFFFFF)
- #define SDIO RESP1 CARDSTATUS1 ((uint32 t)0xFFFFFFFF)
- #define SDIO\_RESP2\_CARDSTATUS2 ((uint32\_t)0xFFFFFFFF)
- #define SDIO RESP3 CARDSTATUS3 ((uint32 t)0xFFFFFFFF)
- #define SDIO RESP4 CARDSTATUS4 ((uint32 t)0xFFFFFFFF)
- #define SDIO DTIMER DATATIME ((uint32 t)0xFFFFFFF)
- #define SDIO DLEN DATALENGTH ((uint32 t)0x01FFFFFF)
- #define SDIO\_DCTRL\_DTEN ((uint16\_t)0x0001)

- #define SDIO DCTRL DTDIR ((uint16 t)0x0002)
- #define SDIO\_DCTRL\_DTMODE ((uint16\_t)0x0004)
- #define SDIO\_DCTRL\_DMAEN ((uint16\_t)0x0008)
- #define SDIO DCTRL DBLOCKSIZE ((uint16 t)0x00F0)
- #define SDIO DCTRL DBLOCKSIZE 0 ((uint16 t)0x0010)
- #define SDIO\_DCTRL\_DBLOCKSIZE\_1 ((uint16\_t)0x0020)
- #define SDIO DCTRL DBLOCKSIZE 2 ((uint16 t)0x0040)
- #define SDIO\_DCTRL\_DBLOCKSIZE\_3 ((uint16\_t)0x0080)
- #define SDIO\_DCTRL\_RWSTART ((uint16\_t)0x0100)
- #define SDIO DCTRL RWSTOP ((uint16 t)0x0200)
- #define SDIO DCTRL RWMOD ((uint16 t)0x0400)
- #define SDIO DCTRL SDIOEN ((uint16 t)0x0800)
- #define SDIO DCOUNT DATACOUNT ((uint32 t)0x01FFFFFF)
- #define SDIO STA CCRCFAIL ((uint32 t)0x00000001)
- #define SDIO\_STA\_DCRCFAIL ((uint32\_t)0x00000002)
- #define SDIO STA CTIMEOUT ((uint32 t)0x00000004)
- #define SDIO STA DTIMEOUT ((uint32 t)0x00000008)
- #define SDIO STA TXUNDERR ((uint32 t)0x00000010)
- #define SDIO STA RXOVERR ((uint32 t)0x00000020)
- #define SDIO STA CMDREND ((uint32 t)0x00000040)
- #define SDIO\_STA\_CMDSENT ((uint32\_t)0x00000080)
- #define SDIO STA DATAEND ((uint32 t)0x00000100)
- #define SDIO STA STBITERR ((uint32 t)0x00000200)
- #define SDIO STA DBCKEND ((uint32 t)0x00000400)
- #define SDIO STA CMDACT ((uint32 t)0x00000800)
- #define SDIO\_STA\_TXACT ((uint32\_t)0x00001000)
- #define SDIO STA RXACT ((uint32 t)0x00002000)
- #define SDIO STA TXFIFOHE ((uint32 t)0x00004000)
- #define SDIO STA RXFIFOHF ((uint32 t)0x00008000)
- #define SDIO STA TXFIFOF ((uint32 t)0x00010000) #define SDIO STA RXFIFOF ((uint32 t)0x00020000)
- #define SDIO STA TXFIFOE ((uint32 t)0x00040000)
- #define SDIO\_STA\_RXFIFOE ((uint32\_t)0x00080000)
- #define SDIO STA TXDAVL ((uint32 t)0x00100000)
- #define SDIO STA RXDAVL ((uint32 t)0x00200000)
- #define SDIO STA\_SDIOIT ((uint32\_t)0x00400000)
- #define SDIO STA CEATAEND ((uint32 t)0x00800000)
- #define SDIO ICR CCRCFAILC ((uint32 t)0x00000001)
- #define SDIO ICR DCRCFAILC ((uint32 t)0x00000002)
- #define SDIO ICR CTIMEOUTC ((uint32 t)0x00000004)
- #define SDIO ICR DTIMEOUTC ((uint32 t)0x00000008)
- #define SDIO\_ICR\_TXUNDERRC ((uint32\_t)0x00000010)
- #define SDIO ICR RXOVERRC ((uint32 t)0x00000020)
- #define SDIO\_ICR\_CMDRENDC ((uint32\_t)0x00000040) #define SDIO ICR CMDSENTC ((uint32 t)0x00000080)
- #define SDIO ICR DATAENDC ((uint32 t)0x00000100)
- #define SDIO ICR STBITERRC ((uint32 t)0x00000200)
- #define SDIO ICR DBCKENDC ((uint32 t)0x00000400)
- #define SDIO ICR SDIOITC ((uint32 t)0x00400000)
- #define SDIO\_ICR\_CEATAENDC ((uint32\_t)0x00800000)
- #define SDIO MASK CCRCFAILIE ((uint32 t)0x00000001)
- #define SDIO MASK DCRCFAILIE ((uint32 t)0x00000002)
- #define SDIO MASK CTIMEOUTIE ((uint32 t)0x00000004)
- #define SDIO MASK DTIMEOUTIE ((uint32 t)0x00000008)
- #define SDIO MASK TXUNDERRIE ((uint32 t)0x00000010)

- #define SDIO\_MASK\_RXOVERRIE ((uint32\_t)0x00000020)
- #define SDIO\_MASK\_CMDRENDIE ((uint32\_t)0x00000040)
- #define SDIO\_MASK\_CMDSENTIE ((uint32\_t)0x00000080)
- #define SDIO MASK DATAENDIE ((uint32 t)0x00000100)
- #define SDIO MASK STBITERRIE ((uint32 t)0x00000200)
- #define SDIO\_MASK\_DBCKENDIE ((uint32\_t)0x00000400)
- #define SDIO MASK CMDACTIE ((uint32 t)0x00000800)
- #define SDIO\_MASK\_TXACTIE ((uint32\_t)0x00001000)
- #define SDIO\_MASK\_RXACTIE ((uint32\_t)0x00002000)
- #define SDIO MASK TXFIFOHEIE ((uint32 t)0x00004000)
- #define SDIO MASK RXFIFOHFIE ((uint32 t)0x00008000)
- #define SDIO MASK TXFIFOFIE ((uint32 t)0x00010000)
- #define SDIO MASK RXFIFOFIE ((uint32 t)0x00020000)
- #define SDIO MASK TXFIFOEIE ((uint32 t)0x00040000)
- #define SDIO\_MASK\_RXFIFOEIE ((uint32\_t)0x00080000)
- #define SDIO MASK TXDAVLIE ((uint32 t)0x00100000)
- #define SDIO MASK RXDAVLIE ((uint32 t)0x00200000)
- #define SDIO MASK SDIOITIE ((uint32 t)0x00400000)
- #define SDIO MASK CEATAENDIE ((uint32 t)0x00800000)
- #define SDIO FIFOCNT FIFOCOUNT ((uint32 t)0x00FFFFFF)
- #define SDIO\_FIFO\_FIFODATA ((uint32\_t)0xFFFFFFF)
- #define SPI\_CR1\_CPHA ((uint16\_t)0x0001)
- #define SPI CR1 CPOL ((uint16 t)0x0002)
- #define SPI\_CR1\_MSTR ((uint16\_t)0x0004)
- #define SPI\_CR1\_BR ((uint16\_t)0x0038)
- #define SPI\_CR1\_BR\_0 ((uint16\_t)0x0008)
- #define SPI\_CR1\_BR\_1 ((uint16\_t)0x0010)
- #define SPI\_CR1\_BR\_2 ((uint16\_t)0x0020)
- #define SPI\_CR1\_SPE ((uint16\_t)0x0040)
- #define SPI\_CR1\_LSBFIRST ((uint16\_t)0x0080)
- #define SPI\_CR1\_SSI ((uint16\_t)0x0100)
- #define SPI CR1 SSM ((uint16 t)0x0200)
- #define SPI\_CR1\_RXONLY ((uint16\_t)0x0400)
- #define SPI\_CR1\_DFF ((uint16\_t)0x0800)
- #define SPI\_CR1\_CRCNEXT ((uint16\_t)0x1000)
- #define SPI\_CR1\_CRCEN ((uint16\_t)0x2000)
- #define SPI\_CR1\_BIDIOE ((uint16\_t)0x4000)
- #define SPI\_CR1\_BIDIMODE ((uint16\_t)0x8000)
- #define SPI\_CR2\_RXDMAEN ((uint8\_t)0x01)
- #define SPI CR2 TXDMAEN ((uint8 t)0x02)
- #define SPI CR2 SSOE ((uint8 t)0x04)
- #define SPI\_CR2\_ERRIE ((uint8\_t)0x20)
- #define SPI\_CR2\_RXNEIE ((uint8\_t)0x40)
- #define SPI\_CR2\_TXEIE ((uint8\_t)0x80)
- #define SPI\_SR\_RXNE ((uint8\_t)0x01)
- #define SPI SR TXE ((uint8 t)0x02)
- #define SPI\_SR\_CHSIDE ((uint8\_t)0x04)
- #define SPI\_SR\_UDR ((uint8\_t)0x08)
- #define SPI\_SR\_CRCERR ((uint8\_t)0x10)
- #define SPI\_SR\_MODF ((uint8\_t)0x20)
- #define SPI SR OVR ((uint8 t)0x40)
- #define SPI\_SR\_BSY ((uint8\_t)0x80)
- #define SPI\_DR\_DR ((uint16\_t)0xFFFF)
- #define SPI\_CRCPR\_CRCPOLY ((uint16\_t)0xFFFF)
- #define SPI\_RXCRCR\_RXCRC ((uint16\_t)0xFFFF)

```
    #define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF)
```

- #define SPI\_I2SCFGR\_CHLEN ((uint16\_t)0x0001)
- #define SPI I2SCFGR DATLEN ((uint16 t)0x0006)
- #define SPI I2SCFGR DATLEN 0 ((uint16 t)0x0002)
- #define SPI\_I2SCFGR\_DATLEN\_1 ((uint16\_t)0x0004)
- #define SPI I2SCFGR CKPOL ((uint16 t)0x0008)
- #define SPI\_I2SCFGR\_I2SSTD ((uint16\_t)0x0030)
- #define SPI I2SCFGR I2SSTD 0 ((uint16 t)0x0010)
- #define SPI\_I2SCFGR\_I2SSTD\_1 ((uint16\_t)0x0020)
- #define SPI I2SCFGR PCMSYNC ((uint16 t)0x0080)
- #define SPI I2SCFGR I2SCFG ((uint16 t)0x0300)
- #define SPI\_I2SCFGR\_I2SCFG\_0 ((uint16\_t)0x0100)
- #define SPI I2SCFGR I2SCFG 1 ((uint16 t)0x0200)
- #define SPI\_I2SCFGR\_I2SE ((uint16\_t)0x0400)
- #define SPI I2SCFGR I2SMOD ((uint16 t)0x0800)
- #define SPI I2SPR I2SDIV ((uint16 t)0x00FF)
- #define SPI\_I2SPR\_ODD ((uint16\_t)0x0100)
- #define SPI I2SPR MCKOE ((uint16 t)0x0200)
- #define SYSCFG\_MEMRMP\_MEM\_MODE ((uint32\_t)0x00000003)
- #define SYSCFG\_MEMRMP\_MEM\_MODE\_0 ((uint32\_t)0x00000001)
- #define SYSCFG MEMRMP MEM MODE 1 ((uint32 t)0x00000002)
- #define SYSCFG PMC MII RMII SEL ((uint32 t)0x00800000)
- #define SYSCFG PMC MII RMII SYSCFG PMC MII RMII SEL
- #define SYSCFG\_EXTICR1\_EXTI0 ((uint16\_t)0x000F)
- #define SYSCFG\_EXTICR1\_EXTI1 ((uint16\_t)0x00F0)
- #define SYSCFG EXTICR1 EXTI2 ((uint16 t)0x0F00)
- #define SYSCFG\_EXTICR1\_EXTI3 ((uint16\_t)0xF000)
- #define SYSCFG EXTICR1 EXTIO PA ((uint16 t)0x0000)

# EXTI0 configuration

- #define SYSCFG\_EXTICR1\_EXTIO\_PB ((uint16\_t)0x0001)
- #define SYSCFG\_EXTICR1\_EXTI0\_PC ((uint16\_t)0x0002)
- #define SYSCFG\_EXTICR1\_EXTI0\_PD ((uint16\_t)0x0003)
- #define SYSCFG\_EXTICR1\_EXTIO\_PE ((uint16\_t)0x0004)
- #define SYSCFG\_EXTICR1\_EXTIO\_PF ((uint16\_t)0x0005)
- #define SYSCFG\_EXTICR1\_EXTI0\_PG ((uint16\_t)0x0006)
- #define SYSCFG\_EXTICR1\_EXTIO\_PH ((uint16\_t)0x0007)
- #define SYSCFG\_EXTICR1\_EXTI0\_PI ((uint16\_t)0x0008)
- #define SYSCFG EXTICR1 EXTI1 PA ((uint16 t)0x0000)

# EXTI1 configuration

- #define SYSCFG EXTICR1 EXTI1 PB ((uint16 t)0x0010)
- #define SYSCFG EXTICR1 EXTI1 PC ((uint16 t)0x0020)
- #define SYSCFG\_EXTICR1\_EXTI1\_PD ((uint16\_t)0x0030)
- #define SYSCFG\_EXTICR1\_EXTI1\_PE ((uint16\_t)0x0040)
- #define SYSCFG\_EXTICR1\_EXTI1\_PF ((uint16\_t)0x0050)
- #define SYSCFG\_EXTICR1\_EXTI1\_PG ((uint16\_t)0x0060)
- #define SYSCFG\_EXTICR1\_EXTI1\_PH ((uint16\_t)0x0070)
- #define SYSCFG EXTICR1 EXTI1 PI ((uint16 t)0x0080)
- #define SYSCFG\_EXTICR1\_EXTI2\_PA ((uint16\_t)0x0000)

### EXTI2 configuration

- #define SYSCFG EXTICR1 EXTI2 PB ((uint16 t)0x0100)
- #define SYSCFG EXTICR1 EXTI2 PC ((uint16 t)0x0200)

- #define SYSCFG\_EXTICR1\_EXTI2\_PD ((uint16\_t)0x0300)
- #define SYSCFG\_EXTICR1\_EXTI2\_PE ((uint16\_t)0x0400)
- #define SYSCFG EXTICR1 EXTI2 PF ((uint16 t)0x0500)
- #define SYSCFG EXTICR1 EXTI2 PG ((uint16 t)0x0600)
- #define SYSCFG EXTICR1 EXTI2 PH ((uint16 t)0x0700)
- #define SYSCFG\_EXTICR1\_EXTI2\_PI ((uint16\_t)0x0800)
- #define SYSCFG\_EXTICR1\_EXTI3\_PA ((uint16\_t)0x0000)

### EXTI3 configuration

- #define SYSCFG\_EXTICR1\_EXTI3\_PB ((uint16\_t)0x1000)
- #define SYSCFG EXTICR1 EXTI3 PC ((uint16 t)0x2000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PD ((uint16\_t)0x3000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PE ((uint16\_t)0x4000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PF ((uint16\_t)0x5000)
- #define SYSCFG EXTICR1 EXTI3 PG ((uint16 t)0x6000)
- #define SYSCFG EXTICR1 EXTI3 PH ((uint16 t)0x7000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PI ((uint16\_t)0x8000)
- #define SYSCFG EXTICR2 EXTI4 ((uint16 t)0x000F)
- #define SYSCFG\_EXTICR2\_EXTI5 ((uint16\_t)0x00F0)
- #define SYSCFG\_EXTICR2\_EXTI6 ((uint16\_t)0x0F00)
- #define SYSCFG EXTICR2 EXTI7 ((uint16 t)0xF000)
- #define SYSCFG EXTICR2 EXTI4 PA ((uint16 t)0x0000)

### EXTI4 configuration

- #define SYSCFG\_EXTICR2\_EXTI4\_PB ((uint16\_t)0x0001)
- #define SYSCFG\_EXTICR2\_EXTI4\_PC ((uint16\_t)0x0002)
- #define SYSCFG\_EXTICR2\_EXTI4\_PD ((uint16\_t)0x0003)
- #define SYSCFG EXTICR2 EXTI4 PE ((uint16 t)0x0004)
- #define SYSCFG\_EXTICR2\_EXTI4\_PF ((uint16\_t)0x0005)
- #define SYSCFG\_EXTICR2\_EXTI4\_PG ((uint16\_t)0x0006)
- #define SYSCFG EXTICR2 EXTI4 PH ((uint16 t)0x0007)
- #define SYSCFG EXTICR2 EXTI4 PI ((uint16 t)0x0008)
- #define SYSCFG\_EXTICR2\_EXTI5\_PA ((uint16\_t)0x0000)

## EXTI5 configuration

- #define SYSCFG EXTICR2 EXTI5 PB ((uint16 t)0x0010)
- #define SYSCFG EXTICR2 EXTI5 PC ((uint16 t)0x0020)
- #define SYSCFG\_EXTICR2\_EXTI5\_PD ((uint16\_t)0x0030)
- #define SYSCFG EXTICR2 EXTI5 PE ((uint16 t)0x0040)
- #define SYSCFG\_EXTICR2\_EXTI5\_PF ((uint16\_t)0x0050)
- #define SYSCFG\_EXTICR2\_EXTI5\_PG ((uint16\_t)0x0060)
- #define SYSCFG EXTICR2 EXTI5 PH ((uint16 t)0x0070)
- #define SYSCFG EXTICR2 EXTI5 PI ((uint16 t)0x0080)
- #define SYSCFG\_EXTICR2\_EXTI6\_PA ((uint16\_t)0x0000)

# EXTI6 configuration

- #define SYSCFG EXTICR2 EXTI6 PB ((uint16 t)0x0100)
- #define SYSCFG EXTICR2 EXTI6 PC ((uint16 t)0x0200)
- #define SYSCFG\_EXTICR2\_EXTI6\_PD ((uint16\_t)0x0300)
- #define SYSCFG EXTICR2 EXTI6 PE ((uint16 t)0x0400)
- #define SYSCFG\_EXTICR2\_EXTI6\_PF ((uint16\_t)0x0500)
- #define SYSCFG EXTICR2 EXTI6\_PG ((uint16\_t)0x0600)
- #define SYSCFG EXTICR2 EXTI6 PH ((uint16 t)0x0700)
- #define SYSCFG\_EXTICR2\_EXTI6\_PI ((uint16\_t)0x0800)

```
    #define SYSCFG_EXTICR2_EXTI7_PA ((uint16_t)0x0000)
    EXTI7 configuration
```

- #define SYSCFG EXTICR2 EXTI7 PB ((uint16 t)0x1000)
- #define SYSCFG EXTICR2 EXTI7 PC ((uint16 t)0x2000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PD ((uint16\_t)0x3000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PE ((uint16\_t)0x4000)
- #define SYSCFG EXTICR2 EXTI7 PF ((uint16 t)0x5000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PG ((uint16\_t)0x6000)
- #define SYSCFG EXTICR2 EXTI7 PH ((uint16 t)0x7000)
- #define SYSCFG EXTICR2 EXTI7 PI ((uint16 t)0x8000)
- #define SYSCFG\_EXTICR3\_EXTI8 ((uint16\_t)0x000F)
- #define SYSCFG EXTICR3 EXTI9 ((uint16 t)0x00F0)
- #define SYSCFG EXTICR3 EXTI10 ((uint16 t)0x0F00)
- #define SYSCFG EXTICR3 EXTI11 ((uint16 t)0xF000)
- #define SYSCFG EXTICR3 EXTI8 PA ((uint16 t)0x0000)

#### EXTI8 configuration

- #define SYSCFG\_EXTICR3\_EXTI8\_PB ((uint16\_t)0x0001)
- #define SYSCFG\_EXTICR3\_EXTI8\_PC ((uint16\_t)0x0002)
- #define SYSCFG\_EXTICR3\_EXTI8\_PD ((uint16\_t)0x0003)
- #define SYSCFG EXTICR3 EXTI8 PE ((uint16 t)0x0004)
- #define SYSCFG\_EXTICR3\_EXTI8\_PF ((uint16\_t)0x0005)
- #define SYSCFG\_EXTICR3\_EXTI8\_PG ((uint16\_t)0x0006)
- #define SYSCFG\_EXTICR3\_EXTI8\_PH ((uint16\_t)0x0007)
- #define SYSCFG EXTICR3 EXTI8 PI ((uint16 t)0x0008)
- #define SYSCFG\_EXTICR3\_EXTI9\_PA ((uint16\_t)0x0000)

# EXTI9 configuration

- #define SYSCFG\_EXTICR3\_EXTI9\_PB ((uint16\_t)0x0010)
- #define SYSCFG\_EXTICR3\_EXTI9\_PC ((uint16\_t)0x0020)
- #define SYSCFG\_EXTICR3\_EXTI9\_PD ((uint16\_t)0x0030)
- #define SYSCFG\_EXTICR3\_EXTI9\_PE ((uint16\_t)0x0040)
- #define SYSCFG\_EXTICR3\_EXTI9\_PF ((uint16\_t)0x0050)
- #define SYSCFG\_EXTICR3\_EXTI9\_PG ((uint16\_t)0x0060)
- #define SYSCFG\_EXTICR3\_EXTI9\_PH ((uint16\_t)0x0070)
- #define SYSCFG\_EXTICR3\_EXTI9\_PI ((uint16\_t)0x0080)
- #define SYSCFG\_EXTICR3\_EXTI10\_PA ((uint16\_t)0x0000)

### EXTI10 configuration

- #define SYSCFG\_EXTICR3\_EXTI10\_PB ((uint16\_t)0x0100)
- #define SYSCFG EXTICR3 EXTI10 PC ((uint16 t)0x0200)
- #define SYSCFG EXTICR3 EXTI10 PD ((uint16 t)0x0300)
- #define SYSCFG\_EXTICR3\_EXTI10\_PE ((uint16\_t)0x0400)
- #define SYSCFG\_EXTICR3\_EXTI10\_PF ((uint16\_t)0x0500)
- #define SYSCFG\_EXTICR3\_EXTI10\_PG ((uint16\_t)0x0600)
- #define SYSCFG\_EXTICR3\_EXTI10\_PH ((uint16\_t)0x0700)
   #define SYSCFG\_EXTICR3\_EXTI10\_PI ((uint16\_t)0x0800)
- #define SYSCFG\_EXTICR3\_EXTI11\_PA ((uint16\_t)0x0000)

## EXTI11 configuration

- #define SYSCFG EXTICR3 EXTI11 PB ((uint16 t)0x1000)
- #define SYSCFG EXTICR3 EXTI11 PC ((uint16 t)0x2000)
- #define SYSCFG EXTICR3 EXTI11 PD ((uint16 t)0x3000)

- #define SYSCFG\_EXTICR3\_EXTI11\_PE ((uint16\_t)0x4000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PF ((uint16\_t)0x5000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PG ((uint16\_t)0x6000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PH ((uint16\_t)0x7000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PI ((uint16\_t)0x8000)
- #define SYSCFG\_EXTICR4\_EXTI12 ((uint16\_t)0x000F)
- #define SYSCFG\_EXTICR4\_EXTI13 ((uint16\_t)0x00F0)
- #define SYSCFG EXTICR4 EXTI14 ((uint16 t)0x0F00)
- #define SYSCFG\_EXTICR4\_EXTI15 ((uint16\_t)0xF000)
- #define SYSCFG EXTICR4 EXTI12 PA ((uint16 t)0x0000)

### EXTI12 configuration

- #define SYSCFG\_EXTICR4\_EXTI12\_PB ((uint16\_t)0x0001)
- #define SYSCFG\_EXTICR4\_EXTI12\_PC ((uint16\_t)0x0002)
- #define SYSCFG EXTICR4 EXTI12 PD ((uint16 t)0x0003)
- #define SYSCFG EXTICR4 EXTI12 PE ((uint16 t)0x0004)
- #define SYSCFG\_EXTICR4\_EXTI12\_PF ((uint16\_t)0x0005)
- #define SYSCFG EXTICR4 EXTI12 PG ((uint16 t)0x0006)
- #define SYSCFG\_EXTICR3\_EXTI12\_PH ((uint16\_t)0x0007)
- #define SYSCFG\_EXTICR4\_EXTI13\_PA ((uint16\_t)0x0000)

### EXTI13 configuration

- #define SYSCFG\_EXTICR4\_EXTI13\_PB ((uint16\_t)0x0010)
- #define SYSCFG\_EXTICR4\_EXTI13\_PC ((uint16\_t)0x0020)
- #define SYSCFG\_EXTICR4\_EXTI13\_PD ((uint16\_t)0x0030)
- #define SYSCFG EXTICR4 EXTI13 PE ((uint16 t)0x0040)
- #define SYSCFG\_EXTICR4\_EXTI13\_PF ((uint16\_t)0x0050)
- #define SYSCFG EXTICR4 EXTI13 PG ((uint16 t)0x0060)
- #define SYSCFG\_EXTICR3\_EXTI13\_PH ((uint16\_t)0x0070)
- #define SYSCFG\_EXTICR4\_EXTI14\_PA ((uint16\_t)0x0000)

## EXTI14 configuration

- #define SYSCFG\_EXTICR4\_EXTI14\_PB ((uint16\_t)0x0100)
- #define SYSCFG\_EXTICR4\_EXTI14\_PC ((uint16\_t)0x0200)
- #define SYSCFG\_EXTICR4\_EXTI14\_PD ((uint16\_t)0x0300)
- #define SYSCFG\_EXTICR4\_EXTI14\_PE ((uint16\_t)0x0400)
- #define SYSCFG\_EXTICR4\_EXTI14\_PF ((uint16\_t)0x0500)
- #define SYSCFG\_EXTICR4\_EXTI14\_PG ((uint16\_t)0x0600)
- #define SYSCFG EXTICR3 EXTI14 PH ((uint16 t)0x0700)
- #define SYSCFG\_EXTICR4\_EXTI15\_PA ((uint16\_t)0x0000)

## EXTI15 configuration

- #define SYSCFG EXTICR4 EXTI15 PB ((uint16 t)0x1000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PC ((uint16\_t)0x2000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PD ((uint16\_t)0x3000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PE ((uint16\_t)0x4000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PF ((uint16\_t)0x5000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PG ((uint16\_t)0x6000)
- #define SYSCFG\_EXTICR3\_EXTI15\_PH ((uint16\_t)0x7000)
- #define SYSCFG\_CMPCR\_CMP\_PD ((uint32\_t)0x00000001)
- #define SYSCFG\_CMPCR\_READY ((uint32\_t)0x00000100)
- #define TIM\_CR1\_CEN ((uint16\_t)0x0001)
- #define TIM CR1 UDIS ((uint16 t)0x0002)
- #define TIM CR1 URS ((uint16 t)0x0004)

- #define TIM\_CR1\_OPM ((uint16\_t)0x0008)
- #define TIM\_CR1\_DIR ((uint16\_t)0x0010)
- #define TIM\_CR1\_CMS ((uint16\_t)0x0060)
- #define TIM CR1 CMS 0 ((uint16 t)0x0020)
- #define TIM CR1 CMS 1 ((uint16 t)0x0040)
- #define TIM\_CR1\_ARPE ((uint16\_t)0x0080)
- #define TIM CR1 CKD ((uint16 t)0x0300)
- #define TIM\_CR1\_CKD\_0 ((uint16\_t)0x0100)
- #define TIM\_CR1\_CKD\_1 ((uint16\_t)0x0200)
- #define TIM CR2 CCPC ((uint16 t)0x0001)
- #define TIM CR2 CCUS ((uint16 t)0x0004)
- #define TIM CR2 CCDS ((uint16 t)0x0008)
- #define TIM CR2 MMS ((uint16 t)0x0070)
- #define TIM CR2 MMS 0 ((uint16 t)0x0010)
- #define TIM\_CR2\_MMS\_1 ((uint16\_t)0x0020)
- #define TIM CR2 MMS 2 ((uint16 t)0x0040)
- #define TIM CR2 TI1S ((uint16 t)0x0080)
- #define TIM\_CR2\_OIS1 ((uint16\_t)0x0100)
- #define TIM CR2 OIS1N ((uint16 t)0x0200)
- #define TIM\_CR2\_OIS2 ((uint16\_t)0x0400)
- #define TIM\_CR2\_OIS2N ((uint16\_t)0x0800)
- #define TIM CR2 OIS3 ((uint16 t)0x1000)
- #define TIM CR2 OIS3N ((uint16 t)0x2000)
- #define TIM\_CR2\_OIS4 ((uint16\_t)0x4000)
- #define TIM\_SMCR\_SMS ((uint16\_t)0x0007)
- #define TIM\_SMCR\_SMS\_0 ((uint16\_t)0x0001)
- #define TIM\_SMCR\_SMS\_1 ((uint16\_t)0x0002)
- #define TIM SMCR SMS 2 ((uint16 t)0x0004)
- #define TIM SMCR TS ((uint16 t)0x0070)
- #define TIM\_SMCR\_TS\_0 ((uint16\_t)0x0010)
- #define TIM\_SMCR\_TS\_1 ((uint16\_t)0x0020)
- #define TIM SMCR TS 2 ((uint16 t)0x0040)
- #define TIM\_SMCR\_MSM ((uint16\_t)0x0080)
- #define TIM\_SMCR\_ETF ((uint16\_t)0x0F00)
- #define TIM\_SMCR\_ETF\_0 ((uint16\_t)0x0100)
- #define TIM\_SMCR\_ETF\_1 ((uint16\_t)0x0200)
- #define TIM\_SMCR\_ETF\_2 ((uint16\_t)0x0400)
- #define TIM\_SMCR\_ETF\_3 ((uint16\_t)0x0800)
- #define TIM\_SMCR\_ETPS ((uint16\_t)0x3000)
- #define TIM SMCR ETPS 0 ((uint16 t)0x1000)
- #define TIM SMCR ETPS 1 ((uint16 t)0x2000)
- #define TIM\_SMCR\_ECE ((uint16\_t)0x4000)
- #define TIM\_SMCR\_ETP ((uint16\_t)0x8000)
- #define TIM\_DIER\_UIE ((uint16\_t)0x0001)
- #define TIM\_DIER\_CC1IE ((uint16\_t)0x0002)
- #define TIM\_DIER\_CC2IE ((uint16\_t)0x0004)
- #define TIM\_DIER\_CC3IE ((uint16\_t)0x0008)
- #define TIM\_DIER\_CC4IE ((uint16\_t)0x0010)
- #define TIM DIER COMIE ((uint16 t)0x0020)
- #define TIM\_DIER\_TIE ((uint16\_t)0x0040)
- #define TIM DIER BIE ((uint16 t)0x0080)
- #define TIM DIER UDE ((uint16 t)0x0100)
- #define TIM DIER CC1DE ((uint16 t)0x0200)
- #define TIM DIER CC2DE ((uint16 t)0x0400)
- #define TIM\_DIER\_CC3DE ((uint16\_t)0x0800)

- #define TIM\_DIER\_CC4DE ((uint16\_t)0x1000)
- #define TIM\_DIER\_COMDE ((uint16\_t)0x2000)
- #define TIM\_DIER\_TDE ((uint16\_t)0x4000)
- #define TIM SR UIF ((uint16 t)0x0001)
- #define TIM SR CC1IF ((uint16 t)0x0002)
- #define TIM\_SR\_CC2IF ((uint16\_t)0x0004)
- #define TIM\_SR\_CC3IF ((uint16\_t)0x0008)
- #define TIM\_SR\_CC4IF ((uint16\_t)0x0010)
- #define TIM\_SR\_COMIF ((uint16\_t)0x0020)
- #define TIM SR TIF ((uint16 t)0x0040)
- #define TIM SR BIF ((uint16 t)0x0080)
- #define TIM SR CC1OF ((uint16 t)0x0200)
- #define TIM\_SR\_CC2OF ((uint16\_t)0x0400)
- #define TIM SR CC3OF ((uint16 t)0x0800)
- #define TIM\_SR\_CC4OF ((uint16\_t)0x1000)
- #define TIM EGR UG ((uint8 t)0x01)
- #define TIM EGR CC1G ((uint8 t)0x02)
- #define TIM EGR CC2G ((uint8 t)0x04)
- #define TIM EGR CC3G ((uint8 t)0x08)
- #define TIM\_EGR\_CC4G ((uint8\_t)0x10)
- #define TIM\_EGR\_COMG ((uint8\_t)0x20)
- #define TIM\_EGR\_TG ((uint8\_t)0x40)
- #define TIM EGR BG ((uint8 t)0x80)
- #define TIM\_CCMR1\_CC1S ((uint16\_t)0x0003)
- #define TIM\_CCMR1\_CC1S\_0 ((uint16\_t)0x0001)
- #define TIM\_CCMR1\_CC1S\_1 ((uint16\_t)0x0002)
- #define TIM\_CCMR1\_OC1FE ((uint16\_t)0x0004)
- #define TIM CCMR1 OC1PE ((uint16 t)0x0008)
- #define TIM\_CCMR1\_OC1M ((uint16\_t)0x0070)
- #define TIM\_CCMR1\_OC1M\_0 ((uint16\_t)0x0010)
- #define TIM\_CCMR1\_OC1M\_1 ((uint16\_t)0x0020)
- #define TIM\_CCMR1\_OC1M\_2 ((uint16\_t)0x0040)
- #define TIM\_CCMR1\_OC1CE ((uint16\_t)0x0080)
- #define TIM\_CCMR1\_CC2S ((uint16\_t)0x0300)
- #define TIM\_CCMR1\_CC2S\_0 ((uint16\_t)0x0100)
- #define TIM\_CCMR1\_CC2S\_1 ((uint16\_t)0x0200)
- #define TIM\_CCMR1\_OC2FE ((uint16\_t)0x0400)
- #define TIM\_CCMR1\_OC2PE ((uint16\_t)0x0800)
- #define TIM\_CCMR1\_OC2M ((uint16\_t)0x7000)
- #define TIM CCMR1 OC2M 0 ((uint16 t)0x1000)
- #define TIM CCMR1 OC2M 1 ((uint16 t)0x2000)
- #define TIM\_CCMR1\_OC2M\_2 ((uint16\_t)0x4000)
- #define TIM\_CCMR1\_OC2CE ((uint16\_t)0x8000)
- #define TIM\_CCMR1\_IC1PSC ((uint16\_t)0x000C)
- #define TIM\_CCMR1\_IC1PSC\_0 ((uint16\_t)0x0004)
- #define TIM CCMR1 IC1PSC 1 ((uint16 t)0x0008)
- #define TIM CCMR1 IC1F ((uint16 t)0x00F0)
- #define TIM\_CCMR1\_IC1F\_0 ((uint16\_t)0x0010)
- #define TIM\_CCMR1\_IC1F\_1 ((uint16\_t)0x0020)
- #define TIM\_CCMR1\_IC1F\_2 ((uint16\_t)0x0040)
- #define TIM CCMR1 IC1F 3 ((uint16 t)0x0080)
- #define TIM\_CCMR1\_IC2PSC ((uint16\_t)0x0C00)
- #define TIM\_CCMR1\_IC2PSC\_0 ((uint16\_t)0x0400)
- #define TIM\_CCMR1\_IC2PSC\_1 ((uint16\_t)0x0800)
- #define TIM\_CCMR1\_IC2F ((uint16\_t)0xF000)

- #define TIM\_CCMR1\_IC2F\_0 ((uint16\_t)0x1000)
- #define TIM\_CCMR1\_IC2F\_1 ((uint16\_t)0x2000)
- #define TIM\_CCMR1\_IC2F\_2 ((uint16\_t)0x4000)
- #define TIM\_CCMR1\_IC2F\_3 ((uint16\_t)0x8000)
- #define TIM\_CCMR2\_CC3S ((uint16\_t)0x0003)
- #define TIM\_CCMR2\_CC3S\_0 ((uint16\_t)0x0001)
- #define TIM\_CCMR2\_CC3S\_1 ((uint16\_t)0x0002)
- #define TIM\_CCMR2\_OC3FE ((uint16\_t)0x0004)
- #define TIM\_CCMR2\_OC3PE ((uint16\_t)0x0008)
- #define TIM CCMR2 OC3M ((uint16 t)0x0070)
- #define TIM\_CCMR2\_OC3M\_0 ((uint16\_t)0x0010)
- #define TIM\_CCMR2\_OC3M\_1 ((uint16\_t)0x0020)
- #define TIM\_CCMR2\_OC3M\_2 ((uint16\_t)0x0040)
- #define TIM CCMR2 OC3CE ((uint16 t)0x0080)
- #define TIM\_CCMR2\_CC4S ((uint16\_t)0x0300)
- #define TIM\_CCMR2\_CC4S\_0 ((uint16\_t)0x0100)
- #define TIM\_CCMR2\_CC4S\_1 ((uint16\_t)0x0200)
- #define TIM CCMR2 OC4FE ((uint16 t)0x0400)
- #define TIM CCMR2 OC4PE ((uint16 t)0x0800)
- #define TIM CCMR2 OC4M ((uint16 t)0x7000)
- #define TIM\_CCMR2\_OC4M\_0 ((uint16\_t)0x1000)
- #define TIM CCMR2 OC4M 1 ((uint16 t)0x2000)
- #define TIM CCMR2 OC4M 2 ((uint16 t)0x4000)
- #define TIM\_CCMR2\_OC4CE ((uint16\_t)0x8000)
- #define TIM\_CCMR2\_IC3PSC ((uint16\_t)0x000C)
- #define TIM\_CCMR2\_IC3PSC\_0 ((uint16\_t)0x0004)
- #define TIM CCMR2 IC3PSC 1 ((uint16 t)0x0008)
- #define TIM CCMR2 IC3F ((uint16 t)0x00F0)
- #define TIM CCMR2 IC3F 0 ((uint16 t)0x0010)
- #define TIM\_CCMR2\_IC3F\_1 ((uint16\_t)0x0020)
- #define TIM\_CCMR2\_IC3F\_2 ((uint16\_t)0x0040)
- #define TIM CCMR2 IC3F 3 ((uint16 t)0x0080)
- #define TIM\_CCMR2\_IC4PSC ((uint16\_t)0x0C00)
- #define TIM\_CCMR2\_IC4PSC\_0 ((uint16\_t)0x0400)
- #define TIM\_CCMR2\_IC4PSC\_1 ((uint16\_t)0x0800)
- #define TIM\_CCMR2\_IC4F ((uint16\_t)0xF000)
- #define TIM\_CCMR2\_IC4F\_0 ((uint16\_t)0x1000)
- #define TIM\_CCMR2\_IC4F\_1 ((uint16\_t)0x2000)
- #define TIM\_CCMR2\_IC4F\_2 ((uint16\_t)0x4000)
- #define TIM CCMR2 IC4F 3 ((uint16 t)0x8000)
- #define TIM CCER CC1E ((uint16 t)0x0001)
- #define TIM\_CCER\_CC1P ((uint16\_t)0x0002)
- #define TIM\_CCER\_CC1NE ((uint16\_t)0x0004)
- #define TIM\_CCER\_CC1NP ((uint16\_t)0x0008)
- #define TIM\_CCER\_CC2E ((uint16\_t)0x0010)
- #define TIM\_CCER\_CC2P ((uint16\_t)0x0020)
- #define TIM CCER CC2NE ((uint16 t)0x0040)
- #define TIM\_CCER\_CC2NP ((uint16\_t)0x0080)
- #define TIM\_CCER\_CC3E ((uint16\_t)0x0100)
- #define TIM\_CCER\_CC3P ((uint16\_t)0x0200)
- #define TIM CCER CC3NE ((uint16 t)0x0400)
- #define TIM CCER CC3NP ((uint16 t)0x0800)
- #define TIM CCER CC4E ((uint16 t)0x1000)
- #define TIM CCER CC4P ((uint16 t)0x2000)
- #define TIM\_CCER\_CC4NP ((uint16\_t)0x8000)

- #define TIM\_CNT\_CNT ((uint16\_t)0xFFFF)
- #define TIM\_PSC\_PSC ((uint16\_t)0xFFFF)
- #define TIM\_ARR\_ARR ((uint16\_t)0xFFFF)
- #define TIM RCR REP ((uint8 t)0xFF)
- #define TIM CCR1 CCR1 ((uint16 t)0xFFFF)
- #define TIM\_CCR2\_CCR2 ((uint16\_t)0xFFFF)
- #define TIM CCR3 CCR3 ((uint16 t)0xFFFF)
- #define TIM\_CCR4\_CCR4 ((uint16\_t)0xFFFF)
- #define TIM\_BDTR\_DTG ((uint16\_t)0x00FF)
- #define TIM\_BDTR\_DTG\_0 ((uint16\_t)0x0001)
- #define TIM\_BDTR\_DTG\_1 ((uint16\_t)0x0002)
- #define TIM BDTR DTG 2 ((uint16 t)0x0004)
- #define TIM\_BDTR\_DTG\_3 ((uint16\_t)0x0008)
- #define TIM BDTR DTG 4 ((uint16 t)0x0010)
- #define TIM\_BDTR\_DTG\_5 ((uint16\_t)0x0020)
- #define TIM BDTR DTG 6 ((uint16 t)0x0040)
- #define TIM BDTR DTG 7 ((uint16 t)0x0080)
- #define TIM BDTR LOCK ((uint16 t)0x0300)
- #define TIM\_BDTR\_LOCK\_0 ((uint16\_t)0x0100)
- #define TIM\_BDTR\_LOCK\_1 ((uint16\_t)0x0200)
- #define TIM\_BDTR\_OSSI ((uint16\_t)0x0400)
- #define TIM BDTR OSSR ((uint16 t)0x0800)
- #define TIM BDTR BKE ((uint16 t)0x1000)
- #define TIM\_BDTR\_BKP ((uint16\_t)0x2000)
- #define TIM BDTR AOE ((uint16 t)0x4000)
- #define TIM\_BDTR\_MOE ((uint16\_t)0x8000)
- #define TIM\_DCR\_DBA ((uint16\_t)0x001F)
- #define TIM\_DCR\_DBA\_0 ((uint16\_t)0x0001)
- #define TIM\_DCR\_DBA\_1 ((uint16\_t)0x0002)
- #define TIM\_DCR\_DBA\_2 ((uint16\_t)0x0004)
- #define TIM\_DCR\_DBA\_3 ((uint16\_t)0x0008)
- #define TIM DCR DBA 4 ((uint16 t)0x0010)
- #define TIM\_DCR\_DBL ((uint16\_t)0x1F00)
- #define TIM\_DCR\_DBL\_0 ((uint16\_t)0x0100)
- #define TIM\_DCR\_DBL\_1 ((uint16\_t)0x0200)
- #define TIM\_DCR\_DBL\_2 ((uint16\_t)0x0400)
- #define TIM\_DCR\_DBL\_3 ((uint16\_t)0x0800)
- #define TIM\_DCR\_DBL\_4 ((uint16\_t)0x1000)
- #define TIM\_DMAR\_DMAB ((uint16\_t)0xFFFF)
   #define TIM\_OR\_TI4\_RMP ((uint16\_t)0x00C0)
- #define TIM\_OR\_TI4\_RMP\_0 ((uint16\_t)0x0040)
- #define TIM\_OR\_TI4\_RMP\_1 ((uint16\_t)0x0080)
- #define TIM OR ITR1 RMP ((uint16 t)0x0C00)
- #define TIM\_OR\_ITR1\_RMP\_0 ((uint16\_t)0x0400)
- #define TIM\_OR\_ITR1\_RMP\_1 ((uint16\_t)0x0800)
- #define USART SR PE ((uint16 t)0x0001)
- #define USART SR FE ((uint16 t)0x0002)
- #define USART\_SR\_NE ((uint16\_t)0x0004)
- #define USART\_SR\_ORE ((uint16\_t)0x0008)
- #define USART\_SR\_IDLE ((uint16\_t)0x0010)
- #define USART\_SR\_RXNE ((uint16\_t)0x0020)
- #define USART\_SR\_TC ((uint16\_t)0x0040)
- #define USART\_SR\_TXE ((uint16\_t)0x0080)
- #define USART SR LBD ((uint16 t)0x0100)
- #define USART\_SR\_CTS ((uint16\_t)0x0200)

- #define USART DR DR ((uint16 t)0x01FF)
- #define USART\_BRR\_DIV\_Fraction ((uint16\_t)0x000F)
- #define USART\_BRR\_DIV\_Mantissa ((uint16\_t)0xFFF0)
- #define USART CR1 SBK ((uint16 t)0x0001)
- #define USART\_CR1\_RWU ((uint16\_t)0x0002)
- #define USART\_CR1\_RE ((uint16\_t)0x0004)
- #define USART CR1 TE ((uint16 t)0x0008)
- #define USART\_CR1\_IDLEIE ((uint16\_t)0x0010)
- #define USART\_CR1\_RXNEIE ((uint16\_t)0x0020)
- #define USART CR1 TCIE ((uint16 t)0x0040)
- #define USART\_CR1\_TXEIE ((uint16\_t)0x0080)
- #define USART CR1 PEIE ((uint16 t)0x0100)
- #define USART\_CR1\_PS ((uint16\_t)0x0200)
- #define USART\_CR1\_PCE ((uint16\_t)0x0400)
- #define USART\_CR1\_WAKE ((uint16\_t)0x0800)
- #define USART\_CR1\_M ((uint16\_t)0x1000)
- #define USART\_CR1\_UE ((uint16\_t)0x2000)
- #define USART\_CR1\_OVER8 ((uint16\_t)0x8000)
- #define USART\_CR2\_ADD ((uint16\_t)0x000F)
- #define USART\_CR2\_LBDL ((uint16\_t)0x0020)
- #define USART\_CR2\_LBDIE ((uint16\_t)0x0040)
- #define USART\_CR2\_LBCL ((uint16\_t)0x0100)
- #define USART\_CR2\_CPHA ((uint16\_t)0x0200)
- #define USART\_CR2\_CPOL ((uint16\_t)0x0400)
- #define USART\_CR2\_CLKEN ((uint16\_t)0x0800)
- #define USART\_CR2\_STOP ((uint16\_t)0x3000)
- #define USART\_CR2\_STOP\_0 ((uint16\_t)0x1000)
- #define USART\_CR2\_STOP\_1 ((uint16\_t)0x2000)
- #define USART CR2 LINEN ((uint16 t)0x4000)
- #define USART\_CR3\_EIE ((uint16\_t)0x0001)
- #define USART CR3 IREN ((uint16 t)0x0002)
- #define USART CR3 IRLP ((uint16 t)0x0004)
- #define USART\_CR3\_HDSEL ((uint16\_t)0x0008)
- #define USART\_CR3\_NACK ((uint16\_t)0x0010)
- #define USART\_CR3\_SCEN ((uint16\_t)0x0020)
- #define USART\_CR3\_DMAR ((uint16\_t)0x0040)
- #define USART\_CR3\_DMAT ((uint16\_t)0x0080)
- #define USART\_CR3\_RTSE ((uint16\_t)0x0100)
- #define USART\_CR3\_CTSE ((uint16\_t)0x0200)
   #define USART\_CR3\_CTSIE ((uint16\_t)0x0400)
- #define USART CR3 ONEBIT ((uint16 t)0x0800)
- #define USART\_GTPR\_PSC ((uint16\_t)0x00FF)
- #define USART\_GTPR\_PSC\_0 ((uint16\_t)0x0001)
- #define USART\_GTPR\_PSC\_1 ((uint16\_t)0x0002)
- #define USART GTPR PSC 2 ((uint16 t)0x0004)
- #define USART GTPR PSC 3 ((uint16 t)0x0008)
- #define USART GTPR PSC 4 ((uint16 t)0x0010)
- #define USART\_GTPR\_PSC\_5 ((uint16\_t)0x0020)
- #define USART\_GTPR\_PSC\_6 ((uint16\_t)0x0040)
- #define USART\_GTPR\_PSC\_7 ((uint16\_t)0x0080)
- #define USART GTPR GT ((uint16 t)0xFF00)
- #define WWDG\_CR\_T ((uint8\_t)0x7F)
- #define WWDG CR T0 ((uint8 t)0x01)
- #define WWDG CR T1 ((uint8 t)0x02)
- #define WWDG\_CR\_T2 ((uint8\_t)0x04)

- #define WWDG\_CR\_T3 ((uint8\_t)0x08)
- #define WWDG\_CR\_T4 ((uint8\_t)0x10)
- #define WWDG\_CR\_T5 ((uint8\_t)0x20)
- #define WWDG CR T6 ((uint8 t)0x40)
- #define WWDG CR WDGA ((uint8 t)0x80)
- #define WWDG\_CFR\_W ((uint16\_t)0x007F)
- #define WWDG CFR W0 ((uint16 t)0x0001)
- #define WWDG CFR W1 ((uint16 t)0x0002)
- #define WWDG CFR W2 ((uint16 t)0x0004)
- #define WWDG CFR W3 ((uint16 t)0x0008)
- #define WWDG CFR W4 ((uint16 t)0x0010)
- #define WWDG CFR W5 ((uint16 t)0x0020)
- #define WWDG\_CFR\_W6 ((uint16\_t)0x0040)
- #define WWDG CFR WDGTB ((uint16 t)0x0180)
- #define WWDG\_CFR\_WDGTB0 ((uint16\_t)0x0080)
- #define WWDG\_CFR\_WDGTB1 ((uint16\_t)0x0100)
- #define WWDG CFR EWI ((uint16 t)0x0200)
- #define WWDG SR EWIF ((uint8 t)0x01)
- #define DBGMCU IDCODE DEV ID ((uint32 t)0x00000FFF)
- #define DBGMCU\_IDCODE\_REV\_ID ((uint32\_t)0xFFFF0000)
- #define DBGMCU\_CR\_DBG\_SLEEP ((uint32\_t)0x00000001)
- #define DBGMCU CR DBG STOP ((uint32 t)0x00000002)
- #define DBGMCU\_CR\_DBG\_STANDBY ((uint32\_t)0x00000004)
- #define DBGMCU CR TRACE IOEN ((uint32 t)0x00000020)
- #define DBGMCU CR TRACE MODE ((uint32 t)0x000000C0)
- #define DBGMCU CR TRACE MODE 0 ((uint32 t)0x00000040)
- #define DBGMCU CR TRACE MODE 1 ((uint32 t)0x00000080)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP ((uint32\_t)0x00000001)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP ((uint32\_t)0x00000002)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP ((uint32\_t)0x00000004)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP ((uint32\_t)0x00000008)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP ((uint32\_t)0x00000010)
- $\bullet \ \ \text{\#define } \textbf{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP} \ ((\text{uint} 32\_t)0x00000020)$
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP ((uint32\_t)0x00000040)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP ((uint32\_t)0x00000080)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP ((uint32\_t)0x00000100)
   #define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP ((uint32\_t)0x00000400)
- #define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP ((uint32\_t)0x00000800)
- #define DBGMCU APB1\_FZ\_DBG\_IWDG\_STOP ((uint32\_t)0x00001000)
- #define DBGMCU APB1 FZ DBG I2C1 SMBUS TIMEOUT ((uint32 t)0x00200000)
- #define DBGMCU APB1 FZ DBG I2C2 SMBUS TIMEOUT ((uint32 t)0x00400000)
- #define DBGMCU APB1 FZ DBG I2C3 SMBUS TIMEOUT ((uint32 t)0x00800000)
- #define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP ((uint32\_t)0x02000000)
- #define DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP ((uint32\_t)0x04000000)
- #define DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM1\_STOP ((uint32\_t)0x00000001)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM8\_STOP ((uint32\_t)0x00000002)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM9\_STOP ((uint32\_t)0x00010000)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM10\_STOP ((uint32\_t)0x00020000)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM11\_STOP ((uint32\_t)0x00040000)
- #define ETH\_MACCR\_WD ((uint32\_t)0x00800000) /\* Watchdog disable \*/
- #define  ${\bf ETH\_MACCR\_JD}$  ((uint32\_t)0x00400000) /\* Jabber disable \*/
- #define ETH\_MACCR\_IFG ((uint32\_t)0x000E0000) /\* Inter-frame gap \*/
- #define ETH\_MACCR\_IFG\_96Bit ((uint32\_t)0x00000000) /\* Minimum IFG between frames during transmission is 96Bit \*/

#define ETH\_MACCR\_IFG\_88Bit ((uint32\_t)0x00020000) /\* Minimum IFG between frames during transmission is 88Bit \*/

- #define ETH\_MACCR\_IFG\_80Bit ((uint32\_t)0x00040000) /\* Minimum IFG between frames during transmission is 80Bit \*/
- #define ETH\_MACCR\_IFG\_72Bit ((uint32\_t)0x00060000) /\* Minimum IFG between frames during transmission is 72Bit \*/
- #define ETH\_MACCR\_IFG\_64Bit ((uint32\_t)0x00080000) /\* Minimum IFG between frames during transmission is 64Bit \*/
- #define ETH\_MACCR\_IFG\_56Bit ((uint32\_t)0x000A0000) /\* Minimum IFG between frames during transmission is 56Bit \*/
- #define ETH\_MACCR\_IFG\_48Bit ((uint32\_t)0x000C0000) /\* Minimum IFG between frames during transmission is 48Bit \*/
- #define ETH\_MACCR\_IFG\_40Bit ((uint32\_t)0x000E0000) /\* Minimum IFG between frames during transmission is 40Bit \*/
- #define ETH\_MACCR\_CSD ((uint32\_t)0x00010000) /\* Carrier sense disable (during transmission) \*/
- #define ETH\_MACCR\_FES ((uint32 t)0x00004000) /\* Fast ethernet speed \*/
- #define ETH\_MACCR\_ROD ((uint32\_t)0x00002000) /\* Receive own disable \*/
- #define ETH\_MACCR\_LM ((uint32\_t)0x00001000) /\* loopback mode \*/
- #define ETH\_MACCR\_DM ((uint32\_t)0x00000800) /\* Duplex mode \*/
- #define ETH MACCR IPCO ((uint32 t)0x00000400) /\* IP Checksum offload \*/
- #define ETH MACCR RD ((uint32 t)0x00000200) /\* Retry disable \*/
- #define ETH MACCR APCS ((uint32 t)0x00000080) /\* Automatic Pad/CRC stripping \*/
- #define ETH MACCR BL
- #define ETH\_MACCR\_BL\_10 ((uint32 t)0x00000000) /\* k = min (n, 10) \*/
- #define ETH\_MACCR\_BL\_8 ((uint32\_t)0x00000020) /\* k = min (n, 8) \*/
- #define ETH MACCR BL 4 ((uint32 t)0x00000040) /\* k = min (n, 4) \*/
- #define ETH\_MACCR\_BL\_1 ((uint32 t)0x00000060) /\* k = min (n, 1) \*/
- #define ETH MACCR DC ((uint32 t)0x00000010) /\* Defferal check \*/
- #define ETH\_MACCR\_TE ((uint32\_t)0x00000008) /\* Transmitter enable \*/
- #define ETH\_MACCR\_RE ((uint32 t)0x00000004) /\* Receiver enable \*/
- #define ETH\_MACFFR\_RA ((uint32 t)0x80000000) /\* Receive all \*/
- #define ETH\_MACFFR\_HPF ((uint32\_t)0x00000400) /\* Hash or perfect filter \*/
- #define ETH\_MACFFR\_SAF ((uint32\_t)0x00000200) /\* Source address filter enable \*/
- #define ETH\_MACFFR\_SAIF ((uint32\_t)0x00000100) /\* SA inverse filtering \*/
- #define ETH\_MACFFR\_PCF ((uint32\_t)0x000000C0) /\* Pass control frames: 3 cases \*/
- #define ETH\_MACFFR\_PCF\_BlockAll ((uint32\_t)0x00000040) /\* MAC filters all control frames from reaching the application \*/
- #define ETH\_MACFFR\_PCF\_ForwardAll ((uint32\_t)0x00000080) /\* MAC forwards all control frames to application even if they fail the Address Filter \*/
- #define ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter ((uint32\_t)0x000000C0) /\* MAC forwards control
  frames that pass the Address Filter. \*/
- #define ETH MACFFR BFD ((uint32 t)0x00000020) /\* Broadcast frame disable \*/
- #define ETH\_MACFFR\_PAM ((uint32\_t)0x00000010) /\* Pass all mutlicast \*/
- #define ETH\_MACFFR\_DAIF ((uint32\_t)0x00000008) /\* DA Inverse filtering \*/
- #define ETH MACFFR HM ((uint32 t)0x00000004) /\* Hash multicast \*/
- #define ETH MACFFR HU ((uint32 t)0x00000002) /\* Hash unicast \*/
- #define ETH\_MACFFR\_PM ((uint32\_t)0x0000001) /\* Promiscuous mode \*/
- #define ETH\_MACHTHR\_HTH ((uint32\_t)0xFFFFFFFF) /\* Hash table high \*/
- #define ETH\_MACHTLR\_HTL ((uint32\_t)0xFFFFFFFF) /\* Hash table low \*/
- #define ETH\_MACMIIAR\_PA ((uint32\_t)0x0000F800) /\* Physical layer address \*/
- #define ETH\_MACMIIAR\_MR ((uint32\_t)0x000007C0) /\* MII register in the selected PHY \*/
- #define ETH MACMIIAR CR ((uint32 t)0x0000001C) /\* CR clock range: 6 cases \*/
- #define ETH\_MACMIIAR\_CR\_Div42 ((uint32\_t)0x00000000) /\* HCLK:60-100 MHz; MDC clock= HCLK/42 \*/
- #define ETH\_MACMIIAR\_CR\_Div62 ((uint32\_t)0x00000004) /\* HCLK:100-150 MHz; MDC clock= HCLK/62 \*/

- #define ETH MACMIIAR CR Div16 ((uint32 t)0x00000008) /\* HCLK:20-35 MHz; MDC clock= HCLK/16 \*/
- #define ETH\_MACMIIAR\_CR\_Div26 ((uint32\_t)0x0000000C) /\* HCLK:35-60 MHz; MDC clock= HCLK/26 \*/
- #define ETH\_MACMIIAR\_CR\_Div102 ((uint32\_t)0x00000010) /\* HCLK:150-168 MHz; MDC clock= HCLK/102 \*/
- #define ETH\_MACMIIAR\_MW ((uint32\_t)0x00000002) /\* MII write \*/
- #define ETH\_MACMIIAR\_MB ((uint32\_t)0x00000001) /\* MII busy \*/
- #define ETH\_MACMIIDR\_MD ((uint32\_t)0x0000FFFF) /\* MII data: read/write data from/to PHY \*/
- #define ETH\_MACFCR\_PT ((uint32 t)0xFFFF0000) /\* Pause time \*/
- #define ETH\_MACFCR\_ZQPD ((uint32\_t)0x00000080) /\* Zero-quanta pause disable \*/
- #define ETH MACFCR PLT ((uint32 t)0x00000030) /\* Pause low threshold: 4 cases \*/
- #define ETH MACFCR PLT Minus4 ((uint32 t)0x00000000) /\* Pause time minus 4 slot times \*/
- #define ETH MACFCR PLT Minus28 ((uint32 t)0x00000010) /\* Pause time minus 28 slot times \*/
- #define ETH MACFCR PLT Minus144 ((uint32 t)0x00000020) /\* Pause time minus 144 slot times \*/
- #define ETH\_MACFCR\_PLT\_Minus256 ((uint32\_t)0x00000030) /\* Pause time minus 256 slot times \*/
- #define ETH MACFCR UPFD ((uint32 t)0x00000008) /\* Unicast pause frame detect \*/
- #define ETH MACFCR RFCE ((uint32 t)0x00000004) /\* Receive flow control enable \*/
- #define ETH\_MACFCR\_TFCE ((uint32 t)0x00000002) /\* Transmit flow control enable \*/
- #define ETH MACFCR FCBBPA ((uint32 t)0x00000001) /\* Flow control busy/backpressure activate \*/
- #define ETH\_MACVLANTR\_VLANTC ((uint32\_t)0x00010000) /\* 12-bit VLAN tag comparison \*/
- #define ETH\_MACVLANTR\_VLANTI ((uint32\_t)0x0000FFFF) /\* VLAN tag identifier (for receive frames) \*/
- #define ETH MACRWUFFR D ((uint32 t)0xFFFFFFF) /\* Wake-up frame filter register data \*/
- #define ETH\_MACPMTCSR\_WFFRPR ((uint32\_t)0x80000000) /\* Wake-Up Frame Filter Register Pointer Reset \*/
- #define ETH\_MACPMTCSR\_GU ((uint32\_t)0x00000200) /\* Global Unicast \*/
- #define ETH MACPMTCSR WFR ((uint32 t)0x00000040) /\* Wake-Up Frame Received \*/
- #define ETH\_MACPMTCSR\_MPR ((uint32\_t)0x00000020) /\* Magic Packet Received \*/
- #define ETH MACPMTCSR WFE ((uint32 t)0x00000004) /\* Wake-Up Frame Enable \*/
- #define ETH\_MACPMTCSR\_MPE ((uint32\_t)0x00000002) /\* Magic Packet Enable \*/
- #define ETH\_MACPMTCSR\_PD ((uint32\_t)0x00000001) /\* Power Down \*/
- #define ETH\_MACSR\_TSTS ((uint32\_t)0x00000200) /\* Time stamp trigger status \*/
- #define ETH\_MACSR\_MMCTS ((uint32\_t)0x00000040) /\* MMC transmit status \*/
- #define ETH MACSR MMMCRS ((uint32 t)0x00000020) /\* MMC receive status \*/
- #define ETH\_MACSR\_MMCS ((uint32\_t)0x00000010) /\* MMC status \*/
- #define ETH\_MACSR\_PMTS ((uint32\_t)0x00000008) /\* PMT status \*/
- #define ETH\_MACIMR\_TSTIM ((uint32\_t)0x00000200) /\* Time stamp trigger interrupt mask \*/
- #define ETH\_MACIMR\_PMTIM ((uint32\_t)0x00000008) /\* PMT interrupt mask \*/
- #define ETH MACA0HR MACA0H ((uint32 t)0x0000FFFF) /\* MAC address0 high \*/
- #define ETH MACAOLR MACAOL ((uint32 t)0xFFFFFFFF) /\* MAC address0 low \*/
- #define ETH\_MACA1HR\_AE ((uint32\_t)0x80000000) /\* Address enable \*/
- #define ETH MACA1HR SA ((uint32 t)0x40000000) /\* Source address \*/
- #define ETH\_MACA1HR\_MBC ((uint32\_t)0x3F000000) /\* Mask byte control: bits to mask for comparison of the MAC Address bytes \*/
- #define ETH\_MACA1HR\_MBC\_HBits15\_8 ((uint32\_t)0x20000000) /\* Mask MAC Address high reg bits [15:8] \*/
- #define ETH\_MACA1HR\_MBC\_HBits7\_0 ((uint32\_t)0x10000000) /\* Mask MAC Address high reg bits [7:0]
   \*/
- #define ETH\_MACA1HR\_MBC\_LBits31\_24 ((uint32\_t)0x08000000) /\* Mask MAC Address low reg bits [31:24] \*/
- #define ETH\_MACA1HR\_MBC\_LBits23\_16 ((uint32\_t)0x04000000) /\* Mask MAC Address low reg bits [23:16] \*/
- #define ETH\_MACA1HR\_MBC\_LBits15\_8 ((uint32\_t)0x02000000) /\* Mask MAC Address low reg bits [15:8]
   \*/
- #define ETH\_MACA1HR\_MBC\_LBits7\_0 ((uint32\_t)0x01000000) /\* Mask MAC Address low reg bits [7:0]

- #define ETH\_MACA1HR\_MACA1H ((uint32\_t)0x0000FFFF) /\* MAC address1 high \*/
- #define ETH MACA1LR MACA1L ((uint32 t)0xFFFFFFFF) /\* MAC address1 low \*/
- #define ETH\_MACA2HR\_AE ((uint32\_t)0x80000000) /\* Address enable \*/
- #define ETH MACA2HR SA ((uint32 t)0x40000000) /\* Source address \*/
- #define ETH\_MACA2HR\_MBC ((uint32 t)0x3F000000) /\* Mask byte control \*/
- #define ETH\_MACA2HR\_MBC\_HBits15\_8 ((uint32\_t)0x20000000) /\* Mask MAC Address high reg bits [15:8] \*/
- #define ETH\_MACA2HR\_MBC\_HBits7\_0 ((uint32\_t)0x10000000) /\* Mask MAC Address high reg bits [7:0]
- #define ETH\_MACA2HR\_MBC\_LBits31\_24 ((uint32\_t)0x08000000) /\* Mask MAC Address low reg bits [31:24] \*/
- #define ETH\_MACA2HR\_MBC\_LBits23\_16 ((uint32\_t)0x04000000) /\* Mask MAC Address low reg bits [23:16] \*/
- #define ETH\_MACA2HR\_MBC\_LBits15\_8 ((uint32\_t)0x02000000) /\* Mask MAC Address low reg bits [15:8]
- #define ETH\_MACA2HR\_MBC\_LBits7\_0 ((uint32\_t)0x01000000) /\* Mask MAC Address low reg bits [70] \*/
- #define ETH\_MACA2HR\_MACA2H ((uint32\_t)0x0000FFFF) /\* MAC address1 high \*/
- #define ETH MACA2LR MACA2L ((uint32 t)0xFFFFFFFF) /\* MAC address2 low \*/
- #define ETH\_MACA3HR\_AE ((uint32\_t)0x80000000) /\* Address enable \*/
- #define ETH MACA3HR SA ((uint32 t)0x40000000) /\* Source address \*/
- #define ETH MACA3HR MBC ((uint32 t)0x3F000000) /\* Mask byte control \*/
- #define ETH\_MACA3HR\_MBC\_HBits15\_8 ((uint32\_t)0x20000000) /\* Mask MAC Address high reg bits [15:8] \*/
- #define ETH\_MACA3HR\_MBC\_HBits7\_0 ((uint32\_t)0x10000000) /\* Mask MAC Address high reg bits [7:0]
   \*/
- #define ETH\_MACA3HR\_MBC\_LBits31\_24 ((uint32\_t)0x08000000) /\* Mask MAC Address low reg bits [31:24] \*/
- #define ETH\_MACA3HR\_MBC\_LBits23\_16 ((uint32\_t)0x04000000) /\* Mask MAC Address low reg bits [23:16] \*/
- #define ETH\_MACA3HR\_MBC\_LBits15\_8 ((uint32\_t)0x02000000) /\* Mask MAC Address low reg bits [15:8]
   \*/
- #define ETH\_MACA3HR\_MBC\_LBits7\_0 ((uint32\_t)0x01000000) /\* Mask MAC Address low reg bits [70] \*/
- #define ETH\_MACA3HR\_MACA3H ((uint32\_t)0x0000FFFF) /\* MAC address3 high \*/
- #define ETH\_MACA3LR\_MACA3L ((uint32\_t)0xFFFFFFF) /\* MAC address3 low \*/
- #define ETH\_MMCCR\_MCFHP ((uint32\_t)0x00000020) /\* MMC counter Full-Half preset \*/
- #define ETH MMCCR MCP ((uint32 t)0x00000010) /\* MMC counter preset \*/
- #define ETH MMCCR MCF ((uint32 t)0x00000008) /\* MMC Counter Freeze \*/
- #define ETH\_MMCCR\_ROR ((uint32\_t)0x00000004) /\* Reset on Read \*/
- #define ETH MMCCR CSR ((uint32 t)0x00000002) /\* Counter Stop Rollover \*/
- #define ETH MMCCR CR ((uint32 t)0x00000001) /\* Counters Reset \*/
- #define **ETH\_MMCRIR\_RGUFS** ((uint32\_t)0x00020000) /\* Set when Rx good unicast frames counter reaches half the maximum value \*/
- #define **ETH\_MMCRIR\_RFAES** ((uint32\_t)0x00000040) /\* Set when Rx alignment error counter reaches half the maximum value \*/
- #define ETH\_MMCRIR\_RFCES ((uint32\_t)0x00000020) /\* Set when Rx crc error counter reaches half the maximum value \*/
- #define ETH\_MMCTIR\_TGFS ((uint32\_t)0x00200000) /\* Set when Tx good frame count counter reaches
  half the maximum value \*/
- #define ETH\_MMCTIR\_TGFMSCS ((uint32\_t)0x00008000) /\* Set when Tx good multi col counter reaches
  half the maximum value \*/
- #define ETH\_MMCTIR\_TGFSCS ((uint32\_t)0x00004000) /\* Set when Tx good single col counter reaches
  half the maximum value \*/
- #define **ETH\_MMCRIMR\_RGUFM** ((uint32\_t)0x00020000) /\* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value \*/
- #define **ETH\_MMCRIMR\_RFAEM** ((uint32\_t)0x00000040) /\* Mask the interrupt when when Rx alignment error counter reaches half the maximum value \*/

- #define ETH\_MMCRIMR\_RFCEM ((uint32\_t)0x00000020) /\* Mask the interrupt when Rx crc error counter reaches half the maximum value \*/
- #define **ETH\_MMCTIMR\_TGFM** ((uint32\_t)0x00200000) /\* Mask the interrupt when Tx good frame count counter reaches half the maximum value \*/
- #define **ETH\_MMCTIMR\_TGFMSCM** ((uint32\_t)0x00008000) /\* Mask the interrupt when Tx good multi col counter reaches half the maximum value \*/
- #define **ETH\_MMCTIMR\_TGFSCM** ((uint32\_t)0x00004000) /\* Mask the interrupt when Tx good single col counter reaches half the maximum value \*/
- #define **ETH\_MMCTGFSCCR\_TGFSCC** ((uint32\_t)0xFFFFFFF) /\* Number of successfully transmitted frames after a single collision in Half-duplex mode. \*/
- #define **ETH\_MMCTGFMSCCR\_TGFMSCC** ((uint32\_t)0xFFFFFFF) /\* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. \*/
- #define ETH MMCTGFCR TGFC ((uint32 t)0xFFFFFFFF) /\* Number of good frames transmitted. \*/
- #define ETH\_MMCRFCECR\_RFCEC ((uint32\_t)0xFFFFFFF) /\* Number of frames received with CRC error. \*/
- #define ETH\_MMCRFAECR\_RFAEC ((uint32\_t)0xFFFFFFF) /\* Number of frames received with alignment (dribble) error \*/
- #define ETH\_MMCRGUFCR\_RGUFC ((uint32\_t)0xFFFFFFF) /\* Number of good unicast frames received.
   \*/
- #define ETH PTPTSCR TSCNT ((uint32 t)0x00030000) /\* Time stamp clock node type \*/
- #define ETH\_PTPTSSR\_TSSMRME ((uint32\_t)0x00008000) /\* Time stamp snapshot for message relevant to master enable \*/
- #define ETH\_PTPTSSR\_TSSEME ((uint32\_t)0x00004000) /\* Time stamp snapshot for event message enable \*/
- #define ETH\_PTPTSSR\_TSSIPV4FE ((uint32\_t)0x00002000) /\* Time stamp snapshot for IPv4 frames enable \*/
- #define ETH\_PTPTSSR\_TSSIPV6FE ((uint32\_t)0x00001000) /\* Time stamp snapshot for IPv6 frames enable \*/
- #define ETH\_PTPTSSR\_TSSPTPOEFE ((uint32\_t)0x00000800) /\* Time stamp snapshot for PTP over ethernet frames enable \*/
- #define ETH\_PTPTSSR\_TSPTPPSV2E ((uint32\_t)0x00000400) /\* Time stamp PTP packet snooping for version2 format enable \*/
- #define ETH PTPTSR TSSR ((uint32 t)0x00000200) /\* Time stamp Sub-seconds rollover \*/
- #define ETH\_PTPTSSR\_TSSARFE ((uint32\_t)0x00000100) /\* Time stamp snapshot for all received frames enable \*/
- #define ETH\_PTPTSCR\_TSARU ((uint32\_t)0x00000020) /\* Addend register update \*/
- #define ETH PTPTSCR TSITE ((uint32 t)0x00000010) /\* Time stamp interrupt trigger enable \*/
- #define ETH\_PTPTSCR\_TSSTU ((uint32\_t)0x00000008) /\* Time stamp update \*/
- #define ETH PTPTSCR TSSTI ((uint32 t)0x00000004) /\* Time stamp initialize \*/
- #define ETH\_PTPTSCR\_TSFCU ((uint32\_t)0x00000002) /\* Time stamp fine or coarse update \*/
- #define ETH PTPTSCR TSE ((uint32 t)0x00000001) /\* Time stamp enable \*/
- #define ETH PTPSSIR STSSI ((uint32 t)0x000000FF) /\* System time Sub-second increment value \*/
- #define ETH\_PTPTSHR\_STS ((uint32\_t)0xFFFFFFFF) /\* System Time second \*/
- #define ETH PTPTSLR STPNS ((uint32 t)0x80000000) /\* System Time Positive or negative time \*/
- #define ETH\_PTPTSLR\_STSS ((uint32\_t)0x7FFFFFF) /\* System Time sub-seconds \*/
- #define ETH\_PTPTSHUR\_TSUS ((uint32\_t)0xFFFFFFFF) /\* Time stamp update seconds \*/
- #define ETH\_PTPTSLUR\_TSUPNS ((uint32\_t)0x80000000) /\* Time stamp update Positive or negative time
- #define ETH PTPTSLUR TSUSS ((uint32 t)0x7FFFFFFF) /\* Time stamp update sub-seconds \*/
- #define ETH PTPTSAR TSA ((uint32 t)0xFFFFFFFF) /\* Time stamp addend \*/
- #define ETH\_PTPTTHR\_TTSH ((uint32\_t)0xFFFFFFFF) /\* Target time stamp high \*/
- #define ETH\_PTPTTLR\_TTSL ((uint32\_t)0xFFFFFFFF) /\* Target time stamp low \*/
- #define ETH\_PTPTSSR\_TSTTR ((uint32\_t)0x00000020) /\* Time stamp target time reached \*/
- #define ETH\_PTPTSSR\_TSSO ((uint32\_t)0x00000010) /\* Time stamp seconds overflow \*/
- #define ETH\_DMABMR\_AAB ((uint32\_t)0x02000000) /\* Address-Aligned beats \*/
- #define ETH DMABMR FPM ((uint32 t)0x01000000) /\* 4xPBL mode \*/

- #define ETH\_DMABMR\_USP ((uint32\_t)0x00800000) /\* Use separate PBL \*/
- #define ETH DMABMR RDP ((uint32 t)0x007E0000) /\* RxDMA PBL \*/
- #define ETH\_DMABMR\_RDP\_1Beat ((uint32\_t)0x00020000) /\* maximum number of beats to be transferred in one RxDMA transaction is 1 \*/
- #define ETH\_DMABMR\_RDP\_2Beat ((uint32\_t)0x00040000) /\* maximum number of beats to be transferred in one RxDMA transaction is 2 \*/
- #define **ETH\_DMABMR\_RDP\_4Beat** ((uint32\_t)0x00080000) /\* maximum number of beats to be transferred in one RxDMA transaction is 4 \*/
- #define ETH\_DMABMR\_RDP\_8Beat ((uint32\_t)0x00100000) /\* maximum number of beats to be transferred in one RxDMA transaction is 8 \*/
- #define ETH\_DMABMR\_RDP\_16Beat ((uint32\_t)0x00200000) /\* maximum number of beats to be transferred in one RxDMA transaction is 16 \*/
- #define ETH\_DMABMR\_RDP\_32Beat ((uint32\_t)0x00400000) /\* maximum number of beats to be transferred in one RxDMA transaction is 32 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_4Beat ((uint32\_t)0x01020000) /\* maximum number of beats to be transferred in one RxDMA transaction is 4 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_8Beat ((uint32\_t)0x01040000) /\* maximum number of beats to be transferred in one RxDMA transaction is 8 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_16Beat ((uint32\_t)0x01080000) /\* maximum number of beats to be transferred in one RxDMA transaction is 16 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_32Beat ((uint32\_t)0x01100000) /\* maximum number of beats to be transferred in one RxDMA transaction is 32 \*/
- #define **ETH\_DMABMR\_RDP\_4xPBL\_64Beat** ((uint32\_t)0x01200000) /\* maximum number of beats to be transferred in one RxDMA transaction is 64 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_128Beat ((uint32\_t)0x01400000) /\* maximum number of beats to be transferred in one RxDMA transaction is 128 \*/
- #define ETH\_DMABMR\_FB ((uint32\_t)0x00010000) /\* Fixed Burst \*/
- #define ETH\_DMABMR\_RTPR ((uint32\_t)0x0000C000) /\* Rx Tx priority ratio \*/
- #define ETH\_DMABMR\_RTPR\_1\_1 ((uint32\_t)0x00000000) /\* Rx Tx priority ratio \*/
- #define ETH\_DMABMR\_RTPR\_2\_1 ((uint32\_t)0x00004000) /\* Rx Tx priority ratio \*/
- #define ETH\_DMABMR\_RTPR\_3\_1 ((uint32\_t)0x00008000) /\* Rx Tx priority ratio \*/
- #define ETH\_DMABMR\_RTPR\_4\_1 ((uint32\_t)0x0000C000) /\* Rx Tx priority ratio \*/
- #define ETH\_DMABMR\_PBL ((uint32\_t)0x00003F00) /\* Programmable burst length \*/
- #define ETH\_DMABMR\_PBL\_1Beat ((uint32\_t)0x00000100) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 \*/
- #define **ETH\_DMABMR\_PBL\_2Beat** ((uint32\_t)0x00000200) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 \*/
- #define **ETH\_DMABMR\_PBL\_4Beat** ((uint32\_t)0x00000400) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 \*/
- #define **ETH\_DMABMR\_PBL\_8Beat** ((uint32\_t)0x00000800) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 \*/
- #define ETH\_DMABMR\_PBL\_16Beat ((uint32\_t)0x00001000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 \*/
- #define ETH\_DMABMR\_PBL\_32Beat ((uint32\_t)0x00002000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_4Beat ((uint32\_t)0x01000100) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_8Beat ((uint32\_t)0x01000200) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 \*/
- #define **ETH\_DMABMR\_PBL\_4xPBL\_16Beat** ((uint32\_t)0x01000400) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 \*/
- #define **ETH\_DMABMR\_PBL\_4xPBL\_32Beat** ((uint32\_t)0x01000800) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 \*/
- #define **ETH\_DMABMR\_PBL\_4xPBL\_64Beat** ((uint32\_t)0x01001000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 \*/

- #define ETH\_DMABMR\_PBL\_4xPBL\_128Beat ((uint32\_t)0x01002000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 \*/
- #define ETH\_DMABMR\_EDE ((uint32\_t)0x00000080) /\* Enhanced Descriptor Enable \*/
- #define ETH\_DMABMR\_DSL ((uint32\_t)0x0000007C) /\* Descriptor Skip Length \*/
- #define ETH\_DMABMR\_DA ((uint32\_t)0x00000002) /\* DMA arbitration scheme \*/
- #define ETH DMABMR SR ((uint32 t)0x00000001) /\* Software reset \*/
- #define ETH DMATPDR TPD ((uint32 t)0xFFFFFFFF) /\* Transmit poll demand \*/
- #define ETH\_DMARPDR\_RPD ((uint32\_t)0xFFFFFFFF) /\* Receive poll demand \*/
- #define ETH\_DMARDLAR\_SRL ((uint32 t)0xFFFFFFF) /\* Start of receive list \*/
- #define ETH DMATDLAR STL ((uint32 t)0xFFFFFFFF) /\* Start of transmit list \*/
- #define ETH\_DMASR\_TSTS ((uint32\_t)0x20000000) /\* Time-stamp trigger status \*/
- #define ETH DMASR PMTS ((uint32 t)0x10000000) /\* PMT status \*/
- #define ETH\_DMASR\_MMCS ((uint32\_t)0x08000000) /\* MMC status \*/
- #define ETH\_DMASR\_EBS ((uint32\_t)0x03800000) /\* Error bits status \*/
- #define ETH\_DMASR\_EBS\_DescAccess ((uint32\_t)0x02000000) /\* Error bits 0-data buffer, 1-desc. access
   \*/
- #define ETH\_DMASR\_EBS\_ReadTransf ((uint32\_t)0x01000000) /\* Error bits 0-write trnsf, 1-read transfr \*/
- #define ETH\_DMASR\_EBS\_DataTransfTx ((uint32\_t)0x00800000) /\* Error bits 0-Rx DMA, 1-Tx DMA \*/
- #define ETH\_DMASR\_TPS ((uint32\_t)0x00700000) /\* Transmit process state \*/
- #define ETH\_DMASR\_TPS\_Stopped ((uint32\_t)0x00000000) /\* Stopped Reset or Stop Tx Command issued \*/
- #define ETH\_DMASR\_TPS\_Fetching ((uint32\_t)0x00100000) /\* Running fetching the Tx descriptor \*/
- #define ETH\_DMASR\_TPS\_Waiting ((uint32\_t)0x00200000) /\* Running waiting for status \*/
- #define ETH\_DMASR\_TPS\_Reading ((uint32\_t)0x00300000) /\* Running reading the data from host memory \*/
- #define ETH\_DMASR\_TPS\_Suspended ((uint32\_t)0x00600000) /\* Suspended Tx Descriptor unavailabe
   \*/
- #define ETH DMASR TPS Closing ((uint32 t)0x00700000) /\* Running closing Rx descriptor \*/
- #define ETH\_DMASR\_RPS ((uint32\_t)0x000E0000) /\* Receive process state \*/
- #define ETH\_DMASR\_RPS\_Stopped ((uint32\_t)0x00000000) /\* Stopped Reset or Stop Rx Command issued \*/
- #define ETH\_DMASR\_RPS\_Fetching ((uint32\_t)0x00020000) /\* Running fetching the Rx descriptor \*/
- #define ETH\_DMASR\_RPS\_Waiting ((uint32\_t)0x00060000) /\* Running waiting for packet \*/
- #define ETH\_DMASR\_RPS\_Suspended ((uint32\_t)0x00080000) /\* Suspended Rx Descriptor unavailable
- #define ETH DMASR RPS Closing ((uint32 t)0x000A0000) /\* Running closing descriptor \*/
- #define ETH\_DMASR\_RPS\_Queuing ((uint32\_t)0x000E0000) /\* Running queuing the recieve frame into host memory \*/
- #define ETH\_DMASR\_NIS ((uint32\_t)0x00010000) /\* Normal interrupt summary \*/
- #define ETH\_DMASR\_AIS ((uint32\_t)0x00008000) /\* Abnormal interrupt summary \*/
- #define ETH\_DMASR\_ERS ((uint32\_t)0x00004000) /\* Early receive status \*/
- #define ETH\_DMASR\_FBES ((uint32\_t)0x00002000) /\* Fatal bus error status \*/
- #define ETH\_DMASR\_ETS ((uint32\_t)0x00000400) /\* Early transmit status \*/
- #define ETH DMASR RWTS ((uint32 t)0x00000200) /\* Receive watchdog timeout status \*/
- #define ETH\_DMASR\_RPSS ((uint32\_t)0x00000100) /\* Receive process stopped status \*/
- #define ETH DMASR RBUS ((uint32 t)0x00000080) /\* Receive buffer unavailable status \*/
- #define ETH DMASR RS ((uint32 t)0x00000040) /\* Receive status \*/
- #define ETH DMASR TUS ((uint32 t)0x00000020) /\* Transmit underflow status \*/
- #define ETH DMASR ROS ((uint32 t)0x00000010) /\* Receive overflow status \*/
- #define ETH DMASR TJTS ((uint32 t)0x00000008) /\* Transmit jabber timeout status \*/
- #define ETH DMASR TBUS ((uint32 t)0x00000004) /\* Transmit buffer unavailable status \*/
- #define ETH DMASR TPSS ((uint32 t)0x00000002) /\* Transmit process stopped status \*/
- #define ETH\_DMASR\_TS ((uint32\_t)0x00000001) /\* Transmit status \*/
- #define ETH\_DMAOMR\_DTCEFD ((uint32\_t)0x04000000) /\* Disable Dropping of TCP/IP checksum error frames \*/

- #define ETH\_DMAOMR\_RSF ((uint32\_t)0x02000000) /\* Receive store and forward \*/
- #define ETH DMAOMR DFRF ((uint32 t)0x01000000) /\* Disable flushing of received frames \*/
- #define ETH\_DMAOMR\_TSF ((uint32\_t)0x00200000) /\* Transmit store and forward \*/
- #define ETH\_DMAOMR\_FTF ((uint32\_t)0x00100000) /\* Flush transmit FIFO \*/
- #define ETH DMAOMR TTC ((uint32 t)0x0001C000) /\* Transmit threshold control \*/
- #define ETH\_DMAOMR\_TTC\_64Bytes ((uint32\_t)0x00000000) /\* threshold level of the MTL Transmit FIFO is 64 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_128Bytes ((uint32\_t)0x00004000) /\* threshold level of the MTL Transmit FIFO is 128 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_192Bytes ((uint32\_t)0x00008000) /\* threshold level of the MTL Transmit FIFO is 192 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_256Bytes ((uint32\_t)0x0000C000) /\* threshold level of the MTL Transmit FIFO is 256 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_40Bytes ((uint32\_t)0x00010000) /\* threshold level of the MTL Transmit FIFO is 40 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_32Bytes ((uint32\_t)0x00014000) /\* threshold level of the MTL Transmit FIFO is 32 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_24Bytes ((uint32\_t)0x00018000) /\* threshold level of the MTL Transmit FIFO is 24 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_16Bytes ((uint32\_t)0x0001C000) /\* threshold level of the MTL Transmit FIFO is 16 Bytes \*/
- #define ETH\_DMAOMR\_ST ((uint32\_t)0x00002000) /\* Start/stop transmission command \*/
- #define ETH\_DMAOMR\_FEF ((uint32\_t)0x00000080) /\* Forward error frames \*/
- #define ETH DMAOMR FUGF ((uint32 t)0x00000040) /\* Forward undersized good frames \*/
- #define ETH DMAOMR RTC ((uint32 t)0x00000018) /\* receive threshold control \*/
- #define ETH\_DMAOMR\_RTC\_64Bytes ((uint32\_t)0x00000000) /\* threshold level of the MTL Receive FIFO is 64 Bytes \*/
- #define ETH\_DMAOMR\_RTC\_32Bytes ((uint32\_t)0x00000008) /\* threshold level of the MTL Receive FIFO is 32 Bytes \*/
- #define ETH\_DMAOMR\_RTC\_96Bytes ((uint32\_t)0x00000010) /\* threshold level of the MTL Receive FIFO is 96 Bytes \*/
- #define ETH\_DMAOMR\_RTC\_128Bytes ((uint32\_t)0x00000018) /\* threshold level of the MTL Receive FIFO is 128 Bytes \*/
- #define ETH\_DMAOMR\_OSF ((uint32\_t)0x00000004) /\* operate on second frame \*/
- #define ETH\_DMAOMR\_SR ((uint32\_t)0x00000002) /\* Start/stop receive \*/
- #define ETH\_DMAIER\_NISE ((uint32\_t)0x00010000) /\* Normal interrupt summary enable \*/
- #define ETH\_DMAIER\_AISE ((uint32\_t)0x00008000) /\* Abnormal interrupt summary enable \*/
- #define ETH\_DMAIER\_ERIE ((uint32\_t)0x00004000) /\* Early receive interrupt enable \*/
- #define ETH\_DMAIER\_FBEIE ((uint32\_t)0x00002000) /\* Fatal bus error interrupt enable \*/
- #define ETH\_DMAIER\_ETIE ((uint32\_t)0x00000400) /\* Early transmit interrupt enable \*/
- #define ETH\_DMAIER\_RWTIE ((uint32\_t)0x00000200) /\* Receive watchdog timeout interrupt enable \*/
- #define ETH\_DMAIER\_RPSIE ((uint32\_t)0x00000100) /\* Receive process stopped interrupt enable \*/
- #define ETH DMAIER RBUIE ((uint32 t)0x00000080) /\* Receive buffer unavailable interrupt enable \*/
- #define ETH\_DMAIER\_RIE ((uint32\_t)0x00000040) /\* Receive interrupt enable \*/
- #define ETH DMAIER TUIE ((uint32 t)0x00000020) /\* Transmit Underflow interrupt enable \*/
- #define ETH DMAIER ROIE ((uint32 t)0x00000010) /\* Receive Overflow interrupt enable \*/
- #define ETH DMAIER TJTIE ((uint32 t)0x00000008) /\* Transmit jabber timeout interrupt enable \*/
- #define ETH DMAIER TBUIE ((uint32 t)0x00000004) /\* Transmit buffer unavailable interrupt enable \*/
- #define ETH DMAIER TPSIE ((uint32 t)0x00000002) /\* Transmit process stopped interrupt enable \*/
- #define ETH\_DMAIER\_TIE ((uint32\_t)0x00000001) /\* Transmit interrupt enable \*/
- #define ETH\_DMAMFBOCR\_OFOC ((uint32\_t)0x10000000) /\* Overflow bit for FIFO overflow counter \*/
- #define ETH\_DMAMFBOCR\_MFA ((uint32\_t)0x0FFE0000) /\* Number of frames missed by the application
- #define ETH DMAMFBOCR OMFC ((uint32 t)0x00010000) /\* Overflow bit for missed frame counter \*/
- #define ETH DMAMFBOCR MFC ((uint32 t)0x0000FFFF) /\* Number of frames missed by the controller \*/

- #define ETH\_DMACHTDR\_HTDAP ((uint32\_t)0xFFFFFFFF) /\* Host transmit descriptor address pointer \*/
- #define ETH\_DMACHRDR\_HRDAP ((uint32\_t)0xFFFFFFFF) /\* Host receive descriptor address pointer \*/
- #define ETH\_DMACHTBAR\_HTBAP ((uint32\_t)0xFFFFFFFF) /\* Host transmit buffer address pointer \*/
- #define ETH\_DMACHRBAR\_HRBAP ((uint32\_t)0xFFFFFFFF) /\* Host receive buffer address pointer \*/

# 5.154.1 Detailed Description

#### 5.154.2 Macro Definition Documentation

### 5.154.2.1 ADC\_CCR\_ADCPRE

```
#define ADC_CCR_ADCPRE ((uint32_t)0x00030000)
```

ADCPRE[1:0] bits (ADC prescaler)

### 5.154.2.2 ADC\_CCR\_ADCPRE\_0

```
#define ADC_CCR_ADCPRE_0 ((uint32_t)0x00010000)
```

Bit 0

### 5.154.2.3 ADC\_CCR\_ADCPRE\_1

```
\#define ADC_CCR_ADCPRE_1 ((uint32_t)0x00020000)
```

Bit 1

### 5.154.2.4 ADC\_CCR\_DDS

```
#define ADC_CCR_DDS ((uint32_t)0x00002000)
```

DMA disable selection (Multi-ADC mode)

### 5.154.2.5 ADC\_CCR\_DELAY

```
#define ADC_CCR_DELAY ((uint32_t)0x00000F00)
```

DELAY[3:0] bits (Delay between 2 sampling phases)

### 5.154.2.6 ADC\_CCR\_DELAY\_0

```
#define ADC_CCR_DELAY_0 ((uint32_t)0x00000100)
```

# 5.154.2.7 ADC\_CCR\_DELAY\_1

#define ADC\_CCR\_DELAY\_1 ((uint32\_t)0x00000200)

Bit 1

# 5.154.2.8 ADC\_CCR\_DELAY\_2

#define ADC\_CCR\_DELAY\_2 ((uint32\_t)0x00000400)

Bit 2

# 5.154.2.9 ADC\_CCR\_DELAY\_3

#define ADC\_CCR\_DELAY\_3 ((uint32\_t)0x00000800)

Bit 3

### 5.154.2.10 ADC\_CCR\_DMA

#define ADC\_CCR\_DMA ((uint32\_t)0x0000C000)

DMA[1:0] bits (Direct Memory Access mode for multimode)

# 5.154.2.11 ADC\_CCR\_DMA\_0

#define ADC\_CCR\_DMA\_0 ((uint32\_t)0x00004000)

Bit 0

# 5.154.2.12 ADC\_CCR\_DMA\_1

#define ADC\_CCR\_DMA\_1 ((uint32\_t)0x00008000)

Bit 1

# 5.154.2.13 ADC\_CCR\_MULTI

#define ADC\_CCR\_MULTI ((uint32\_t)0x0000001F)

MULTI[4:0] bits (Multi-ADC mode selection)

# 5.154.2.14 ADC\_CCR\_MULTI\_0

#define ADC\_CCR\_MULTI\_0 ((uint32\_t)0x00000001)

# 5.154.2.15 ADC\_CCR\_MULTI\_1

#define ADC\_CCR\_MULTI\_1 ((uint32\_t)0x00000002)

Bit 1

# 5.154.2.16 ADC\_CCR\_MULTI\_2

#define ADC\_CCR\_MULTI\_2 ((uint32\_t)0x00000004)

Bit 2

# 5.154.2.17 ADC\_CCR\_MULTI\_3

#define ADC\_CCR\_MULTI\_3 ((uint32\_t)0x00000008)

Bit 3

# 5.154.2.18 ADC\_CCR\_MULTI\_4

#define ADC\_CCR\_MULTI\_4 ((uint32\_t)0x00000010)

Bit 4

# 5.154.2.19 ADC\_CCR\_TSVREFE

#define ADC\_CCR\_TSVREFE ((uint32\_t)0x00800000)

Temperature Sensor and VREFINT Enable

### 5.154.2.20 ADC\_CCR\_VBATE

#define ADC\_CCR\_VBATE ((uint32\_t)0x00400000)

**VBAT** Enable

# 5.154.2.21 ADC\_CDR\_DATA1

#define ADC\_CDR\_DATA1 ((uint32\_t)0x0000FFFF)

1st data of a pair of regular conversions

# 5.154.2.22 ADC\_CDR\_DATA2

#define ADC\_CDR\_DATA2 ((uint32\_t)) 0xFFFF0000)

2nd data of a pair of regular conversions

### 5.154.2.23 ADC\_CR1\_AWDCH

```
#define ADC_CR1_AWDCH ((uint32_t)0x000001F)
```

AWDCH[4:0] bits (Analog watchdog channel select bits)

# 5.154.2.24 ADC\_CR1\_AWDCH\_0

```
#define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001)
```

Bit 0

# 5.154.2.25 ADC\_CR1\_AWDCH\_1

```
#define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002)
```

Bit 1

### 5.154.2.26 ADC\_CR1\_AWDCH\_2

```
#define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004)
```

Bit 2

# 5.154.2.27 ADC\_CR1\_AWDCH\_3

```
#define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008)
```

Bit 3

### 5.154.2.28 ADC\_CR1\_AWDCH\_4

```
#define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010)
```

Bit 4

# 5.154.2.29 ADC\_CR1\_AWDEN

```
#define ADC_CR1_AWDEN ((uint32_t)0x00800000)
```

Analog watchdog enable on regular channels

# 5.154.2.30 ADC\_CR1\_AWDIE

```
#define ADC_CR1_AWDIE ((uint32_t)0x00000040)
```

AAnalog Watchdog interrupt enable

### 5.154.2.31 ADC\_CR1\_AWDSGL

```
#define ADC_CR1_AWDSGL ((uint32_t)0x00000200)
```

Enable the watchdog on a single channel in scan mode

# 5.154.2.32 ADC\_CR1\_DISCEN

```
#define ADC_CR1_DISCEN ((uint32_t)0x00000800)
```

Discontinuous mode on regular channels

# 5.154.2.33 ADC\_CR1\_DISCNUM

```
#define ADC_CR1_DISCNUM ((uint32_t)0x0000E000)
```

DISCNUM[2:0] bits (Discontinuous mode channel count)

### 5.154.2.34 ADC\_CR1\_DISCNUM\_0

```
#define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000)
```

Bit 0

# 5.154.2.35 ADC\_CR1\_DISCNUM\_1

```
\texttt{\#define ADC\_CR1\_DISCNUM\_1 ((uint32\_t)0x00004000)}
```

Bit 1

### 5.154.2.36 ADC\_CR1\_DISCNUM\_2

```
#define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000)
```

Bit 2

# 5.154.2.37 ADC\_CR1\_EOCIE

```
#define ADC_CR1_EOCIE ((uint32_t)0x00000020)
```

Interrupt enable for EOC

### 5.154.2.38 ADC\_CR1\_JAUTO

```
#define ADC_CR1_JAUTO ((uint32_t)0x00000400)
```

Automatic injected group conversion

### 5.154.2.39 ADC\_CR1\_JAWDEN

```
#define ADC_CR1_JAWDEN ((uint32_t)0x00400000)
```

Analog watchdog enable on injected channels

# 5.154.2.40 ADC\_CR1\_JDISCEN

```
#define ADC_CR1_JDISCEN ((uint32_t)0x00001000)
```

Discontinuous mode on injected channels

# 5.154.2.41 ADC\_CR1\_JEOCIE

```
#define ADC_CR1_JEOCIE ((uint32_t)0x00000080)
```

Interrupt enable for injected channels

# 5.154.2.42 ADC\_CR1\_OVRIE

```
#define ADC_CR1_OVRIE ((uint32_t)0x04000000)
```

overrun interrupt enable

# 5.154.2.43 ADC\_CR1\_RES

```
#define ADC_CR1_RES ((uint32_t)0x03000000)
```

RES[2:0] bits (Resolution)

### 5.154.2.44 ADC\_CR1\_RES\_0

```
#define ADC_CR1_RES_0 ((uint32_t)0x01000000)
```

Bit 0

# 5.154.2.45 ADC\_CR1\_RES\_1

```
#define ADC_CR1_RES_1 ((uint32_t)0x02000000)
```

Bit 1

# 5.154.2.46 ADC\_CR1\_SCAN

```
#define ADC_CR1_SCAN ((uint32_t)0x00000100)
```

Scan mode

### 5.154.2.47 ADC\_CR2\_ADON

#define ADC\_CR2\_ADON ((uint32\_t)0x00000001)

A/D Converter ON / OFF

# 5.154.2.48 ADC\_CR2\_ALIGN

#define ADC\_CR2\_ALIGN ((uint32\_t)0x00000800)

Data Alignment

# 5.154.2.49 ADC\_CR2\_CONT

#define ADC\_CR2\_CONT ((uint32\_t)0x00000002)

Continuous Conversion

### 5.154.2.50 ADC\_CR2\_DDS

#define ADC\_CR2\_DDS ((uint32\_t)0x00000200)

DMA disable selection (Single ADC)

# 5.154.2.51 ADC\_CR2\_DMA

#define ADC\_CR2\_DMA ((uint32\_t)0x00000100)

Direct Memory access mode

### 5.154.2.52 ADC\_CR2\_EOCS

#define ADC\_CR2\_EOCS ((uint32\_t)0x00000400)

End of conversion selection

### 5.154.2.53 ADC\_CR2\_EXTEN

#define ADC\_CR2\_EXTEN ((uint32\_t)0x30000000)

EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp)

# 5.154.2.54 ADC\_CR2\_EXTEN\_0

#define ADC\_CR2\_EXTEN\_0 ((uint32\_t)0x10000000)

### 5.154.2.55 ADC\_CR2\_EXTEN\_1

```
#define ADC_CR2_EXTEN_1 ((uint32_t)0x20000000)
```

Bit 1

# 5.154.2.56 ADC\_CR2\_EXTSEL

```
#define ADC_CR2_EXTSEL ((uint32_t)0x0F000000)
```

EXTSEL[3:0] bits (External Event Select for regular group)

# 5.154.2.57 ADC\_CR2\_EXTSEL\_0

```
#define ADC_CR2_EXTSEL_0 ((uint32_t)0x01000000)
```

Bit 0

### 5.154.2.58 ADC\_CR2\_EXTSEL\_1

```
#define ADC_CR2_EXTSEL_1 ((uint32_t)0x02000000)
```

Bit 1

# 5.154.2.59 ADC\_CR2\_EXTSEL\_2

```
\texttt{\#define ADC\_CR2\_EXTSEL\_2 ((uint32\_t)0x04000000)}
```

Bit 2

### 5.154.2.60 ADC\_CR2\_EXTSEL\_3

```
#define ADC_CR2_EXTSEL_3 ((uint32_t)0x08000000)
```

Bit 3

# 5.154.2.61 ADC\_CR2\_JEXTEN

```
#define ADC_CR2_JEXTEN ((uint32_t)0x00300000)
```

JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp)

# 5.154.2.62 ADC\_CR2\_JEXTEN\_0

```
#define ADC_CR2_JEXTEN_0 ((uint32_t)0x00100000)
```

### 5.154.2.63 ADC\_CR2\_JEXTEN\_1

#define ADC\_CR2\_JEXTEN\_1 ((uint32\_t)0x00200000)

Bit 1

# 5.154.2.64 ADC\_CR2\_JEXTSEL

#define ADC\_CR2\_JEXTSEL ((uint32\_t)0x000F0000)

JEXTSEL[3:0] bits (External event select for injected group)

# 5.154.2.65 ADC\_CR2\_JEXTSEL\_0

#define ADC\_CR2\_JEXTSEL\_0 ((uint32\_t)0x00010000)

Bit 0

#### 5.154.2.66 ADC\_CR2\_JEXTSEL\_1

#define ADC\_CR2\_JEXTSEL\_1 ((uint32\_t)0x00020000)

Bit 1

# 5.154.2.67 ADC\_CR2\_JEXTSEL\_2

#define ADC\_CR2\_JEXTSEL\_2 ((uint32\_t)0x00040000)

Bit 2

### 5.154.2.68 ADC\_CR2\_JEXTSEL\_3

#define ADC\_CR2\_JEXTSEL\_3 ((uint32\_t)0x00080000)

Bit 3

# 5.154.2.69 ADC\_CR2\_JSWSTART

#define ADC\_CR2\_JSWSTART ((uint32\_t)0x00400000)

Start Conversion of injected channels

# 5.154.2.70 ADC\_CR2\_SWSTART

#define ADC\_CR2\_SWSTART ((uint32\_t)0x40000000)

Start Conversion of regular channels

### 5.154.2.71 ADC\_CSR\_AWD1

#define ADC\_CSR\_AWD1 ((uint32\_t)0x00000001)

ADC1 Analog watchdog flag

# 5.154.2.72 ADC\_CSR\_AWD2

#define ADC\_CSR\_AWD2 ((uint32\_t)0x00000100)

ADC2 Analog watchdog flag

# 5.154.2.73 ADC\_CSR\_AWD3

#define ADC\_CSR\_AWD3 ((uint32\_t)0x00010000)

ADC3 Analog watchdog flag

### 5.154.2.74 ADC\_CSR\_DOVR1

#define ADC\_CSR\_DOVR1 ((uint32\_t)0x00000020)

ADC1 DMA overrun flag

# 5.154.2.75 ADC\_CSR\_DOVR2

#define ADC\_CSR\_DOVR2 ((uint32\_t)0x00002000)

ADC2 DMA overrun flag

### 5.154.2.76 ADC\_CSR\_DOVR3

#define ADC\_CSR\_DOVR3 ((uint32\_t)0x00200000)

ADC3 DMA overrun flag

# 5.154.2.77 ADC\_CSR\_EOC1

#define ADC\_CSR\_EOC1 ((uint32\_t)0x00000002)

ADC1 End of conversion

# 5.154.2.78 ADC\_CSR\_EOC2

#define ADC\_CSR\_EOC2 ((uint32\_t)0x00000200)

ADC2 End of conversion

### 5.154.2.79 ADC\_CSR\_EOC3

#define ADC\_CSR\_EOC3 ((uint32\_t)0x00020000)

ADC3 End of conversion

# 5.154.2.80 ADC\_CSR\_JEOC1

#define ADC\_CSR\_JEOC1 ((uint32\_t)0x00000004)

ADC1 Injected channel end of conversion

# 5.154.2.81 ADC\_CSR\_JEOC2

#define ADC\_CSR\_JEOC2 ((uint32\_t)0x00000400)

ADC2 Injected channel end of conversion

#### 5.154.2.82 ADC\_CSR\_JEOC3

#define ADC\_CSR\_JEOC3 ((uint32\_t)0x00040000)

ADC3 Injected channel end of conversion

# 5.154.2.83 ADC\_CSR\_JSTRT1

#define ADC\_CSR\_JSTRT1 ((uint32\_t)0x00000008)

ADC1 Injected channel Start flag

### 5.154.2.84 ADC\_CSR\_JSTRT2

#define ADC\_CSR\_JSTRT2 ((uint32\_t)0x00000800)

ADC2 Injected channel Start flag

### 5.154.2.85 ADC\_CSR\_JSTRT3

#define ADC\_CSR\_JSTRT3 ((uint32\_t)0x00080000)

ADC3 Injected channel Start flag

# 5.154.2.86 ADC\_CSR\_STRT1

#define ADC\_CSR\_STRT1 ((uint32\_t)0x00000010)

ADC1 Regular channel Start flag

### 5.154.2.87 ADC\_CSR\_STRT2

#define ADC\_CSR\_STRT2 ((uint32\_t)0x00001000)

ADC2 Regular channel Start flag

# 5.154.2.88 ADC\_CSR\_STRT3

#define ADC\_CSR\_STRT3 ((uint32\_t)0x00100000)

ADC3 Regular channel Start flag

# 5.154.2.89 ADC\_DR\_ADC2DATA

#define ADC\_DR\_ADC2DATA ((uint32\_t)0xFFFF0000)

ADC2 data

### 5.154.2.90 ADC\_DR\_DATA

#define ADC\_DR\_DATA ((uint32\_t)0x0000FFFF)

Regular data

# 5.154.2.91 ADC\_HTR\_HT

#define ADC\_HTR\_HT ((uint16\_t)0x0FFF)

Analog watchdog high threshold

### 5.154.2.92 ADC\_JDR1\_JDATA

#define ADC\_JDR1\_JDATA ((uint16\_t)0xFFFF)

Injected data

# 5.154.2.93 ADC\_JDR2\_JDATA

#define ADC\_JDR2\_JDATA ((uint16\_t)0xFFFF)

Injected data

# 5.154.2.94 ADC\_JDR3\_JDATA

#define ADC\_JDR3\_JDATA ((uint16\_t)0xFFFF)

Injected data

### 5.154.2.95 ADC\_JDR4\_JDATA

#define ADC\_JDR4\_JDATA ((uint16\_t)0xFFFF)

Injected data

# 5.154.2.96 ADC\_JOFR1\_JOFFSET1

#define ADC\_JOFR1\_JOFFSET1 ((uint16\_t)0x0FFF)

Data offset for injected channel 1

# 5.154.2.97 ADC\_JOFR2\_JOFFSET2

#define ADC\_JOFR2\_JOFFSET2 ((uint16\_t)0x0FFF)

Data offset for injected channel 2

#### 5.154.2.98 ADC\_JOFR3\_JOFFSET3

#define ADC\_JOFR3\_JOFFSET3 ((uint16\_t)0x0FFF)

Data offset for injected channel 3

# 5.154.2.99 ADC\_JOFR4\_JOFFSET4

#define ADC\_JOFR4\_JOFFSET4 ((uint16\_t)0x0FFF)

Data offset for injected channel 4

### 5.154.2.100 ADC\_JSQR\_JL

#define ADC\_JSQR\_JL ((uint32\_t)0x00300000)

JL[1:0] bits (Injected Sequence length)

# 5.154.2.101 ADC\_JSQR\_JL\_0

#define ADC\_JSQR\_JL\_0 ((uint32\_t)0x00100000)

Bit 0

# 5.154.2.102 ADC\_JSQR\_JL\_1

#define ADC\_JSQR\_JL\_1 ((uint32\_t)0x00200000)

### 5.154.2.103 ADC\_JSQR\_JSQ1

#define ADC\_JSQR\_JSQ1 ((uint32\_t)0x0000001F)

JSQ1[4:0] bits (1st conversion in injected sequence)

# 5.154.2.104 ADC\_JSQR\_JSQ1\_0

#define ADC\_JSQR\_JSQ1\_0 ((uint32\_t)0x00000001)

Bit 0

# 5.154.2.105 ADC\_JSQR\_JSQ1\_1

#define ADC\_JSQR\_JSQ1\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.106 ADC\_JSQR\_JSQ1\_2

#define ADC\_JSQR\_JSQ1\_2 ((uint32\_t)0x00000004)

Bit 2

# 5.154.2.107 ADC\_JSQR\_JSQ1\_3

#define ADC\_JSQR\_JSQ1\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.108 ADC\_JSQR\_JSQ1\_4

#define ADC\_JSQR\_JSQ1\_4 ((uint32\_t)0x00000010)

Bit 4

# 5.154.2.109 ADC\_JSQR\_JSQ2

#define ADC\_JSQR\_JSQ2 ((uint32\_t)0x000003E0)

JSQ2[4:0] bits (2nd conversion in injected sequence)

# 5.154.2.110 ADC\_JSQR\_JSQ2\_0

#define ADC\_JSQR\_JSQ2\_0 ((uint32\_t)0x00000020)

# 5.154.2.111 ADC\_JSQR\_JSQ2\_1

#define ADC\_JSQR\_JSQ2\_1 ((uint32\_t)0x00000040)

Bit 1

# 5.154.2.112 ADC\_JSQR\_JSQ2\_2

#define ADC\_JSQR\_JSQ2\_2 ((uint32\_t)0x00000080)

Bit 2

# 5.154.2.113 ADC\_JSQR\_JSQ2\_3

#define ADC\_JSQR\_JSQ2\_3 ((uint32\_t)0x00000100)

Bit 3

### 5.154.2.114 ADC\_JSQR\_JSQ2\_4

#define ADC\_JSQR\_JSQ2\_4 ((uint32\_t)0x00000200)

Bit 4

# 5.154.2.115 ADC\_JSQR\_JSQ3

#define ADC\_JSQR\_JSQ3 ((uint32\_t)0x00007C00)

JSQ3[4:0] bits (3rd conversion in injected sequence)

### 5.154.2.116 ADC\_JSQR\_JSQ3\_0

#define ADC\_JSQR\_JSQ3\_0 ((uint32\_t)0x00000400)

Bit 0

# 5.154.2.117 ADC\_JSQR\_JSQ3\_1

#define ADC\_JSQR\_JSQ3\_1 ((uint32\_t)0x00000800)

Bit 1

### 5.154.2.118 ADC\_JSQR\_JSQ3\_2

#define ADC\_JSQR\_JSQ3\_2 ((uint32\_t)0x00001000)

# 5.154.2.119 ADC\_JSQR\_JSQ3\_3

#define ADC\_JSQR\_JSQ3\_3 ((uint32\_t)0x00002000)

Bit 3

# 5.154.2.120 ADC\_JSQR\_JSQ3\_4

#define ADC\_JSQR\_JSQ3\_4 ((uint32\_t)0x00004000)

Bit 4

# 5.154.2.121 ADC\_JSQR\_JSQ4

#define ADC\_JSQR\_JSQ4 ((uint32\_t)0x000F8000)

JSQ4[4:0] bits (4th conversion in injected sequence)

### 5.154.2.122 ADC\_JSQR\_JSQ4\_0

#define ADC\_JSQR\_JSQ4\_0 ((uint32\_t)0x00008000)

Bit 0

# 5.154.2.123 ADC\_JSQR\_JSQ4\_1

 $\texttt{\#define ADC\_JSQR\_JSQ4\_1 ((uint32\_t)0x00010000)}$ 

Bit 1

### 5.154.2.124 ADC\_JSQR\_JSQ4\_2

#define ADC\_JSQR\_JSQ4\_2 ((uint32\_t)0x00020000)

Bit 2

# 5.154.2.125 ADC\_JSQR\_JSQ4\_3

#define ADC\_JSQR\_JSQ4\_3 ((uint32\_t)0x00040000)

Bit 3

### 5.154.2.126 ADC\_JSQR\_JSQ4\_4

#define ADC\_JSQR\_JSQ4\_4 ((uint32\_t)0x00080000)

### 5.154.2.127 ADC\_LTR\_LT

```
#define ADC_LTR_LT ((uint16_t)0x0FFF)
```

Analog watchdog low threshold

### 5.154.2.128 ADC\_SMPR1\_SMP10

```
#define ADC_SMPR1_SMP10 ((uint32_t)0x00000007)
```

SMP10[2:0] bits (Channel 10 Sample time selection)

# 5.154.2.129 ADC\_SMPR1\_SMP10\_0

```
#define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001)
```

Bit 0

#### 5.154.2.130 ADC\_SMPR1\_SMP10\_1

```
#define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002)
```

Bit 1

# 5.154.2.131 ADC\_SMPR1\_SMP10\_2

```
#define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004)
```

Bit 2

### 5.154.2.132 ADC SMPR1 SMP11

```
#define ADC_SMPR1_SMP11 ((uint32_t)0x00000038)
```

SMP11[2:0] bits (Channel 11 Sample time selection)

### 5.154.2.133 ADC\_SMPR1\_SMP11\_0

```
#define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008)
```

Bit 0

### 5.154.2.134 ADC\_SMPR1\_SMP11\_1

```
#define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010)
```

### 5.154.2.135 ADC\_SMPR1\_SMP11\_2

#define ADC\_SMPR1\_SMP11\_2 ((uint32\_t)0x00000020)

Bit 2

### 5.154.2.136 ADC\_SMPR1\_SMP12

#define ADC\_SMPR1\_SMP12 ((uint32\_t)0x000001C0)

SMP12[2:0] bits (Channel 12 Sample time selection)

# 5.154.2.137 ADC\_SMPR1\_SMP12\_0

#define ADC\_SMPR1\_SMP12\_0 ((uint32\_t)0x00000040)

Bit 0

### 5.154.2.138 ADC\_SMPR1\_SMP12\_1

#define ADC\_SMPR1\_SMP12\_1 ((uint32\_t)0x00000080)

Bit 1

### 5.154.2.139 ADC\_SMPR1\_SMP12\_2

#define ADC\_SMPR1\_SMP12\_2 ((uint32\_t)0x00000100)

Bit 2

### 5.154.2.140 ADC SMPR1 SMP13

#define ADC\_SMPR1\_SMP13 ((uint32\_t)0x00000E00)

SMP13[2:0] bits (Channel 13 Sample time selection)

# 5.154.2.141 ADC\_SMPR1\_SMP13\_0

#define ADC\_SMPR1\_SMP13\_0 ((uint32\_t)0x00000200)

Bit 0

### 5.154.2.142 ADC\_SMPR1\_SMP13\_1

#define ADC\_SMPR1\_SMP13\_1 ((uint32\_t)0x00000400)

### 5.154.2.143 ADC\_SMPR1\_SMP13\_2

#define ADC\_SMPR1\_SMP13\_2 ((uint32\_t)0x00000800)

Bit 2

# 5.154.2.144 ADC\_SMPR1\_SMP14

#define ADC\_SMPR1\_SMP14 ((uint32\_t)0x00007000)

SMP14[2:0] bits (Channel 14 Sample time selection)

# 5.154.2.145 ADC\_SMPR1\_SMP14\_0

#define ADC\_SMPR1\_SMP14\_0 ((uint32\_t)0x00001000)

Bit 0

#### 5.154.2.146 ADC\_SMPR1\_SMP14\_1

#define ADC\_SMPR1\_SMP14\_1 ((uint32\_t)0x00002000)

Bit 1

# 5.154.2.147 ADC\_SMPR1\_SMP14\_2

#define ADC\_SMPR1\_SMP14\_2 ((uint32\_t)0x00004000)

Bit 2

### 5.154.2.148 ADC SMPR1 SMP15

#define ADC\_SMPR1\_SMP15 ((uint32\_t)0x00038000)

SMP15[2:0] bits (Channel 15 Sample time selection)

# 5.154.2.149 ADC\_SMPR1\_SMP15\_0

#define ADC\_SMPR1\_SMP15\_0 ((uint32\_t)0x00008000)

Bit 0

### 5.154.2.150 ADC\_SMPR1\_SMP15\_1

#define ADC\_SMPR1\_SMP15\_1 ((uint32\_t)0x00010000)

### 5.154.2.151 ADC\_SMPR1\_SMP15\_2

#define ADC\_SMPR1\_SMP15\_2 ((uint32\_t)0x00020000)

Bit 2

# 5.154.2.152 ADC\_SMPR1\_SMP16

#define ADC\_SMPR1\_SMP16 ((uint32\_t)0x001C0000)

SMP16[2:0] bits (Channel 16 Sample time selection)

# 5.154.2.153 ADC\_SMPR1\_SMP16\_0

#define ADC\_SMPR1\_SMP16\_0 ((uint32\_t)0x00040000)

Bit 0

### 5.154.2.154 ADC\_SMPR1\_SMP16\_1

#define ADC\_SMPR1\_SMP16\_1 ((uint32\_t)0x00080000)

Bit 1

# 5.154.2.155 ADC\_SMPR1\_SMP16\_2

#define ADC\_SMPR1\_SMP16\_2 ((uint32\_t)0x00100000)

Bit 2

### 5.154.2.156 ADC SMPR1 SMP17

#define ADC\_SMPR1\_SMP17 ((uint32\_t)0x00E00000)

SMP17[2:0] bits (Channel 17 Sample time selection)

# 5.154.2.157 ADC\_SMPR1\_SMP17\_0

#define ADC\_SMPR1\_SMP17\_0 ((uint32\_t)0x00200000)

Bit 0

### 5.154.2.158 ADC\_SMPR1\_SMP17\_1

#define ADC\_SMPR1\_SMP17\_1 ((uint32\_t)0x00400000)

### 5.154.2.159 ADC\_SMPR1\_SMP17\_2

#define ADC\_SMPR1\_SMP17\_2 ((uint32\_t)0x00800000)

Bit 2

### 5.154.2.160 ADC\_SMPR1\_SMP18

#define ADC\_SMPR1\_SMP18 ((uint32\_t)0x07000000)

SMP18[2:0] bits (Channel 18 Sample time selection)

# 5.154.2.161 ADC\_SMPR1\_SMP18\_0

#define ADC\_SMPR1\_SMP18\_0 ((uint32\_t)0x01000000)

Bit 0

#### 5.154.2.162 ADC\_SMPR1\_SMP18\_1

#define ADC\_SMPR1\_SMP18\_1 ((uint32\_t)0x02000000)

Bit 1

# 5.154.2.163 ADC\_SMPR1\_SMP18\_2

#define ADC\_SMPR1\_SMP18\_2 ((uint32\_t)0x04000000)

Bit 2

### 5.154.2.164 ADC\_SMPR2\_SMP0

#define ADC\_SMPR2\_SMP0 ((uint32\_t)0x00000007)

SMP0[2:0] bits (Channel 0 Sample time selection)

### 5.154.2.165 ADC\_SMPR2\_SMP0\_0

#define ADC\_SMPR2\_SMP0\_0 ((uint32\_t)0x00000001)

Bit 0

### 5.154.2.166 ADC\_SMPR2\_SMP0\_1

#define ADC\_SMPR2\_SMP0\_1 ((uint32\_t)0x00000002)

# 5.154.2.167 ADC\_SMPR2\_SMP0\_2

#define ADC\_SMPR2\_SMP0\_2 ((uint32\_t)0x00000004)

Bit 2

# 5.154.2.168 ADC\_SMPR2\_SMP1

```
#define ADC_SMPR2_SMP1 ((uint32_t)0x00000038)
```

SMP1[2:0] bits (Channel 1 Sample time selection)

# 5.154.2.169 ADC\_SMPR2\_SMP1\_0

#define ADC\_SMPR2\_SMP1\_0 ((uint32\_t)0x00000008)

Bit 0

### 5.154.2.170 ADC\_SMPR2\_SMP1\_1

#define ADC\_SMPR2\_SMP1\_1 ((uint32\_t)0x00000010)

Bit 1

# 5.154.2.171 ADC\_SMPR2\_SMP1\_2

#define ADC\_SMPR2\_SMP1\_2 ((uint32\_t)0x00000020)

Bit 2

### 5.154.2.172 ADC SMPR2 SMP2

```
#define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0)
```

SMP2[2:0] bits (Channel 2 Sample time selection)

# 5.154.2.173 ADC\_SMPR2\_SMP2\_0

#define ADC\_SMPR2\_SMP2\_0 ((uint32\_t)0x00000040)

Bit 0

### 5.154.2.174 ADC\_SMPR2\_SMP2\_1

#define ADC\_SMPR2\_SMP2\_1 ((uint32\_t)0x00000080)

### 5.154.2.175 ADC\_SMPR2\_SMP2\_2

#define ADC\_SMPR2\_SMP2\_2 ((uint32\_t)0x00000100)

Bit 2

# 5.154.2.176 ADC\_SMPR2\_SMP3

#define ADC\_SMPR2\_SMP3 ((uint32\_t)0x00000E00)

SMP3[2:0] bits (Channel 3 Sample time selection)

# 5.154.2.177 ADC\_SMPR2\_SMP3\_0

#define ADC\_SMPR2\_SMP3\_0 ((uint32\_t)0x00000200)

Bit 0

#### 5.154.2.178 ADC\_SMPR2\_SMP3\_1

#define ADC\_SMPR2\_SMP3\_1 ((uint32\_t)0x00000400)

Bit 1

# 5.154.2.179 ADC\_SMPR2\_SMP3\_2

 $\texttt{\#define ADC\_SMPR2\_SMP3\_2 ((uint32\_t)0x00000800)}$ 

Bit 2

### 5.154.2.180 ADC SMPR2 SMP4

#define ADC\_SMPR2\_SMP4 ((uint32\_t)0x00007000)

SMP4[2:0] bits (Channel 4 Sample time selection)

# 5.154.2.181 ADC\_SMPR2\_SMP4\_0

#define ADC\_SMPR2\_SMP4\_0 ((uint32\_t)0x00001000)

Bit 0

### 5.154.2.182 ADC\_SMPR2\_SMP4\_1

#define ADC\_SMPR2\_SMP4\_1 ((uint32\_t)0x00002000)

### 5.154.2.183 ADC\_SMPR2\_SMP4\_2

#define ADC\_SMPR2\_SMP4\_2 ((uint32\_t)0x00004000)

Bit 2

# 5.154.2.184 ADC\_SMPR2\_SMP5

```
#define ADC_SMPR2_SMP5 ((uint32_t)0x00038000)
```

SMP5[2:0] bits (Channel 5 Sample time selection)

# 5.154.2.185 ADC\_SMPR2\_SMP5\_0

```
#define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000)
```

Bit 0

### 5.154.2.186 ADC\_SMPR2\_SMP5\_1

```
#define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000)
```

Bit 1

# 5.154.2.187 ADC\_SMPR2\_SMP5\_2

```
#define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000)
```

Bit 2

### 5.154.2.188 ADC SMPR2 SMP6

```
#define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000)
```

SMP6[2:0] bits (Channel 6 Sample time selection)

# 5.154.2.189 ADC\_SMPR2\_SMP6\_0

```
#define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000)
```

Bit 0

### 5.154.2.190 ADC\_SMPR2\_SMP6\_1

```
#define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000)
```

### 5.154.2.191 ADC\_SMPR2\_SMP6\_2

#define ADC\_SMPR2\_SMP6\_2 ((uint32\_t)0x00100000)

Bit 2

# 5.154.2.192 ADC\_SMPR2\_SMP7

#define ADC\_SMPR2\_SMP7 ((uint32\_t)0x00E00000)

SMP7[2:0] bits (Channel 7 Sample time selection)

# 5.154.2.193 ADC\_SMPR2\_SMP7\_0

#define ADC\_SMPR2\_SMP7\_0 ((uint32\_t)0x00200000)

Bit 0

#### 5.154.2.194 ADC\_SMPR2\_SMP7\_1

#define ADC\_SMPR2\_SMP7\_1 ((uint32\_t)0x00400000)

Bit 1

# 5.154.2.195 ADC\_SMPR2\_SMP7\_2

 $\texttt{\#define ADC\_SMPR2\_SMP7\_2 ((uint32\_t)0x00800000)}$ 

Bit 2

### 5.154.2.196 ADC SMPR2 SMP8

#define ADC\_SMPR2\_SMP8 ((uint32\_t)0x07000000)

SMP8[2:0] bits (Channel 8 Sample time selection)

### 5.154.2.197 ADC\_SMPR2\_SMP8\_0

#define ADC\_SMPR2\_SMP8\_0 ((uint32\_t)0x01000000)

Bit 0

### 5.154.2.198 ADC\_SMPR2\_SMP8\_1

#define ADC\_SMPR2\_SMP8\_1 ((uint32\_t)0x02000000)

### 5.154.2.199 ADC\_SMPR2\_SMP8\_2

```
#define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000)
```

Bit 2

### 5.154.2.200 ADC\_SMPR2\_SMP9

```
#define ADC_SMPR2_SMP9 ((uint32_t)0x38000000)
```

SMP9[2:0] bits (Channel 9 Sample time selection)

# 5.154.2.201 ADC\_SMPR2\_SMP9\_0

```
#define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000)
```

Bit 0

### 5.154.2.202 ADC\_SMPR2\_SMP9\_1

```
#define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000)
```

Bit 1

# 5.154.2.203 ADC\_SMPR2\_SMP9\_2

```
\texttt{\#define ADC\_SMPR2\_SMP9\_2 ((uint32\_t)0x20000000)}
```

Bit 2

### 5.154.2.204 ADC\_SQR1\_L

```
#define ADC_SQR1_L ((uint32_t)0x00F00000)
```

L[3:0] bits (Regular channel sequence length)

# 5.154.2.205 ADC\_SQR1\_L\_0

```
#define ADC_SQR1_L_0 ((uint32_t)0x00100000)
```

Bit 0

### 5.154.2.206 ADC\_SQR1\_L\_1

```
#define ADC_SQR1_L_1 ((uint32_t)0x00200000)
```

### 5.154.2.207 ADC\_SQR1\_L\_2

#define ADC\_SQR1\_L\_2 ((uint32\_t)0x00400000)

Bit 2

# 5.154.2.208 ADC\_SQR1\_L\_3

 $\texttt{\#define ADC\_SQR1\_L\_3 ((uint32\_t)0x00800000)}$ 

Bit 3

# 5.154.2.209 ADC\_SQR1\_SQ13

#define ADC\_SQR1\_SQ13 ((uint32\_t)0x0000001F)

SQ13[4:0] bits (13th conversion in regular sequence)

### 5.154.2.210 ADC\_SQR1\_SQ13\_0

#define ADC\_SQR1\_SQ13\_0 ((uint32\_t)0x00000001)

Bit 0

# 5.154.2.211 ADC\_SQR1\_SQ13\_1

#define ADC\_SQR1\_SQ13\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.212 ADC\_SQR1\_SQ13\_2

#define ADC\_SQR1\_SQ13\_2 ((uint32\_t)0x00000004)

Bit 2

# 5.154.2.213 ADC\_SQR1\_SQ13\_3

#define ADC\_SQR1\_SQ13\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.214 ADC\_SQR1\_SQ13\_4

#define ADC\_SQR1\_SQ13\_4 ((uint32\_t)0x00000010)

# 5.154.2.215 ADC\_SQR1\_SQ14

```
#define ADC_SQR1_SQ14 ((uint32_t)0x000003E0)
```

SQ14[4:0] bits (14th conversion in regular sequence)

# 5.154.2.216 ADC\_SQR1\_SQ14\_0

```
#define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020)
```

Bit 0

# 5.154.2.217 ADC\_SQR1\_SQ14\_1

```
#define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040)
```

Bit 1

### 5.154.2.218 ADC\_SQR1\_SQ14\_2

```
#define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080)
```

Bit 2

# 5.154.2.219 ADC\_SQR1\_SQ14\_3

```
\texttt{\#define ADC\_SQR1\_SQ14\_3 ((uint32\_t)0x00000100)}
```

Bit 3

### 5.154.2.220 ADC SQR1 SQ14 4

```
#define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200)
```

Bit 4

# 5.154.2.221 ADC\_SQR1\_SQ15

```
#define ADC_SQR1_SQ15 ((uint32_t)0x00007C00)
```

SQ15[4:0] bits (15th conversion in regular sequence)

### 5.154.2.222 ADC\_SQR1\_SQ15\_0

```
#define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400)
```

### 5.154.2.223 ADC\_SQR1\_SQ15\_1

#define ADC\_SQR1\_SQ15\_1 ((uint32\_t)0x00000800)

Bit 1

# 5.154.2.224 ADC\_SQR1\_SQ15\_2

#define ADC\_SQR1\_SQ15\_2 ((uint32\_t)0x00001000)

Bit 2

# 5.154.2.225 ADC\_SQR1\_SQ15\_3

#define ADC\_SQR1\_SQ15\_3 ((uint32\_t)0x00002000)

Bit 3

### 5.154.2.226 ADC\_SQR1\_SQ15\_4

#define ADC\_SQR1\_SQ15\_4 ((uint32\_t)0x00004000)

Bit 4

# 5.154.2.227 ADC\_SQR1\_SQ16

#define ADC\_SQR1\_SQ16 ((uint32\_t)0x000F8000)

SQ16[4:0] bits (16th conversion in regular sequence)

### 5.154.2.228 ADC\_SQR1\_SQ16\_0

#define ADC\_SQR1\_SQ16\_0 ((uint32\_t)0x00008000)

Bit 0

# 5.154.2.229 ADC\_SQR1\_SQ16\_1

#define ADC\_SQR1\_SQ16\_1 ((uint32\_t)0x00010000)

Bit 1

# 5.154.2.230 ADC\_SQR1\_SQ16\_2

#define ADC\_SQR1\_SQ16\_2 ((uint32\_t)0x00020000)

### 5.154.2.231 ADC\_SQR1\_SQ16\_3

#define ADC\_SQR1\_SQ16\_3 ((uint32\_t)0x00040000)

Bit 3

# 5.154.2.232 ADC\_SQR1\_SQ16\_4

#define ADC\_SQR1\_SQ16\_4 ((uint32\_t)0x00080000)

Bit 4

# 5.154.2.233 ADC\_SQR2\_SQ10

#define ADC\_SQR2\_SQ10 ((uint32\_t)0x000F8000)

SQ10[4:0] bits (10th conversion in regular sequence)

### 5.154.2.234 ADC\_SQR2\_SQ10\_0

#define ADC\_SQR2\_SQ10\_0 ((uint32\_t)0x00008000)

Bit 0

# 5.154.2.235 ADC\_SQR2\_SQ10\_1

#define ADC\_SQR2\_SQ10\_1 ((uint32\_t)0x00010000)

Bit 1

# 5.154.2.236 ADC\_SQR2\_SQ10\_2

#define ADC\_SQR2\_SQ10\_2 ((uint32\_t)0x00020000)

Bit 2

# 5.154.2.237 ADC\_SQR2\_SQ10\_3

#define ADC\_SQR2\_SQ10\_3 ((uint32\_t)0x00040000)

Bit 3

### 5.154.2.238 ADC\_SQR2\_SQ10\_4

#define ADC\_SQR2\_SQ10\_4 ((uint32\_t)0x00080000)

#### 5.154.2.239 ADC\_SQR2\_SQ11

#define ADC\_SQR2\_SQ11 ((uint32\_t)0x01F00000)

SQ11[4:0] bits (11th conversion in regular sequence)

### 5.154.2.240 ADC\_SQR2\_SQ11\_0

#define ADC\_SQR2\_SQ11\_0 ((uint32\_t)0x00100000)

Bit 0

### 5.154.2.241 ADC\_SQR2\_SQ11\_1

#define ADC\_SQR2\_SQ11\_1 ((uint32\_t)0x00200000)

Bit 1

#### 5.154.2.242 ADC\_SQR2\_SQ11\_2

#define ADC\_SQR2\_SQ11\_2 ((uint32\_t)0x00400000)

Bit 2

### 5.154.2.243 ADC\_SQR2\_SQ11\_3

#define ADC\_SQR2\_SQ11\_3 ((uint32\_t)0x00800000)

Bit 3

#### 5.154.2.244 ADC SQR2 SQ11 4

#define ADC\_SQR2\_SQ11\_4 ((uint32\_t)0x01000000)

Bit 4

## 5.154.2.245 ADC\_SQR2\_SQ12

#define ADC\_SQR2\_SQ12 ((uint32\_t)0x3E000000)

SQ12[4:0] bits (12th conversion in regular sequence)

#### 5.154.2.246 ADC\_SQR2\_SQ12\_0

#define ADC\_SQR2\_SQ12\_0 ((uint32\_t)0x02000000)

### 5.154.2.247 ADC\_SQR2\_SQ12\_1

#define ADC\_SQR2\_SQ12\_1 ((uint32\_t)0x04000000)

Bit 1

### 5.154.2.248 ADC\_SQR2\_SQ12\_2

#define ADC\_SQR2\_SQ12\_2 ((uint32\_t)0x08000000)

Bit 2

### 5.154.2.249 ADC\_SQR2\_SQ12\_3

#define ADC\_SQR2\_SQ12\_3 ((uint32\_t)0x10000000)

Bit 3

#### 5.154.2.250 ADC\_SQR2\_SQ12\_4

#define ADC\_SQR2\_SQ12\_4 ((uint32\_t)0x20000000)

Bit 4

## 5.154.2.251 ADC\_SQR2\_SQ7

#define ADC\_SQR2\_SQ7 ((uint32\_t)0x0000001F)

SQ7[4:0] bits (7th conversion in regular sequence)

### 5.154.2.252 ADC\_SQR2\_SQ7\_0

#define ADC\_SQR2\_SQ7\_0 ((uint32\_t)0x00000001)

Bit 0

## 5.154.2.253 ADC\_SQR2\_SQ7\_1

#define ADC\_SQR2\_SQ7\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.254 ADC\_SQR2\_SQ7\_2

#define ADC\_SQR2\_SQ7\_2 ((uint32\_t)0x00000004)

#### 5.154.2.255 ADC\_SQR2\_SQ7\_3

#define ADC\_SQR2\_SQ7\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.256 ADC\_SQR2\_SQ7\_4

#define ADC\_SQR2\_SQ7\_4 ((uint32\_t)0x00000010)

Bit 4

### 5.154.2.257 ADC\_SQR2\_SQ8

#define ADC\_SQR2\_SQ8 ((uint32\_t)0x000003E0)

SQ8[4:0] bits (8th conversion in regular sequence)

#### 5.154.2.258 ADC\_SQR2\_SQ8\_0

#define ADC\_SQR2\_SQ8\_0 ((uint32\_t)0x00000020)

Bit 0

### 5.154.2.259 ADC\_SQR2\_SQ8\_1

#define ADC\_SQR2\_SQ8\_1 ((uint32\_t)0x00000040)

Bit 1

#### 5.154.2.260 ADC\_SQR2\_SQ8\_2

#define ADC\_SQR2\_SQ8\_2 ((uint32\_t)0x00000080)

Bit 2

# 5.154.2.261 ADC\_SQR2\_SQ8\_3

#define ADC\_SQR2\_SQ8\_3 ((uint32\_t)0x00000100)

Bit 3

#### 5.154.2.262 ADC\_SQR2\_SQ8\_4

#define ADC\_SQR2\_SQ8\_4 ((uint32\_t)0x00000200)

#### 5.154.2.263 ADC\_SQR2\_SQ9

```
#define ADC_SQR2_SQ9 ((uint32_t)0x00007C00)
```

SQ9[4:0] bits (9th conversion in regular sequence)

### 5.154.2.264 ADC\_SQR2\_SQ9\_0

```
#define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400)
```

Bit 0

### 5.154.2.265 ADC\_SQR2\_SQ9\_1

```
#define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800)
```

Bit 1

#### 5.154.2.266 ADC\_SQR2\_SQ9\_2

```
#define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000)
```

Bit 2

## 5.154.2.267 ADC\_SQR2\_SQ9\_3

```
#define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000)
```

Bit 3

### 5.154.2.268 ADC\_SQR2\_SQ9\_4

```
#define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000)
```

Bit 4

### 5.154.2.269 ADC\_SQR3\_SQ1

```
#define ADC_SQR3_SQ1 ((uint32_t)0x0000001F)
```

SQ1[4:0] bits (1st conversion in regular sequence)

### 5.154.2.270 ADC\_SQR3\_SQ1\_0

```
#define ADC_SQR3_SQ1_0 ((uint32_t)0x0000001)
```

### 5.154.2.271 ADC\_SQR3\_SQ1\_1

#define ADC\_SQR3\_SQ1\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.272 ADC\_SQR3\_SQ1\_2

#define ADC\_SQR3\_SQ1\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.273 ADC\_SQR3\_SQ1\_3

#define ADC\_SQR3\_SQ1\_3 ((uint32\_t)0x00000008)

Bit 3

#### 5.154.2.274 ADC\_SQR3\_SQ1\_4

#define ADC\_SQR3\_SQ1\_4 ((uint32\_t)0x00000010)

Bit 4

## 5.154.2.275 ADC\_SQR3\_SQ2

 $\texttt{\#define ADC\_SQR3\_SQ2 ((uint32\_t)0x000003E0)}$ 

SQ2[4:0] bits (2nd conversion in regular sequence)

### 5.154.2.276 ADC\_SQR3\_SQ2\_0

#define ADC\_SQR3\_SQ2\_0 ((uint32\_t)0x00000020)

Bit 0

# 5.154.2.277 ADC\_SQR3\_SQ2\_1

#define ADC\_SQR3\_SQ2\_1 ((uint32\_t)0x00000040)

Bit 1

### 5.154.2.278 ADC\_SQR3\_SQ2\_2

#define ADC\_SQR3\_SQ2\_2 ((uint32\_t)0x00000080)

#### 5.154.2.279 ADC\_SQR3\_SQ2\_3

#define ADC\_SQR3\_SQ2\_3 ((uint32\_t)0x00000100)

Bit 3

### 5.154.2.280 ADC\_SQR3\_SQ2\_4

#define ADC\_SQR3\_SQ2\_4 ((uint32\_t)0x00000200)

Bit 4

### 5.154.2.281 ADC\_SQR3\_SQ3

#define ADC\_SQR3\_SQ3 ((uint32\_t)0x00007C00)

SQ3[4:0] bits (3rd conversion in regular sequence)

#### 5.154.2.282 ADC\_SQR3\_SQ3\_0

#define ADC\_SQR3\_SQ3\_0 ((uint32\_t)0x00000400)

Bit 0

## 5.154.2.283 ADC\_SQR3\_SQ3\_1

#define ADC\_SQR3\_SQ3\_1 ((uint32\_t)0x00000800)

Bit 1

#### 5.154.2.284 ADC\_SQR3\_SQ3\_2

#define ADC\_SQR3\_SQ3\_2 ((uint32\_t)0x00001000)

Bit 2

## 5.154.2.285 ADC\_SQR3\_SQ3\_3

#define ADC\_SQR3\_SQ3\_3 ((uint32\_t)0x00002000)

Bit 3

#### 5.154.2.286 ADC\_SQR3\_SQ3\_4

#define ADC\_SQR3\_SQ3\_4 ((uint32\_t)0x00004000)

#### 5.154.2.287 ADC\_SQR3\_SQ4

```
#define ADC_SQR3_SQ4 ((uint32_t)0x000F8000)
```

SQ4[4:0] bits (4th conversion in regular sequence)

### 5.154.2.288 ADC\_SQR3\_SQ4\_0

```
#define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000)
```

Bit 0

### 5.154.2.289 ADC\_SQR3\_SQ4\_1

```
#define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000)
```

Bit 1

#### 5.154.2.290 ADC\_SQR3\_SQ4\_2

```
#define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000)
```

Bit 2

### 5.154.2.291 ADC\_SQR3\_SQ4\_3

```
\texttt{\#define ADC\_SQR3\_SQ4\_3 ((uint32\_t)0x00040000)}
```

Bit 3

#### 5.154.2.292 ADC\_SQR3\_SQ4\_4

```
#define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000)
```

Bit 4

## 5.154.2.293 ADC\_SQR3\_SQ5

```
#define ADC_SQR3_SQ5 ((uint32_t)0x01F00000)
```

SQ5[4:0] bits (5th conversion in regular sequence)

# 5.154.2.294 ADC\_SQR3\_SQ5\_0

```
#define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000)
```

### 5.154.2.295 ADC\_SQR3\_SQ5\_1

#define ADC\_SQR3\_SQ5\_1 ((uint32\_t)0x00200000)

Bit 1

### 5.154.2.296 ADC\_SQR3\_SQ5\_2

#define ADC\_SQR3\_SQ5\_2 ((uint32\_t)0x00400000)

Bit 2

### 5.154.2.297 ADC\_SQR3\_SQ5\_3

#define ADC\_SQR3\_SQ5\_3 ((uint32\_t)0x00800000)

Bit 3

#### 5.154.2.298 ADC\_SQR3\_SQ5\_4

#define ADC\_SQR3\_SQ5\_4 ((uint32\_t)0x01000000)

Bit 4

## 5.154.2.299 ADC\_SQR3\_SQ6

 $\texttt{\#define ADC\_SQR3\_SQ6 ((uint32\_t)0x3E000000)}$ 

SQ6[4:0] bits (6th conversion in regular sequence)

### 5.154.2.300 ADC\_SQR3\_SQ6\_0

#define ADC\_SQR3\_SQ6\_0 ((uint32\_t)0x02000000)

Bit 0

## 5.154.2.301 ADC\_SQR3\_SQ6\_1

#define ADC\_SQR3\_SQ6\_1 ((uint32\_t)0x04000000)

Bit 1

#### 5.154.2.302 ADC\_SQR3\_SQ6\_2

#define ADC\_SQR3\_SQ6\_2 ((uint32\_t)0x08000000)

# 5.154.2.303 ADC\_SQR3\_SQ6\_3

#define ADC\_SQR3\_SQ6\_3 ((uint32\_t)0x10000000)

Bit 3

### 5.154.2.304 ADC\_SQR3\_SQ6\_4

#define ADC\_SQR3\_SQ6\_4 ((uint32\_t)0x20000000)

Bit 4

### 5.154.2.305 ADC\_SR\_AWD

#define ADC\_SR\_AWD ((uint8\_t)0x01)

Analog watchdog flag

#### 5.154.2.306 ADC\_SR\_EOC

#define ADC\_SR\_EOC ((uint8\_t)0x02)

End of conversion

### 5.154.2.307 ADC\_SR\_JEOC

#define ADC\_SR\_JEOC ((uint8\_t)0x04)

Injected channel end of conversion

#### 5.154.2.308 ADC\_SR\_JSTRT

#define ADC\_SR\_JSTRT ((uint8\_t)0x08)

Injected channel Start flag

### 5.154.2.309 ADC\_SR\_OVR

#define ADC\_SR\_OVR ((uint8\_t)0x20)

Overrun flag

### 5.154.2.310 ADC\_SR\_STRT

#define ADC\_SR\_STRT ((uint8\_t)0x10)

Regular channel Start flag

#### 5.154.2.311 CAN\_BTR\_BRP

#define CAN\_BTR\_BRP ((uint32\_t)0x000003FF)

Baud Rate Prescaler

### 5.154.2.312 CAN\_BTR\_LBKM

#define CAN\_BTR\_LBKM ((uint32\_t)0x40000000)

Loop Back Mode (Debug)

### 5.154.2.313 CAN\_BTR\_SILM

#define CAN\_BTR\_SILM ((uint32\_t)0x80000000)

Silent Mode Mailbox registers

#### 5.154.2.314 CAN\_BTR\_SJW

#define CAN\_BTR\_SJW ((uint32\_t)0x03000000)

Resynchronization Jump Width

### 5.154.2.315 CAN\_BTR\_TS1

#define CAN\_BTR\_TS1 ((uint32\_t)0x000F0000)

Time Segment 1

### 5.154.2.316 CAN\_BTR\_TS2

#define CAN\_BTR\_TS2 ((uint32\_t)0x00700000)

Time Segment 2

#### 5.154.2.317 CAN\_ESR\_BOFF

#define CAN\_ESR\_BOFF ((uint32\_t)0x00000004)

Bus-Off Flag

### 5.154.2.318 CAN\_ESR\_EPVF

#define CAN\_ESR\_EPVF ((uint32\_t)0x00000002)

Error Passive Flag

#### 5.154.2.319 CAN\_ESR\_EWGF

#define CAN\_ESR\_EWGF ((uint32\_t)0x0000001)

Error Warning Flag

### 5.154.2.320 CAN\_ESR\_LEC

#define CAN\_ESR\_LEC ((uint32\_t)0x00000070)

LEC[2:0] bits (Last Error Code)

### 5.154.2.321 CAN\_ESR\_LEC\_0

#define CAN\_ESR\_LEC\_0 ((uint32\_t)0x00000010)

Bit 0

#### 5.154.2.322 CAN\_ESR\_LEC\_1

#define CAN\_ESR\_LEC\_1 ((uint32\_t)0x00000020)

Bit 1

### 5.154.2.323 CAN\_ESR\_LEC\_2

#define CAN\_ESR\_LEC\_2 ((uint32\_t)0x00000040)

Bit 2

#### 5.154.2.324 CAN ESR REC

#define CAN\_ESR\_REC ((uint32\_t)0xFF000000)

Receive Error Counter

#### 5.154.2.325 CAN\_ESR\_TEC

#define CAN\_ESR\_TEC ((uint32\_t)0x00FF0000)

Least significant byte of the 9-bit Transmit Error Counter

# 5.154.2.326 CAN\_F0R1\_FB0

#define CAN\_FOR1\_FB0 ((uint32\_t)0x0000001)

#### 5.154.2.327 CAN\_F0R1\_FB1

#define CAN\_F0R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.328 CAN\_F0R1\_FB10

#define CAN\_F0R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.329 CAN\_F0R1\_FB11

#define CAN\_FOR1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.330 CAN\_F0R1\_FB12

#define CAN\_F0R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.331 CAN\_F0R1\_FB13

#define CAN\_F0R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

#### 5.154.2.332 CAN\_F0R1\_FB14

#define CAN\_FOR1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

### 5.154.2.333 CAN\_F0R1\_FB15

#define CAN\_FOR1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

#### 5.154.2.334 CAN\_F0R1\_FB16

#define CAN\_F0R1\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.335 CAN\_F0R1\_FB17

#define CAN\_F0R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.336 CAN\_F0R1\_FB18

#define CAN\_F0R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

### 5.154.2.337 CAN\_F0R1\_FB19

#define CAN\_FOR1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.338 CAN\_F0R1\_FB2

#define CAN\_FOR1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

### 5.154.2.339 CAN\_F0R1\_FB20

#define CAN\_F0R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.340 CAN F0R1 FB21

#define CAN\_FOR1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

#### 5.154.2.341 CAN\_F0R1\_FB22

#define CAN\_FOR1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

#### 5.154.2.342 CAN\_F0R1\_FB23

#define CAN\_F0R1\_FB23 ((uint32\_t)0x00800000)

#### 5.154.2.343 CAN\_F0R1\_FB24

#define CAN\_F0R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

### 5.154.2.344 CAN\_F0R1\_FB25

#define CAN\_F0R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

### 5.154.2.345 CAN\_F0R1\_FB26

#define CAN\_FOR1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

#### 5.154.2.346 CAN\_F0R1\_FB27

#define CAN\_F0R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

### 5.154.2.347 CAN\_F0R1\_FB28

#define CAN\_F0R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.348 CAN\_F0R1\_FB29

#define CAN\_FOR1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

### 5.154.2.349 CAN\_F0R1\_FB3

#define CAN\_F0R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

#### 5.154.2.350 CAN\_F0R1\_FB30

#define CAN\_F0R1\_FB30 ((uint32\_t)0x40000000)

#### 5.154.2.351 CAN\_F0R1\_FB31

#define CAN\_F0R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

### 5.154.2.352 CAN\_F0R1\_FB4

#define CAN\_FOR1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

### 5.154.2.353 CAN\_F0R1\_FB5

#define CAN\_F0R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.354 CAN\_F0R1\_FB6

#define CAN\_FOR1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

### 5.154.2.355 CAN\_F0R1\_FB7

#define CAN\_F0R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.356 CAN\_F0R1\_FB8

#define CAN\_F0R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

#### 5.154.2.357 CAN\_F0R1\_FB9

#define CAN\_F0R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

#### 5.154.2.358 CAN\_F0R2\_FB0

#define CAN\_F0R2\_FB0 ((uint32\_t)0x0000001)

#### 5.154.2.359 CAN\_F0R2\_FB1

#define CAN\_F0R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.360 CAN\_F0R2\_FB10

#define CAN\_F0R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.361 CAN\_F0R2\_FB11

#define CAN\_FOR2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.362 CAN\_F0R2\_FB12

#define CAN\_F0R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

### 5.154.2.363 CAN\_F0R2\_FB13

#define CAN\_F0R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

#### 5.154.2.364 CAN F0R2 FB14

#define CAN\_F0R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

## 5.154.2.365 CAN\_F0R2\_FB15

#define CAN\_F0R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

#### 5.154.2.366 CAN\_F0R2\_FB16

#define CAN\_F0R2\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.367 CAN\_F0R2\_FB17

#define CAN\_F0R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.368 CAN\_F0R2\_FB18

#define CAN\_F0R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

### 5.154.2.369 CAN\_F0R2\_FB19

#define CAN\_FOR2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.370 CAN\_F0R2\_FB2

#define CAN\_F0R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

### 5.154.2.371 CAN\_F0R2\_FB20

#define CAN\_F0R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.372 CAN F0R2 FB21

#define CAN\_F0R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

#### 5.154.2.373 CAN\_F0R2\_FB22

#define CAN\_F0R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

#### 5.154.2.374 CAN\_F0R2\_FB23

#define CAN\_F0R2\_FB23 ((uint32\_t)0x00800000)

#### 5.154.2.375 CAN\_F0R2\_FB24

#define CAN\_F0R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

### 5.154.2.376 CAN\_F0R2\_FB25

#define CAN\_F0R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

### 5.154.2.377 CAN\_F0R2\_FB26

#define CAN\_F0R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

#### 5.154.2.378 CAN\_F0R2\_FB27

#define CAN\_F0R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

### 5.154.2.379 CAN\_F0R2\_FB28

#define CAN\_F0R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.380 CAN F0R2 FB29

#define CAN\_F0R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

### 5.154.2.381 CAN\_F0R2\_FB3

#define CAN\_F0R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

#### 5.154.2.382 CAN\_F0R2\_FB30

#define CAN\_F0R2\_FB30 ((uint32\_t)0x40000000)

#### 5.154.2.383 CAN\_F0R2\_FB31

#define CAN\_F0R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

#### 5.154.2.384 CAN\_F0R2\_FB4

#define CAN\_F0R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

### 5.154.2.385 CAN\_F0R2\_FB5

#define CAN\_F0R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.386 CAN\_F0R2\_FB6

#define CAN\_FOR2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.387 CAN\_F0R2\_FB7

#define CAN\_F0R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.388 CAN F0R2 FB8

#define CAN\_F0R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

#### 5.154.2.389 CAN\_F0R2\_FB9

#define CAN\_F0R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

#### 5.154.2.390 CAN\_F10R1\_FB0

#define CAN\_F10R1\_FB0 ((uint32\_t)0x00000001)

#### 5.154.2.391 CAN\_F10R1\_FB1

#define CAN\_F10R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.392 CAN\_F10R1\_FB10

#define CAN\_F10R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.393 CAN\_F10R1\_FB11

#define CAN\_F10R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.394 CAN\_F10R1\_FB12

#define CAN\_F10R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

### 5.154.2.395 CAN\_F10R1\_FB13

#define CAN\_F10R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.396 CAN\_F10R1\_FB14

#define CAN\_F10R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

### 5.154.2.397 CAN\_F10R1\_FB15

#define CAN\_F10R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

#### 5.154.2.398 CAN\_F10R1\_FB16

#define CAN\_F10R1\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.399 CAN\_F10R1\_FB17

#define CAN\_F10R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.400 CAN\_F10R1\_FB18

#define CAN\_F10R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

### 5.154.2.401 CAN\_F10R1\_FB19

#define CAN\_F10R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.402 CAN\_F10R1\_FB2

#define CAN\_F10R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

### 5.154.2.403 CAN\_F10R1\_FB20

#define CAN\_F10R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.404 CAN F10R1 FB21

#define CAN\_F10R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.405 CAN\_F10R1\_FB22

#define CAN\_F10R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

#### 5.154.2.406 CAN\_F10R1\_FB23

#define CAN\_F10R1\_FB23 ((uint32\_t)0x00800000)

#### 5.154.2.407 CAN\_F10R1\_FB24

#define CAN\_F10R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

### 5.154.2.408 CAN\_F10R1\_FB25

#define CAN\_F10R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

### 5.154.2.409 CAN\_F10R1\_FB26

#define CAN\_F10R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

#### 5.154.2.410 CAN\_F10R1\_FB27

#define CAN\_F10R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

### 5.154.2.411 CAN\_F10R1\_FB28

#define CAN\_F10R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.412 CAN\_F10R1\_FB29

#define CAN\_F10R1\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.413 CAN\_F10R1\_FB3

#define CAN\_F10R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

#### 5.154.2.414 CAN\_F10R1\_FB30

#define CAN\_F10R1\_FB30 ((uint32\_t)0x40000000)

#### 5.154.2.415 CAN\_F10R1\_FB31

#define CAN\_F10R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

### 5.154.2.416 CAN\_F10R1\_FB4

#define CAN\_F10R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

### 5.154.2.417 CAN\_F10R1\_FB5

#define CAN\_F10R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.418 CAN\_F10R1\_FB6

#define CAN\_F10R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

### 5.154.2.419 CAN\_F10R1\_FB7

#define CAN\_F10R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.420 CAN F10R1 FB8

#define CAN\_F10R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

#### 5.154.2.421 CAN\_F10R1\_FB9

#define CAN\_F10R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

#### 5.154.2.422 CAN\_F10R2\_FB0

#define CAN\_F10R2\_FB0 ((uint32\_t)0x00000001)

#### 5.154.2.423 CAN\_F10R2\_FB1

#define CAN\_F10R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.424 CAN\_F10R2\_FB10

#define CAN\_F10R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.425 CAN\_F10R2\_FB11

#define CAN\_F10R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.426 CAN\_F10R2\_FB12

#define CAN\_F10R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

### 5.154.2.427 CAN\_F10R2\_FB13

#define CAN\_F10R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

#### 5.154.2.428 CAN F10R2 FB14

#define CAN\_F10R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

### 5.154.2.429 CAN\_F10R2\_FB15

#define CAN\_F10R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

#### 5.154.2.430 CAN\_F10R2\_FB16

#define CAN\_F10R2\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.431 CAN\_F10R2\_FB17

#define CAN\_F10R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.432 CAN\_F10R2\_FB18

#define CAN\_F10R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

### 5.154.2.433 CAN\_F10R2\_FB19

#define CAN\_F10R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.434 CAN\_F10R2\_FB2

#define CAN\_F10R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

### 5.154.2.435 CAN\_F10R2\_FB20

#define CAN\_F10R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.436 CAN F10R2 FB21

#define CAN\_F10R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.437 CAN\_F10R2\_FB22

#define CAN\_F10R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

# 5.154.2.438 CAN\_F10R2\_FB23

#define CAN\_F10R2\_FB23 ((uint32\_t)0x00800000)

#### 5.154.2.439 CAN\_F10R2\_FB24

#define CAN\_F10R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

### 5.154.2.440 CAN\_F10R2\_FB25

#define CAN\_F10R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

### 5.154.2.441 CAN\_F10R2\_FB26

#define CAN\_F10R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

#### 5.154.2.442 CAN\_F10R2\_FB27

#define CAN\_F10R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

### 5.154.2.443 CAN\_F10R2\_FB28

#define CAN\_F10R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.444 CAN F10R2 FB29

#define CAN\_F10R2\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.445 CAN\_F10R2\_FB3

#define CAN\_F10R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

#### 5.154.2.446 CAN\_F10R2\_FB30

#define CAN\_F10R2\_FB30 ((uint32\_t)0x40000000)

#### 5.154.2.447 CAN\_F10R2\_FB31

#define CAN\_F10R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

### 5.154.2.448 CAN\_F10R2\_FB4

#define CAN\_F10R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

### 5.154.2.449 CAN\_F10R2\_FB5

#define CAN\_F10R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.450 CAN\_F10R2\_FB6

#define CAN\_F10R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

### 5.154.2.451 CAN\_F10R2\_FB7

#define CAN\_F10R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.452 CAN\_F10R2\_FB8

#define CAN\_F10R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

### 5.154.2.453 CAN\_F10R2\_FB9

#define CAN\_F10R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

#### 5.154.2.454 CAN\_F11R1\_FB0

#define CAN\_F11R1\_FB0 ((uint32\_t)0x00000001)

#### 5.154.2.455 CAN\_F11R1\_FB1

#define CAN\_F11R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.456 CAN\_F11R1\_FB10

#define CAN\_F11R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.457 CAN\_F11R1\_FB11

#define CAN\_F11R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.458 CAN\_F11R1\_FB12

#define CAN\_F11R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

### 5.154.2.459 CAN\_F11R1\_FB13

#define CAN\_F11R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

#### 5.154.2.460 CAN\_F11R1\_FB14

#define CAN\_F11R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

## 5.154.2.461 CAN\_F11R1\_FB15

#define CAN\_F11R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

#### 5.154.2.462 CAN\_F11R1\_FB16

#define CAN\_F11R1\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.463 CAN\_F11R1\_FB17

#define CAN\_F11R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.464 CAN\_F11R1\_FB18

#define CAN\_F11R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

### 5.154.2.465 CAN\_F11R1\_FB19

#define CAN\_F11R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.466 CAN\_F11R1\_FB2

#define CAN\_F11R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

### 5.154.2.467 CAN\_F11R1\_FB20

#define CAN\_F11R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.468 CAN\_F11R1\_FB21

#define CAN\_F11R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

## 5.154.2.469 CAN\_F11R1\_FB22

#define CAN\_F11R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

#### 5.154.2.470 CAN\_F11R1\_FB23

#define CAN\_F11R1\_FB23 ((uint32\_t)0x00800000)

#### 5.154.2.471 CAN\_F11R1\_FB24

#define CAN\_F11R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

### 5.154.2.472 CAN\_F11R1\_FB25

#define CAN\_F11R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

### 5.154.2.473 CAN\_F11R1\_FB26

#define CAN\_F11R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

#### 5.154.2.474 CAN\_F11R1\_FB27

#define CAN\_F11R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

### 5.154.2.475 CAN\_F11R1\_FB28

#define CAN\_F11R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.476 CAN\_F11R1\_FB29

#define CAN\_F11R1\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.477 CAN\_F11R1\_FB3

#define CAN\_F11R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

#### 5.154.2.478 CAN\_F11R1\_FB30

#define CAN\_F11R1\_FB30 ((uint32\_t)0x40000000)

#### 5.154.2.479 CAN\_F11R1\_FB31

#define CAN\_F11R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

### 5.154.2.480 CAN\_F11R1\_FB4

#define CAN\_F11R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

### 5.154.2.481 CAN\_F11R1\_FB5

#define CAN\_F11R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.482 CAN\_F11R1\_FB6

#define CAN\_F11R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

### 5.154.2.483 CAN\_F11R1\_FB7

#define CAN\_F11R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.484 CAN F11R1 FB8

#define CAN\_F11R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

### 5.154.2.485 CAN\_F11R1\_FB9

#define CAN\_F11R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

#### 5.154.2.486 CAN\_F11R2\_FB0

#define CAN\_F11R2\_FB0 ((uint32\_t)0x00000001)

#### 5.154.2.487 CAN\_F11R2\_FB1

#define CAN\_F11R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.488 CAN\_F11R2\_FB10

#define CAN\_F11R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.489 CAN\_F11R2\_FB11

#define CAN\_F11R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.490 CAN\_F11R2\_FB12

#define CAN\_F11R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

### 5.154.2.491 CAN\_F11R2\_FB13

#define CAN\_F11R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

#### 5.154.2.492 CAN\_F11R2\_FB14

#define CAN\_F11R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

### 5.154.2.493 CAN\_F11R2\_FB15

#define CAN\_F11R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

# 5.154.2.494 CAN\_F11R2\_FB16

#define CAN\_F11R2\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.495 CAN\_F11R2\_FB17

#define CAN\_F11R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.496 CAN\_F11R2\_FB18

#define CAN\_F11R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

### 5.154.2.497 CAN\_F11R2\_FB19

#define CAN\_F11R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.498 CAN\_F11R2\_FB2

#define CAN\_F11R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

### 5.154.2.499 CAN\_F11R2\_FB20

#define CAN\_F11R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.500 CAN F11R2 FB21

#define CAN\_F11R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.501 CAN\_F11R2\_FB22

#define CAN\_F11R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

#### 5.154.2.502 CAN\_F11R2\_FB23

#define CAN\_F11R2\_FB23 ((uint32\_t)0x00800000)

#### 5.154.2.503 CAN\_F11R2\_FB24

#define CAN\_F11R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

### 5.154.2.504 CAN\_F11R2\_FB25

#define CAN\_F11R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

### 5.154.2.505 CAN\_F11R2\_FB26

#define CAN\_F11R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

#### 5.154.2.506 CAN\_F11R2\_FB27

#define CAN\_F11R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

### 5.154.2.507 CAN\_F11R2\_FB28

#define CAN\_F11R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.508 CAN F11R2 FB29

#define CAN\_F11R2\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.509 CAN\_F11R2\_FB3

#define CAN\_F11R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

#### 5.154.2.510 CAN\_F11R2\_FB30

#define CAN\_F11R2\_FB30 ((uint32\_t)0x40000000)

#### 5.154.2.511 CAN\_F11R2\_FB31

#define CAN\_F11R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

### 5.154.2.512 CAN\_F11R2\_FB4

#define CAN\_F11R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

### 5.154.2.513 CAN\_F11R2\_FB5

#define CAN\_F11R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.514 CAN\_F11R2\_FB6

#define CAN\_F11R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

### 5.154.2.515 CAN\_F11R2\_FB7

#define CAN\_F11R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.516 CAN F11R2 FB8

#define CAN\_F11R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.517 CAN\_F11R2\_FB9

#define CAN\_F11R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

#### 5.154.2.518 CAN\_F12R1\_FB0

#define CAN\_F12R1\_FB0 ((uint32\_t)0x00000001)

## 5.154.2.519 CAN\_F12R1\_FB1

#define CAN\_F12R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

### 5.154.2.520 CAN\_F12R1\_FB10

#define CAN\_F12R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

### 5.154.2.521 CAN\_F12R1\_FB11

#define CAN\_F12R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

#### 5.154.2.522 CAN\_F12R1\_FB12

#define CAN\_F12R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

### 5.154.2.523 CAN\_F12R1\_FB13

#define CAN\_F12R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

#### 5.154.2.524 CAN F12R1 FB14

#define CAN\_F12R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.525 CAN\_F12R1\_FB15

#define CAN\_F12R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

#### 5.154.2.526 CAN\_F12R1\_FB16

#define CAN\_F12R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.527 CAN\_F12R1\_FB17

#define CAN\_F12R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.528 CAN\_F12R1\_FB18

#define CAN\_F12R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.529 CAN\_F12R1\_FB19

#define CAN\_F12R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.530 CAN\_F12R1\_FB2

#define CAN\_F12R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.531 CAN\_F12R1\_FB20

#define CAN\_F12R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.532 CAN F12R1 FB21

#define CAN\_F12R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.533 CAN\_F12R1\_FB22

#define CAN\_F12R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.534 CAN\_F12R1\_FB23

#define CAN\_F12R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.535 CAN\_F12R1\_FB24

#define CAN\_F12R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.536 CAN\_F12R1\_FB25

#define CAN\_F12R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.537 CAN\_F12R1\_FB26

#define CAN\_F12R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.538 CAN\_F12R1\_FB27

#define CAN\_F12R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.539 CAN\_F12R1\_FB28

#define CAN\_F12R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.540 CAN F12R1 FB29

#define CAN\_F12R1\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.541 CAN\_F12R1\_FB3

#define CAN\_F12R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.542 CAN\_F12R1\_FB30

#define CAN\_F12R1\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.543 CAN\_F12R1\_FB31

#define CAN\_F12R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.544 CAN\_F12R1\_FB4

#define CAN\_F12R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.545 CAN\_F12R1\_FB5

#define CAN\_F12R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.546 CAN\_F12R1\_FB6

#define CAN\_F12R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.547 CAN\_F12R1\_FB7

#define CAN\_F12R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.548 CAN F12R1 FB8

#define CAN\_F12R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

### 5.154.2.549 CAN\_F12R1\_FB9

#define CAN\_F12R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.550 CAN\_F12R2\_FB0

#define CAN\_F12R2\_FB0 ((uint32\_t)0x00000001)

### 5.154.2.551 CAN\_F12R2\_FB1

#define CAN\_F12R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.552 CAN\_F12R2\_FB10

#define CAN\_F12R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.553 CAN\_F12R2\_FB11

#define CAN\_F12R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.554 CAN\_F12R2\_FB12

#define CAN\_F12R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.555 CAN\_F12R2\_FB13

#define CAN\_F12R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

## 5.154.2.556 CAN\_F12R2\_FB14

#define CAN\_F12R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.557 CAN\_F12R2\_FB15

#define CAN\_F12R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.558 CAN\_F12R2\_FB16

#define CAN\_F12R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.559 CAN\_F12R2\_FB17

#define CAN\_F12R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.560 CAN\_F12R2\_FB18

#define CAN\_F12R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.561 CAN\_F12R2\_FB19

#define CAN\_F12R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.562 CAN\_F12R2\_FB2

#define CAN\_F12R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.563 CAN\_F12R2\_FB20

#define CAN\_F12R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.564 CAN F12R2 FB21

#define CAN\_F12R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

# 5.154.2.565 CAN\_F12R2\_FB22

#define CAN\_F12R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.566 CAN\_F12R2\_FB23

#define CAN\_F12R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.567 CAN\_F12R2\_FB24

#define CAN\_F12R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.568 CAN\_F12R2\_FB25

#define CAN\_F12R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.569 CAN\_F12R2\_FB26

#define CAN\_F12R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.570 CAN\_F12R2\_FB27

#define CAN\_F12R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.571 CAN\_F12R2\_FB28

#define CAN\_F12R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.572 CAN\_F12R2\_FB29

#define CAN\_F12R2\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.573 CAN\_F12R2\_FB3

#define CAN\_F12R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.574 CAN\_F12R2\_FB30

#define CAN\_F12R2\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.575 CAN\_F12R2\_FB31

#define CAN\_F12R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.576 CAN\_F12R2\_FB4

#define CAN\_F12R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.577 CAN\_F12R2\_FB5

#define CAN\_F12R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.578 CAN\_F12R2\_FB6

#define CAN\_F12R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.579 CAN\_F12R2\_FB7

#define CAN\_F12R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.580 CAN F12R2 FB8

#define CAN\_F12R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.581 CAN\_F12R2\_FB9

#define CAN\_F12R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.582 CAN\_F13R1\_FB0

#define CAN\_F13R1\_FB0 ((uint32\_t)0x00000001)

### 5.154.2.583 CAN\_F13R1\_FB1

#define CAN\_F13R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.584 CAN\_F13R1\_FB10

#define CAN\_F13R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.585 CAN\_F13R1\_FB11

#define CAN\_F13R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.586 CAN\_F13R1\_FB12

#define CAN\_F13R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.587 CAN\_F13R1\_FB13

#define CAN\_F13R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.588 CAN F13R1 FB14

#define CAN\_F13R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

## 5.154.2.589 CAN\_F13R1\_FB15

#define CAN\_F13R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.590 CAN\_F13R1\_FB16

#define CAN\_F13R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.591 CAN\_F13R1\_FB17

#define CAN\_F13R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.592 CAN\_F13R1\_FB18

#define CAN\_F13R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.593 CAN\_F13R1\_FB19

#define CAN\_F13R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.594 CAN\_F13R1\_FB2

#define CAN\_F13R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.595 CAN\_F13R1\_FB20

#define CAN\_F13R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.596 CAN F13R1 FB21

#define CAN\_F13R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

# 5.154.2.597 CAN\_F13R1\_FB22

#define CAN\_F13R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.598 CAN\_F13R1\_FB23

#define CAN\_F13R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.599 CAN\_F13R1\_FB24

#define CAN\_F13R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.600 CAN\_F13R1\_FB25

#define CAN\_F13R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.601 CAN\_F13R1\_FB26

#define CAN\_F13R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.602 CAN\_F13R1\_FB27

#define CAN\_F13R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.603 CAN\_F13R1\_FB28

#define CAN\_F13R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.604 CAN F13R1 FB29

#define CAN\_F13R1\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.605 CAN\_F13R1\_FB3

#define CAN\_F13R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.606 CAN\_F13R1\_FB30

#define CAN\_F13R1\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.607 CAN\_F13R1\_FB31

#define CAN\_F13R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.608 CAN\_F13R1\_FB4

#define CAN\_F13R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.609 CAN\_F13R1\_FB5

#define CAN\_F13R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.610 CAN\_F13R1\_FB6

#define CAN\_F13R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.611 CAN\_F13R1\_FB7

#define CAN\_F13R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.612 CAN\_F13R1\_FB8

#define CAN\_F13R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.613 CAN\_F13R1\_FB9

#define CAN\_F13R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.614 CAN\_F13R2\_FB0

#define CAN\_F13R2\_FB0 ((uint32\_t)0x00000001)

### 5.154.2.615 CAN\_F13R2\_FB1

#define CAN\_F13R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.616 CAN\_F13R2\_FB10

#define CAN\_F13R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.617 CAN\_F13R2\_FB11

#define CAN\_F13R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.618 CAN\_F13R2\_FB12

#define CAN\_F13R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.619 CAN\_F13R2\_FB13

#define CAN\_F13R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.620 CAN F13R2 FB14

#define CAN\_F13R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

## 5.154.2.621 CAN\_F13R2\_FB15

#define CAN\_F13R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.622 CAN\_F13R2\_FB16

#define CAN\_F13R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.623 CAN\_F13R2\_FB17

#define CAN\_F13R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.624 CAN\_F13R2\_FB18

#define CAN\_F13R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.625 CAN\_F13R2\_FB19

#define CAN\_F13R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.626 CAN\_F13R2\_FB2

#define CAN\_F13R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.627 CAN\_F13R2\_FB20

#define CAN\_F13R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.628 CAN F13R2 FB21

#define CAN\_F13R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

## 5.154.2.629 CAN\_F13R2\_FB22

#define CAN\_F13R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.630 CAN\_F13R2\_FB23

#define CAN\_F13R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.631 CAN\_F13R2\_FB24

#define CAN\_F13R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.632 CAN\_F13R2\_FB25

#define CAN\_F13R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.633 CAN\_F13R2\_FB26

#define CAN\_F13R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.634 CAN\_F13R2\_FB27

#define CAN\_F13R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.635 CAN\_F13R2\_FB28

#define CAN\_F13R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.636 CAN\_F13R2\_FB29

#define CAN\_F13R2\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.637 CAN\_F13R2\_FB3

#define CAN\_F13R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.638 CAN\_F13R2\_FB30

#define CAN\_F13R2\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.639 CAN\_F13R2\_FB31

#define CAN\_F13R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.640 CAN\_F13R2\_FB4

#define CAN\_F13R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.641 CAN\_F13R2\_FB5

#define CAN\_F13R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.642 CAN\_F13R2\_FB6

#define CAN\_F13R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.643 CAN\_F13R2\_FB7

#define CAN\_F13R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.644 CAN F13R2 FB8

#define CAN\_F13R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.645 CAN\_F13R2\_FB9

#define CAN\_F13R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.646 CAN\_F1R1\_FB0

#define CAN\_F1R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.647 CAN\_F1R1\_FB1

#define CAN\_F1R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.648 CAN\_F1R1\_FB10

#define CAN\_F1R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.649 CAN\_F1R1\_FB11

#define CAN\_F1R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.650 CAN\_F1R1\_FB12

#define CAN\_F1R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.651 CAN\_F1R1\_FB13

#define CAN\_F1R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.652 CAN\_F1R1\_FB14

#define CAN\_F1R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

## 5.154.2.653 CAN\_F1R1\_FB15

#define CAN\_F1R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.654 CAN\_F1R1\_FB16

#define CAN\_F1R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.655 CAN\_F1R1\_FB17

#define CAN\_F1R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.656 CAN\_F1R1\_FB18

#define CAN\_F1R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.657 CAN\_F1R1\_FB19

#define CAN\_F1R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.658 CAN\_F1R1\_FB2

#define CAN\_F1R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.659 CAN\_F1R1\_FB20

#define CAN\_F1R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.660 CAN F1R1 FB21

#define CAN\_F1R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.661 CAN\_F1R1\_FB22

#define CAN\_F1R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.662 CAN\_F1R1\_FB23

#define CAN\_F1R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.663 CAN\_F1R1\_FB24

#define CAN\_F1R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.664 CAN\_F1R1\_FB25

#define CAN\_F1R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.665 CAN\_F1R1\_FB26

#define CAN\_F1R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.666 CAN\_F1R1\_FB27

#define CAN\_F1R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.667 CAN\_F1R1\_FB28

#define CAN\_F1R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.668 CAN\_F1R1\_FB29

#define CAN\_F1R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

## 5.154.2.669 CAN\_F1R1\_FB3

#define CAN\_F1R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

# 5.154.2.670 CAN\_F1R1\_FB30

#define CAN\_F1R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.671 CAN\_F1R1\_FB31

#define CAN\_F1R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.672 CAN\_F1R1\_FB4

#define CAN\_F1R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.673 CAN\_F1R1\_FB5

#define CAN\_F1R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.674 CAN\_F1R1\_FB6

#define CAN\_F1R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.675 CAN\_F1R1\_FB7

#define CAN\_F1R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

## 5.154.2.676 CAN\_F1R1\_FB8

#define CAN\_F1R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.677 CAN\_F1R1\_FB9

#define CAN\_F1R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.678 CAN\_F1R2\_FB0

#define CAN\_F1R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.679 CAN\_F1R2\_FB1

#define CAN\_F1R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.680 CAN\_F1R2\_FB10

#define CAN\_F1R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.681 CAN\_F1R2\_FB11

#define CAN\_F1R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.682 CAN\_F1R2\_FB12

#define CAN\_F1R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.683 CAN\_F1R2\_FB13

#define CAN\_F1R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.684 CAN F1R2 FB14

#define CAN\_F1R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.685 CAN\_F1R2\_FB15

#define CAN\_F1R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.686 CAN\_F1R2\_FB16

#define CAN\_F1R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.687 CAN\_F1R2\_FB17

#define CAN\_F1R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.688 CAN\_F1R2\_FB18

#define CAN\_F1R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.689 CAN\_F1R2\_FB19

#define CAN\_F1R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.690 CAN\_F1R2\_FB2

#define CAN\_F1R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.691 CAN\_F1R2\_FB20

#define CAN\_F1R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.692 CAN\_F1R2\_FB21

#define CAN\_F1R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.693 CAN\_F1R2\_FB22

#define CAN\_F1R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.694 CAN\_F1R2\_FB23

#define CAN\_F1R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.695 CAN\_F1R2\_FB24

#define CAN\_F1R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.696 CAN\_F1R2\_FB25

#define CAN\_F1R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.697 CAN\_F1R2\_FB26

#define CAN\_F1R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.698 CAN\_F1R2\_FB27

#define CAN\_F1R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.699 CAN\_F1R2\_FB28

#define CAN\_F1R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.700 CAN F1R2 FB29

#define CAN\_F1R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

## 5.154.2.701 CAN\_F1R2\_FB3

#define CAN\_F1R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.702 CAN\_F1R2\_FB30

#define CAN\_F1R2\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.703 CAN\_F1R2\_FB31

#define CAN\_F1R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.704 CAN\_F1R2\_FB4

#define CAN\_F1R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.705 CAN\_F1R2\_FB5

#define CAN\_F1R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.706 CAN\_F1R2\_FB6

#define CAN\_F1R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.707 CAN\_F1R2\_FB7

#define CAN\_F1R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.708 CAN F1R2 FB8

#define CAN\_F1R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.709 CAN\_F1R2\_FB9

#define CAN\_F1R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.710 CAN\_F2R1\_FB0

#define CAN\_F2R1\_FB0 ((uint32\_t)0x0000001)

# 5.154.2.711 CAN\_F2R1\_FB1

#define CAN\_F2R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.712 CAN\_F2R1\_FB10

#define CAN\_F2R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.713 CAN\_F2R1\_FB11

#define CAN\_F2R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.714 CAN\_F2R1\_FB12

#define CAN\_F2R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.715 CAN\_F2R1\_FB13

#define CAN\_F2R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

## 5.154.2.716 CAN\_F2R1\_FB14

#define CAN\_F2R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.717 CAN\_F2R1\_FB15

#define CAN\_F2R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.718 CAN\_F2R1\_FB16

#define CAN\_F2R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.719 CAN\_F2R1\_FB17

#define CAN\_F2R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.720 CAN\_F2R1\_FB18

#define CAN\_F2R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.721 CAN\_F2R1\_FB19

#define CAN\_F2R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

### 5.154.2.722 CAN\_F2R1\_FB2

#define CAN\_F2R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.723 CAN\_F2R1\_FB20

#define CAN\_F2R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.724 CAN F2R1 FB21

#define CAN\_F2R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

## 5.154.2.725 CAN\_F2R1\_FB22

#define CAN\_F2R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.726 CAN\_F2R1\_FB23

#define CAN\_F2R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.727 CAN\_F2R1\_FB24

#define CAN\_F2R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.728 CAN\_F2R1\_FB25

#define CAN\_F2R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.729 CAN\_F2R1\_FB26

#define CAN\_F2R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.730 CAN\_F2R1\_FB27

#define CAN\_F2R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.731 CAN\_F2R1\_FB28

#define CAN\_F2R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.732 CAN\_F2R1\_FB29

#define CAN\_F2R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

## 5.154.2.733 CAN\_F2R1\_FB3

#define CAN\_F2R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.734 CAN\_F2R1\_FB30

#define CAN\_F2R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.735 CAN\_F2R1\_FB31

#define CAN\_F2R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.736 CAN\_F2R1\_FB4

#define CAN\_F2R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.737 CAN\_F2R1\_FB5

#define CAN\_F2R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.738 CAN\_F2R1\_FB6

#define CAN\_F2R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.739 CAN\_F2R1\_FB7

#define CAN\_F2R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.740 CAN F2R1 FB8

#define CAN\_F2R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

### 5.154.2.741 CAN\_F2R1\_FB9

#define CAN\_F2R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.742 CAN\_F2R2\_FB0

#define CAN\_F2R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.743 CAN\_F2R2\_FB1

#define CAN\_F2R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.744 CAN\_F2R2\_FB10

#define CAN\_F2R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.745 CAN\_F2R2\_FB11

#define CAN\_F2R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.746 CAN\_F2R2\_FB12

#define CAN\_F2R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.747 CAN\_F2R2\_FB13

#define CAN\_F2R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.748 CAN F2R2 FB14

#define CAN\_F2R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

### 5.154.2.749 CAN\_F2R2\_FB15

#define CAN\_F2R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.750 CAN\_F2R2\_FB16

#define CAN\_F2R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.751 CAN\_F2R2\_FB17

#define CAN\_F2R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.752 CAN\_F2R2\_FB18

#define CAN\_F2R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.753 CAN\_F2R2\_FB19

#define CAN\_F2R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.754 CAN\_F2R2\_FB2

#define CAN\_F2R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.755 CAN\_F2R2\_FB20

#define CAN\_F2R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.756 CAN F2R2 FB21

#define CAN\_F2R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

## 5.154.2.757 CAN\_F2R2\_FB22

#define CAN\_F2R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.758 CAN\_F2R2\_FB23

#define CAN\_F2R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.759 CAN\_F2R2\_FB24

#define CAN\_F2R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.760 CAN\_F2R2\_FB25

#define CAN\_F2R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.761 CAN\_F2R2\_FB26

#define CAN\_F2R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.762 CAN\_F2R2\_FB27

#define CAN\_F2R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

## 5.154.2.763 CAN\_F2R2\_FB28

#define CAN\_F2R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.764 CAN F2R2 FB29

#define CAN\_F2R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

## 5.154.2.765 CAN\_F2R2\_FB3

#define CAN\_F2R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.766 CAN\_F2R2\_FB30

#define CAN\_F2R2\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.767 CAN\_F2R2\_FB31

#define CAN\_F2R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.768 CAN\_F2R2\_FB4

#define CAN\_F2R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.769 CAN\_F2R2\_FB5

#define CAN\_F2R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.770 CAN\_F2R2\_FB6

#define CAN\_F2R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.771 CAN\_F2R2\_FB7

#define CAN\_F2R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.772 CAN F2R2 FB8

#define CAN\_F2R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.773 CAN\_F2R2\_FB9

#define CAN\_F2R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.774 CAN\_F3R1\_FB0

#define CAN\_F3R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.775 CAN\_F3R1\_FB1

#define CAN\_F3R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.776 CAN\_F3R1\_FB10

#define CAN\_F3R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.777 CAN\_F3R1\_FB11

#define CAN\_F3R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.778 CAN\_F3R1\_FB12

#define CAN\_F3R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.779 CAN\_F3R1\_FB13

#define CAN\_F3R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.780 CAN\_F3R1\_FB14

#define CAN\_F3R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

## 5.154.2.781 CAN\_F3R1\_FB15

#define CAN\_F3R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

# 5.154.2.782 CAN\_F3R1\_FB16

#define CAN\_F3R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.783 CAN\_F3R1\_FB17

#define CAN\_F3R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

## 5.154.2.784 CAN\_F3R1\_FB18

#define CAN\_F3R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

## 5.154.2.785 CAN\_F3R1\_FB19

#define CAN\_F3R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.786 CAN\_F3R1\_FB2

#define CAN\_F3R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

## 5.154.2.787 CAN\_F3R1\_FB20

#define CAN\_F3R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.788 CAN F3R1 FB21

#define CAN\_F3R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.789 CAN\_F3R1\_FB22

#define CAN\_F3R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.790 CAN\_F3R1\_FB23

#define CAN\_F3R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.791 CAN\_F3R1\_FB24

#define CAN\_F3R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

## 5.154.2.792 CAN\_F3R1\_FB25

#define CAN\_F3R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

## 5.154.2.793 CAN\_F3R1\_FB26

#define CAN\_F3R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.794 CAN\_F3R1\_FB27

#define CAN\_F3R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.795 CAN\_F3R1\_FB28

#define CAN\_F3R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

## 5.154.2.796 CAN\_F3R1\_FB29

#define CAN\_F3R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.797 CAN\_F3R1\_FB3

#define CAN\_F3R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.798 CAN\_F3R1\_FB30

#define CAN\_F3R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.799 CAN\_F3R1\_FB31

#define CAN\_F3R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

## 5.154.2.800 CAN\_F3R1\_FB4

#define CAN\_F3R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

## 5.154.2.801 CAN\_F3R1\_FB5

#define CAN\_F3R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

### 5.154.2.802 CAN\_F3R1\_FB6

#define CAN\_F3R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

## 5.154.2.803 CAN\_F3R1\_FB7

#define CAN\_F3R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.804 CAN F3R1 FB8

#define CAN\_F3R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

## 5.154.2.805 CAN\_F3R1\_FB9

#define CAN\_F3R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.806 CAN\_F3R2\_FB0

#define CAN\_F3R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.807 CAN\_F3R2\_FB1

#define CAN\_F3R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

## 5.154.2.808 CAN\_F3R2\_FB10

#define CAN\_F3R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

## 5.154.2.809 CAN\_F3R2\_FB11

#define CAN\_F3R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.810 CAN\_F3R2\_FB12

#define CAN\_F3R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

## 5.154.2.811 CAN\_F3R2\_FB13

#define CAN\_F3R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

## 5.154.2.812 CAN\_F3R2\_FB14

#define CAN\_F3R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.813 CAN\_F3R2\_FB15

#define CAN\_F3R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.814 CAN\_F3R2\_FB16

#define CAN\_F3R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.815 CAN\_F3R2\_FB17

#define CAN\_F3R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.816 CAN\_F3R2\_FB18

#define CAN\_F3R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.817 CAN\_F3R2\_FB19

#define CAN\_F3R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.818 CAN\_F3R2\_FB2

#define CAN\_F3R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.819 CAN\_F3R2\_FB20

#define CAN\_F3R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.820 CAN F3R2 FB21

#define CAN\_F3R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.821 CAN\_F3R2\_FB22

#define CAN\_F3R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.822 CAN\_F3R2\_FB23

#define CAN\_F3R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.823 CAN\_F3R2\_FB24

#define CAN\_F3R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.824 CAN\_F3R2\_FB25

#define CAN\_F3R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.825 CAN\_F3R2\_FB26

#define CAN\_F3R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.826 CAN\_F3R2\_FB27

#define CAN\_F3R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.827 CAN\_F3R2\_FB28

#define CAN\_F3R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.828 CAN F3R2 FB29

#define CAN\_F3R2\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.829 CAN\_F3R2\_FB3

#define CAN\_F3R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.830 CAN\_F3R2\_FB30

#define CAN\_F3R2\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.831 CAN\_F3R2\_FB31

#define CAN\_F3R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.832 CAN\_F3R2\_FB4

#define CAN\_F3R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.833 CAN\_F3R2\_FB5

#define CAN\_F3R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.834 CAN\_F3R2\_FB6

#define CAN\_F3R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.835 CAN\_F3R2\_FB7

#define CAN\_F3R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.836 CAN\_F3R2\_FB8

#define CAN\_F3R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.837 CAN\_F3R2\_FB9

#define CAN\_F3R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.838 CAN\_F4R1\_FB0

#define CAN\_F4R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.839 CAN\_F4R1\_FB1

#define CAN\_F4R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.840 CAN\_F4R1\_FB10

#define CAN\_F4R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.841 CAN\_F4R1\_FB11

#define CAN\_F4R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.842 CAN\_F4R1\_FB12

#define CAN\_F4R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.843 CAN\_F4R1\_FB13

#define CAN\_F4R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.844 CAN\_F4R1\_FB14

#define CAN\_F4R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.845 CAN\_F4R1\_FB15

#define CAN\_F4R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.846 CAN\_F4R1\_FB16

#define CAN\_F4R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.847 CAN\_F4R1\_FB17

#define CAN\_F4R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.848 CAN\_F4R1\_FB18

#define CAN\_F4R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.849 CAN\_F4R1\_FB19

#define CAN\_F4R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.850 CAN\_F4R1\_FB2

#define CAN\_F4R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.851 CAN\_F4R1\_FB20

#define CAN\_F4R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.852 CAN F4R1 FB21

#define CAN\_F4R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.853 CAN\_F4R1\_FB22

#define CAN\_F4R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.854 CAN\_F4R1\_FB23

#define CAN\_F4R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.855 CAN\_F4R1\_FB24

#define CAN\_F4R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.856 CAN\_F4R1\_FB25

#define CAN\_F4R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.857 CAN\_F4R1\_FB26

#define CAN\_F4R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.858 CAN\_F4R1\_FB27

#define CAN\_F4R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.859 CAN\_F4R1\_FB28

#define CAN\_F4R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.860 CAN F4R1 FB29

#define CAN\_F4R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.861 CAN\_F4R1\_FB3

#define CAN\_F4R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.862 CAN\_F4R1\_FB30

#define CAN\_F4R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.863 CAN\_F4R1\_FB31

#define CAN\_F4R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.864 CAN\_F4R1\_FB4

#define CAN\_F4R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.865 CAN\_F4R1\_FB5

#define CAN\_F4R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.866 CAN\_F4R1\_FB6

#define CAN\_F4R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.867 CAN\_F4R1\_FB7

#define CAN\_F4R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.868 CAN F4R1 FB8

#define CAN\_F4R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

### 5.154.2.869 CAN\_F4R1\_FB9

#define CAN\_F4R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.870 CAN\_F4R2\_FB0

#define CAN\_F4R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.871 CAN\_F4R2\_FB1

#define CAN\_F4R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.872 CAN\_F4R2\_FB10

#define CAN\_F4R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.873 CAN\_F4R2\_FB11

#define CAN\_F4R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.874 CAN\_F4R2\_FB12

#define CAN\_F4R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.875 CAN\_F4R2\_FB13

#define CAN\_F4R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.876 CAN F4R2 FB14

#define CAN\_F4R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.877 CAN\_F4R2\_FB15

#define CAN\_F4R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.878 CAN\_F4R2\_FB16

#define CAN\_F4R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.879 CAN\_F4R2\_FB17

#define CAN\_F4R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

### 5.154.2.880 CAN\_F4R2\_FB18

#define CAN\_F4R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.881 CAN\_F4R2\_FB19

#define CAN\_F4R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.882 CAN\_F4R2\_FB2

#define CAN\_F4R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.883 CAN\_F4R2\_FB20

#define CAN\_F4R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.884 CAN F4R2 FB21

#define CAN\_F4R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.885 CAN\_F4R2\_FB22

#define CAN\_F4R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.886 CAN\_F4R2\_FB23

#define CAN\_F4R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.887 CAN\_F4R2\_FB24

#define CAN\_F4R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.888 CAN\_F4R2\_FB25

#define CAN\_F4R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.889 CAN\_F4R2\_FB26

#define CAN\_F4R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.890 CAN\_F4R2\_FB27

#define CAN\_F4R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.891 CAN\_F4R2\_FB28

#define CAN\_F4R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

# 5.154.2.892 CAN\_F4R2\_FB29

#define CAN\_F4R2\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

# 5.154.2.893 CAN\_F4R2\_FB3

#define CAN\_F4R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.894 CAN\_F4R2\_FB30

#define CAN\_F4R2\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.895 CAN\_F4R2\_FB31

#define CAN\_F4R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.896 CAN\_F4R2\_FB4

#define CAN\_F4R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.897 CAN\_F4R2\_FB5

#define CAN\_F4R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.898 CAN\_F4R2\_FB6

#define CAN\_F4R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.899 CAN\_F4R2\_FB7

#define CAN\_F4R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.900 CAN F4R2 FB8

#define CAN\_F4R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.901 CAN\_F4R2\_FB9

#define CAN\_F4R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.902 CAN\_F5R1\_FB0

#define CAN\_F5R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.903 CAN\_F5R1\_FB1

#define CAN\_F5R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.904 CAN\_F5R1\_FB10

#define CAN\_F5R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.905 CAN\_F5R1\_FB11

#define CAN\_F5R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.906 CAN\_F5R1\_FB12

#define CAN\_F5R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.907 CAN\_F5R1\_FB13

#define CAN\_F5R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.908 CAN\_F5R1\_FB14

#define CAN\_F5R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.909 CAN\_F5R1\_FB15

#define CAN\_F5R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.910 CAN\_F5R1\_FB16

#define CAN\_F5R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.911 CAN\_F5R1\_FB17

#define CAN\_F5R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.912 CAN\_F5R1\_FB18

#define CAN\_F5R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.913 CAN\_F5R1\_FB19

#define CAN\_F5R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.914 CAN\_F5R1\_FB2

#define CAN\_F5R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.915 CAN\_F5R1\_FB20

#define CAN\_F5R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.916 CAN F5R1 FB21

#define CAN\_F5R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.917 CAN\_F5R1\_FB22

#define CAN\_F5R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.918 CAN\_F5R1\_FB23

#define CAN\_F5R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.919 CAN\_F5R1\_FB24

#define CAN\_F5R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.920 CAN\_F5R1\_FB25

#define CAN\_F5R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.921 CAN\_F5R1\_FB26

#define CAN\_F5R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.922 CAN\_F5R1\_FB27

#define CAN\_F5R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.923 CAN\_F5R1\_FB28

#define CAN\_F5R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.924 CAN F5R1 FB29

#define CAN\_F5R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.925 CAN\_F5R1\_FB3

#define CAN\_F5R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.926 CAN\_F5R1\_FB30

#define CAN\_F5R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.927 CAN\_F5R1\_FB31

#define CAN\_F5R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.928 CAN\_F5R1\_FB4

#define CAN\_F5R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.929 CAN\_F5R1\_FB5

#define CAN\_F5R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.930 CAN\_F5R1\_FB6

#define CAN\_F5R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.931 CAN\_F5R1\_FB7

#define CAN\_F5R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.932 CAN\_F5R1\_FB8

#define CAN\_F5R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

### 5.154.2.933 CAN\_F5R1\_FB9

#define CAN\_F5R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.934 CAN\_F5R2\_FB0

#define CAN\_F5R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.935 CAN\_F5R2\_FB1

#define CAN\_F5R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.936 CAN\_F5R2\_FB10

#define CAN\_F5R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.937 CAN\_F5R2\_FB11

#define CAN\_F5R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.938 CAN\_F5R2\_FB12

#define CAN\_F5R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.939 CAN\_F5R2\_FB13

#define CAN\_F5R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.940 CAN F5R2 FB14

#define CAN\_F5R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

### 5.154.2.941 CAN\_F5R2\_FB15

#define CAN\_F5R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.942 CAN\_F5R2\_FB16

#define CAN\_F5R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.943 CAN\_F5R2\_FB17

#define CAN\_F5R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.944 CAN\_F5R2\_FB18

#define CAN\_F5R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.945 CAN\_F5R2\_FB19

#define CAN\_F5R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.946 CAN\_F5R2\_FB2

#define CAN\_F5R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.947 CAN\_F5R2\_FB20

#define CAN\_F5R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.948 CAN F5R2 FB21

#define CAN\_F5R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.949 CAN\_F5R2\_FB22

#define CAN\_F5R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.950 CAN\_F5R2\_FB23

#define CAN\_F5R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.951 CAN\_F5R2\_FB24

#define CAN\_F5R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.952 CAN\_F5R2\_FB25

#define CAN\_F5R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.953 CAN\_F5R2\_FB26

#define CAN\_F5R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.954 CAN\_F5R2\_FB27

#define CAN\_F5R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.955 CAN\_F5R2\_FB28

#define CAN\_F5R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.956 CAN\_F5R2\_FB29

#define CAN\_F5R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.957 CAN\_F5R2\_FB3

#define CAN\_F5R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.958 CAN\_F5R2\_FB30

#define CAN\_F5R2\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.959 CAN\_F5R2\_FB31

#define CAN\_F5R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.960 CAN\_F5R2\_FB4

#define CAN\_F5R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.961 CAN\_F5R2\_FB5

#define CAN\_F5R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.962 CAN\_F5R2\_FB6

#define CAN\_F5R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.963 CAN\_F5R2\_FB7

#define CAN\_F5R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.964 CAN F5R2 FB8

#define CAN\_F5R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.965 CAN\_F5R2\_FB9

#define CAN\_F5R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.966 CAN\_F6R1\_FB0

#define CAN\_F6R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.967 CAN\_F6R1\_FB1

#define CAN\_F6R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.968 CAN\_F6R1\_FB10

#define CAN\_F6R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.969 CAN\_F6R1\_FB11

#define CAN\_F6R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.970 CAN\_F6R1\_FB12

#define CAN\_F6R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.971 CAN\_F6R1\_FB13

#define CAN\_F6R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

# 5.154.2.972 CAN\_F6R1\_FB14

#define CAN\_F6R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.973 CAN\_F6R1\_FB15

#define CAN\_F6R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.974 CAN\_F6R1\_FB16

#define CAN\_F6R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.975 CAN\_F6R1\_FB17

#define CAN\_F6R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.976 CAN\_F6R1\_FB18

#define CAN\_F6R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.977 CAN\_F6R1\_FB19

#define CAN\_F6R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.978 CAN\_F6R1\_FB2

#define CAN\_F6R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.979 CAN\_F6R1\_FB20

#define CAN\_F6R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.980 CAN F6R1 FB21

#define CAN\_F6R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.981 CAN\_F6R1\_FB22

#define CAN\_F6R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.982 CAN\_F6R1\_FB23

#define CAN\_F6R1\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.983 CAN\_F6R1\_FB24

#define CAN\_F6R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.984 CAN\_F6R1\_FB25

#define CAN\_F6R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.985 CAN\_F6R1\_FB26

#define CAN\_F6R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.986 CAN\_F6R1\_FB27

#define CAN\_F6R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.987 CAN\_F6R1\_FB28

#define CAN\_F6R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.988 CAN\_F6R1\_FB29

#define CAN\_F6R1\_FB29 ((uint32\_t)0x2000000)

Filter bit 29

### 5.154.2.989 CAN\_F6R1\_FB3

#define CAN\_F6R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.990 CAN\_F6R1\_FB30

#define CAN\_F6R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.991 CAN\_F6R1\_FB31

#define CAN\_F6R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.992 CAN\_F6R1\_FB4

#define CAN\_F6R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.993 CAN\_F6R1\_FB5

#define CAN\_F6R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.994 CAN\_F6R1\_FB6

#define CAN\_F6R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.995 CAN\_F6R1\_FB7

#define CAN\_F6R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.996 CAN\_F6R1\_FB8

#define CAN\_F6R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.997 CAN\_F6R1\_FB9

#define CAN\_F6R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.998 CAN\_F6R2\_FB0

#define CAN\_F6R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.999 CAN\_F6R2\_FB1

#define CAN\_F6R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.1000 CAN\_F6R2\_FB10

#define CAN\_F6R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1001 CAN\_F6R2\_FB11

#define CAN\_F6R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1002 CAN\_F6R2\_FB12

#define CAN\_F6R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1003 CAN\_F6R2\_FB13

#define CAN\_F6R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1004 CAN\_F6R2\_FB14

#define CAN\_F6R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1005 CAN\_F6R2\_FB15

#define CAN\_F6R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

# 5.154.2.1006 CAN\_F6R2\_FB16

#define CAN\_F6R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.1007 CAN\_F6R2\_FB17

#define CAN\_F6R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1008 CAN\_F6R2\_FB18

#define CAN\_F6R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1009 CAN\_F6R2\_FB19

#define CAN\_F6R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.1010 CAN\_F6R2\_FB2

#define CAN\_F6R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1011 CAN\_F6R2\_FB20

#define CAN\_F6R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.1012 CAN\_F6R2\_FB21

#define CAN\_F6R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

# 5.154.2.1013 CAN\_F6R2\_FB22

#define CAN\_F6R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1014 CAN\_F6R2\_FB23

#define CAN\_F6R2\_FB23 ((uint32\_t)0x00800000)

# 5.154.2.1015 CAN\_F6R2\_FB24

#define CAN\_F6R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1016 CAN\_F6R2\_FB25

#define CAN\_F6R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1017 CAN\_F6R2\_FB26

#define CAN\_F6R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1018 CAN\_F6R2\_FB27

#define CAN\_F6R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1019 CAN\_F6R2\_FB28

#define CAN\_F6R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.1020 CAN\_F6R2\_FB29

#define CAN\_F6R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.1021 CAN\_F6R2\_FB3

#define CAN\_F6R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1022 CAN\_F6R2\_FB30

#define CAN\_F6R2\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.1023 CAN\_F6R2\_FB31

#define CAN\_F6R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1024 CAN\_F6R2\_FB4

#define CAN\_F6R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1025 CAN\_F6R2\_FB5

#define CAN\_F6R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1026 CAN\_F6R2\_FB6

#define CAN\_F6R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1027 CAN\_F6R2\_FB7

#define CAN\_F6R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.1028 CAN F6R2 FB8

#define CAN\_F6R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1029 CAN\_F6R2\_FB9

#define CAN\_F6R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

# 5.154.2.1030 CAN\_F7R1\_FB0

#define CAN\_F7R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.1031 CAN\_F7R1\_FB1

#define CAN\_F7R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.1032 CAN\_F7R1\_FB10

#define CAN\_F7R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1033 CAN\_F7R1\_FB11

#define CAN\_F7R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1034 CAN\_F7R1\_FB12

#define CAN\_F7R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1035 CAN\_F7R1\_FB13

#define CAN\_F7R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1036 CAN\_F7R1\_FB14

#define CAN\_F7R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1037 CAN\_F7R1\_FB15

#define CAN\_F7R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.1038 CAN\_F7R1\_FB16

#define CAN\_F7R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.1039 CAN\_F7R1\_FB17

#define CAN\_F7R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1040 CAN\_F7R1\_FB18

#define CAN\_F7R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1041 CAN\_F7R1\_FB19

#define CAN\_F7R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

### 5.154.2.1042 CAN\_F7R1\_FB2

#define CAN\_F7R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1043 CAN\_F7R1\_FB20

#define CAN\_F7R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.1044 CAN\_F7R1\_FB21

#define CAN\_F7R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

### 5.154.2.1045 CAN\_F7R1\_FB22

#define CAN\_F7R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1046 CAN\_F7R1\_FB23

#define CAN\_F7R1\_FB23 ((uint32\_t)0x00800000)

# 5.154.2.1047 CAN\_F7R1\_FB24

#define CAN\_F7R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1048 CAN\_F7R1\_FB25

#define CAN\_F7R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1049 CAN\_F7R1\_FB26

#define CAN\_F7R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1050 CAN\_F7R1\_FB27

#define CAN\_F7R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1051 CAN\_F7R1\_FB28

#define CAN\_F7R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.1052 CAN\_F7R1\_FB29

#define CAN\_F7R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

### 5.154.2.1053 CAN\_F7R1\_FB3

#define CAN\_F7R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1054 CAN\_F7R1\_FB30

#define CAN\_F7R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.1055 CAN\_F7R1\_FB31

#define CAN\_F7R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1056 CAN\_F7R1\_FB4

#define CAN\_F7R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1057 CAN\_F7R1\_FB5

#define CAN\_F7R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1058 CAN\_F7R1\_FB6

#define CAN\_F7R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1059 CAN\_F7R1\_FB7

#define CAN\_F7R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.1060 CAN F7R1 FB8

#define CAN\_F7R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1061 CAN\_F7R1\_FB9

#define CAN\_F7R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

# 5.154.2.1062 CAN\_F7R2\_FB0

#define CAN\_F7R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.1063 CAN\_F7R2\_FB1

#define CAN\_F7R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.1064 CAN\_F7R2\_FB10

#define CAN\_F7R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1065 CAN\_F7R2\_FB11

#define CAN\_F7R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1066 CAN\_F7R2\_FB12

#define CAN\_F7R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1067 CAN\_F7R2\_FB13

#define CAN\_F7R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1068 CAN\_F7R2\_FB14

#define CAN\_F7R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1069 CAN\_F7R2\_FB15

#define CAN\_F7R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

# 5.154.2.1070 CAN\_F7R2\_FB16

#define CAN\_F7R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.1071 CAN\_F7R2\_FB17

#define CAN\_F7R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1072 CAN\_F7R2\_FB18

#define CAN\_F7R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1073 CAN\_F7R2\_FB19

#define CAN\_F7R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.1074 CAN\_F7R2\_FB2

#define CAN\_F7R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1075 CAN\_F7R2\_FB20

#define CAN\_F7R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.1076 CAN F7R2 FB21

#define CAN\_F7R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

# 5.154.2.1077 CAN\_F7R2\_FB22

#define CAN\_F7R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1078 CAN\_F7R2\_FB23

#define CAN\_F7R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.1079 CAN\_F7R2\_FB24

#define CAN\_F7R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1080 CAN\_F7R2\_FB25

#define CAN\_F7R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1081 CAN\_F7R2\_FB26

#define CAN\_F7R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1082 CAN\_F7R2\_FB27

#define CAN\_F7R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1083 CAN\_F7R2\_FB28

#define CAN\_F7R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.1084 CAN\_F7R2\_FB29

#define CAN\_F7R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.1085 CAN\_F7R2\_FB3

#define CAN\_F7R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1086 CAN\_F7R2\_FB30

#define CAN\_F7R2\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.1087 CAN\_F7R2\_FB31

#define CAN\_F7R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1088 CAN\_F7R2\_FB4

#define CAN\_F7R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1089 CAN\_F7R2\_FB5

#define CAN\_F7R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1090 CAN\_F7R2\_FB6

#define CAN\_F7R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1091 CAN\_F7R2\_FB7

 $\texttt{\#define CAN\_F7R2\_FB7 ((uint32\_t)0x00000080)}$ 

Filter bit 7

### 5.154.2.1092 CAN\_F7R2\_FB8

#define CAN\_F7R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1093 CAN\_F7R2\_FB9

#define CAN\_F7R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.1094 CAN\_F8R1\_FB0

#define CAN\_F8R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.1095 CAN\_F8R1\_FB1

#define CAN\_F8R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.1096 CAN\_F8R1\_FB10

#define CAN\_F8R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1097 CAN\_F8R1\_FB11

#define CAN\_F8R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1098 CAN\_F8R1\_FB12

#define CAN\_F8R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1099 CAN\_F8R1\_FB13

#define CAN\_F8R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1100 CAN\_F8R1\_FB14

#define CAN\_F8R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1101 CAN\_F8R1\_FB15

#define CAN\_F8R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.1102 CAN\_F8R1\_FB16

#define CAN\_F8R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.1103 CAN\_F8R1\_FB17

#define CAN\_F8R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1104 CAN\_F8R1\_FB18

#define CAN\_F8R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1105 CAN\_F8R1\_FB19

#define CAN\_F8R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.1106 CAN\_F8R1\_FB2

#define CAN\_F8R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1107 CAN\_F8R1\_FB20

#define CAN\_F8R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.1108 CAN F8R1 FB21

#define CAN\_F8R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

## 5.154.2.1109 CAN\_F8R1\_FB22

#define CAN\_F8R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1110 CAN\_F8R1\_FB23

#define CAN\_F8R1\_FB23 ((uint32\_t)0x00800000)

# 5.154.2.1111 CAN\_F8R1\_FB24

#define CAN\_F8R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1112 CAN\_F8R1\_FB25

#define CAN\_F8R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1113 CAN\_F8R1\_FB26

#define CAN\_F8R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1114 CAN\_F8R1\_FB27

#define CAN\_F8R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1115 CAN\_F8R1\_FB28

#define CAN\_F8R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.1116 CAN\_F8R1\_FB29

#define CAN\_F8R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.1117 CAN\_F8R1\_FB3

#define CAN\_F8R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1118 CAN\_F8R1\_FB30

#define CAN\_F8R1\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.1119 CAN\_F8R1\_FB31

#define CAN\_F8R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1120 CAN\_F8R1\_FB4

#define CAN\_F8R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1121 CAN\_F8R1\_FB5

#define CAN\_F8R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1122 CAN\_F8R1\_FB6

#define CAN\_F8R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1123 CAN\_F8R1\_FB7

#define CAN\_F8R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.1124 CAN F8R1 FB8

#define CAN\_F8R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1125 CAN\_F8R1\_FB9

#define CAN\_F8R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.1126 CAN\_F8R2\_FB0

#define CAN\_F8R2\_FB0 ((uint32\_t)0x0000001)

# 5.154.2.1127 CAN\_F8R2\_FB1

#define CAN\_F8R2\_FB1 ((uint32\_t)0x0000002)

Filter bit 1

# 5.154.2.1128 CAN\_F8R2\_FB10

#define CAN\_F8R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1129 CAN\_F8R2\_FB11

#define CAN\_F8R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1130 CAN\_F8R2\_FB12

#define CAN\_F8R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1131 CAN\_F8R2\_FB13

#define CAN\_F8R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1132 CAN\_F8R2\_FB14

#define CAN\_F8R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1133 CAN\_F8R2\_FB15

#define CAN\_F8R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.1134 CAN\_F8R2\_FB16

#define CAN\_F8R2\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.1135 CAN\_F8R2\_FB17

#define CAN\_F8R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1136 CAN\_F8R2\_FB18

#define CAN\_F8R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1137 CAN\_F8R2\_FB19

#define CAN\_F8R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.1138 CAN\_F8R2\_FB2

#define CAN\_F8R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1139 CAN\_F8R2\_FB20

#define CAN\_F8R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.1140 CAN F8R2 FB21

#define CAN\_F8R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

# 5.154.2.1141 CAN\_F8R2\_FB22

#define CAN\_F8R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1142 CAN\_F8R2\_FB23

#define CAN\_F8R2\_FB23 ((uint32\_t)0x00800000)

### 5.154.2.1143 CAN\_F8R2\_FB24

#define CAN\_F8R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1144 CAN\_F8R2\_FB25

#define CAN\_F8R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1145 CAN\_F8R2\_FB26

#define CAN\_F8R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1146 CAN\_F8R2\_FB27

#define CAN\_F8R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1147 CAN\_F8R2\_FB28

#define CAN\_F8R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.1148 CAN F8R2 FB29

#define CAN\_F8R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.1149 CAN\_F8R2\_FB3

#define CAN\_F8R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1150 CAN\_F8R2\_FB30

#define CAN\_F8R2\_FB30 ((uint32\_t))0x40000000)

### 5.154.2.1151 CAN\_F8R2\_FB31

#define CAN\_F8R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1152 CAN\_F8R2\_FB4

#define CAN\_F8R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1153 CAN\_F8R2\_FB5

#define CAN\_F8R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1154 CAN\_F8R2\_FB6

#define CAN\_F8R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1155 CAN\_F8R2\_FB7

#define CAN\_F8R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

### 5.154.2.1156 CAN\_F8R2\_FB8

#define CAN\_F8R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1157 CAN\_F8R2\_FB9

#define CAN\_F8R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.1158 CAN\_F9R1\_FB0

#define CAN\_F9R1\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.1159 CAN\_F9R1\_FB1

#define CAN\_F9R1\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.1160 CAN\_F9R1\_FB10

#define CAN\_F9R1\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1161 CAN\_F9R1\_FB11

#define CAN\_F9R1\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1162 CAN\_F9R1\_FB12

#define CAN\_F9R1\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1163 CAN\_F9R1\_FB13

#define CAN\_F9R1\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1164 CAN\_F9R1\_FB14

#define CAN\_F9R1\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1165 CAN\_F9R1\_FB15

#define CAN\_F9R1\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.1166 CAN\_F9R1\_FB16

#define CAN\_F9R1\_FB16 ((uint32\_t)0x00010000)

### 5.154.2.1167 CAN\_F9R1\_FB17

#define CAN\_F9R1\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1168 CAN\_F9R1\_FB18

#define CAN\_F9R1\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1169 CAN\_F9R1\_FB19

#define CAN\_F9R1\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

### 5.154.2.1170 CAN\_F9R1\_FB2

#define CAN\_F9R1\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1171 CAN\_F9R1\_FB20

#define CAN\_F9R1\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

### 5.154.2.1172 CAN\_F9R1\_FB21

#define CAN\_F9R1\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

# 5.154.2.1173 CAN\_F9R1\_FB22

#define CAN\_F9R1\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1174 CAN\_F9R1\_FB23

#define CAN\_F9R1\_FB23 ((uint32\_t)0x00800000)

# 5.154.2.1175 CAN\_F9R1\_FB24

#define CAN\_F9R1\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1176 CAN\_F9R1\_FB25

#define CAN\_F9R1\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1177 CAN\_F9R1\_FB26

#define CAN\_F9R1\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1178 CAN\_F9R1\_FB27

#define CAN\_F9R1\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1179 CAN\_F9R1\_FB28

#define CAN\_F9R1\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

#### 5.154.2.1180 CAN F9R1 FB29

#define CAN\_F9R1\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

## 5.154.2.1181 CAN\_F9R1\_FB3

#define CAN\_F9R1\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1182 CAN\_F9R1\_FB30

#define CAN\_F9R1\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.1183 CAN\_F9R1\_FB31

#define CAN\_F9R1\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1184 CAN\_F9R1\_FB4

#define CAN\_F9R1\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1185 CAN\_F9R1\_FB5

#define CAN\_F9R1\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1186 CAN\_F9R1\_FB6

#define CAN\_F9R1\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1187 CAN\_F9R1\_FB7

#define CAN\_F9R1\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.1188 CAN F9R1 FB8

#define CAN\_F9R1\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1189 CAN\_F9R1\_FB9

#define CAN\_F9R1\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.1190 CAN\_F9R2\_FB0

#define CAN\_F9R2\_FB0 ((uint32\_t)0x0000001)

### 5.154.2.1191 CAN\_F9R2\_FB1

#define CAN\_F9R2\_FB1 ((uint32\_t)0x00000002)

Filter bit 1

# 5.154.2.1192 CAN\_F9R2\_FB10

#define CAN\_F9R2\_FB10 ((uint32\_t)0x00000400)

Filter bit 10

# 5.154.2.1193 CAN\_F9R2\_FB11

#define CAN\_F9R2\_FB11 ((uint32\_t)0x00000800)

Filter bit 11

### 5.154.2.1194 CAN\_F9R2\_FB12

#define CAN\_F9R2\_FB12 ((uint32\_t)0x00001000)

Filter bit 12

# 5.154.2.1195 CAN\_F9R2\_FB13

#define CAN\_F9R2\_FB13 ((uint32\_t)0x00002000)

Filter bit 13

### 5.154.2.1196 CAN\_F9R2\_FB14

#define CAN\_F9R2\_FB14 ((uint32\_t)0x00004000)

Filter bit 14

# 5.154.2.1197 CAN\_F9R2\_FB15

#define CAN\_F9R2\_FB15 ((uint32\_t)0x00008000)

Filter bit 15

### 5.154.2.1198 CAN\_F9R2\_FB16

#define CAN\_F9R2\_FB16 ((uint32\_t)0x00010000)

#### 5.154.2.1199 CAN\_F9R2\_FB17

#define CAN\_F9R2\_FB17 ((uint32\_t)0x00020000)

Filter bit 17

# 5.154.2.1200 CAN\_F9R2\_FB18

#define CAN\_F9R2\_FB18 ((uint32\_t)0x00040000)

Filter bit 18

# 5.154.2.1201 CAN\_F9R2\_FB19

#define CAN\_F9R2\_FB19 ((uint32\_t)0x00080000)

Filter bit 19

#### 5.154.2.1202 CAN\_F9R2\_FB2

#define CAN\_F9R2\_FB2 ((uint32\_t)0x00000004)

Filter bit 2

# 5.154.2.1203 CAN\_F9R2\_FB20

#define CAN\_F9R2\_FB20 ((uint32\_t)0x00100000)

Filter bit 20

#### 5.154.2.1204 CAN F9R2 FB21

#define CAN\_F9R2\_FB21 ((uint32\_t)0x00200000)

Filter bit 21

## 5.154.2.1205 CAN\_F9R2\_FB22

#define CAN\_F9R2\_FB22 ((uint32\_t)0x00400000)

Filter bit 22

### 5.154.2.1206 CAN\_F9R2\_FB23

#define CAN\_F9R2\_FB23 ((uint32\_t)0x00800000)

# 5.154.2.1207 CAN\_F9R2\_FB24

#define CAN\_F9R2\_FB24 ((uint32\_t)0x01000000)

Filter bit 24

# 5.154.2.1208 CAN\_F9R2\_FB25

#define CAN\_F9R2\_FB25 ((uint32\_t)0x02000000)

Filter bit 25

# 5.154.2.1209 CAN\_F9R2\_FB26

#define CAN\_F9R2\_FB26 ((uint32\_t)0x04000000)

Filter bit 26

### 5.154.2.1210 CAN\_F9R2\_FB27

#define CAN\_F9R2\_FB27 ((uint32\_t)0x08000000)

Filter bit 27

# 5.154.2.1211 CAN\_F9R2\_FB28

#define CAN\_F9R2\_FB28 ((uint32\_t)0x10000000)

Filter bit 28

### 5.154.2.1212 CAN\_F9R2\_FB29

#define CAN\_F9R2\_FB29 ((uint32\_t)0x20000000)

Filter bit 29

# 5.154.2.1213 CAN\_F9R2\_FB3

#define CAN\_F9R2\_FB3 ((uint32\_t)0x00000008)

Filter bit 3

### 5.154.2.1214 CAN\_F9R2\_FB30

#define CAN\_F9R2\_FB30 ((uint32\_t)0x40000000)

### 5.154.2.1215 CAN\_F9R2\_FB31

#define CAN\_F9R2\_FB31 ((uint32\_t)0x80000000)

Filter bit 31

# 5.154.2.1216 CAN\_F9R2\_FB4

#define CAN\_F9R2\_FB4 ((uint32\_t)0x00000010)

Filter bit 4

# 5.154.2.1217 CAN\_F9R2\_FB5

#define CAN\_F9R2\_FB5 ((uint32\_t)0x00000020)

Filter bit 5

#### 5.154.2.1218 CAN\_F9R2\_FB6

#define CAN\_F9R2\_FB6 ((uint32\_t)0x00000040)

Filter bit 6

# 5.154.2.1219 CAN\_F9R2\_FB7

#define CAN\_F9R2\_FB7 ((uint32\_t)0x00000080)

Filter bit 7

#### 5.154.2.1220 CAN F9R2 FB8

#define CAN\_F9R2\_FB8 ((uint32\_t)0x00000100)

Filter bit 8

# 5.154.2.1221 CAN\_F9R2\_FB9

#define CAN\_F9R2\_FB9 ((uint32\_t)0x00000200)

Filter bit 9

### 5.154.2.1222 CAN\_FA1R\_FACT

#define CAN\_FA1R\_FACT ((uint16\_t)0x3FFF)

Filter Active

# 5.154.2.1223 CAN\_FA1R\_FACT0

#define CAN\_FA1R\_FACT0 ((uint16\_t)0x0001)

Filter 0 Active

# 5.154.2.1224 CAN\_FA1R\_FACT1

#define CAN\_FA1R\_FACT1 ((uint16\_t)0x0002)

Filter 1 Active

# 5.154.2.1225 CAN\_FA1R\_FACT10

#define CAN\_FA1R\_FACT10 ((uint16\_t)0x0400)

Filter 10 Active

### 5.154.2.1226 CAN\_FA1R\_FACT11

#define CAN\_FA1R\_FACT11 ((uint16\_t)0x0800)

Filter 11 Active

# 5.154.2.1227 CAN\_FA1R\_FACT12

 $\texttt{\#define CAN\_FA1R\_FACT12} \text{ ((uint16\_t)0x1000)}$ 

Filter 12 Active

### 5.154.2.1228 CAN\_FA1R\_FACT13

#define CAN\_FA1R\_FACT13 ((uint16\_t)0x2000)

Filter 13 Active

# 5.154.2.1229 CAN\_FA1R\_FACT2

#define CAN\_FA1R\_FACT2 ((uint16\_t)0x0004)

Filter 2 Active

# 5.154.2.1230 CAN\_FA1R\_FACT3

#define CAN\_FA1R\_FACT3 ((uint16\_t)0x0008)

Filter 3 Active

### 5.154.2.1231 CAN\_FA1R\_FACT4

#define CAN\_FA1R\_FACT4 ((uint16\_t)0x0010)

Filter 4 Active

# 5.154.2.1232 CAN\_FA1R\_FACT5

#define CAN\_FA1R\_FACT5 ((uint16\_t)0x0020)

Filter 5 Active

# 5.154.2.1233 CAN\_FA1R\_FACT6

#define CAN\_FA1R\_FACT6 ((uint16\_t)0x0040)

Filter 6 Active

#### 5.154.2.1234 CAN\_FA1R\_FACT7

#define CAN\_FA1R\_FACT7 ((uint16\_t)0x0080)

Filter 7 Active

# 5.154.2.1235 CAN\_FA1R\_FACT8

#define CAN\_FA1R\_FACT8 ((uint16\_t)0x0100)

Filter 8 Active

#### 5.154.2.1236 CAN FA1R FACT9

#define CAN\_FA1R\_FACT9 ((uint16\_t)0x0200)

Filter 9 Active

# 5.154.2.1237 CAN\_FFA1R\_FFA

#define CAN\_FFA1R\_FFA ((uint16\_t)0x3FFF)

Filter FIFO Assignment

# 5.154.2.1238 CAN\_FFA1R\_FFA0

#define CAN\_FFA1R\_FFA0 ((uint16\_t)0x0001)

Filter FIFO Assignment for Filter 0

### 5.154.2.1239 CAN\_FFA1R\_FFA1

#define CAN\_FFA1R\_FFA1 ((uint16\_t)0x0002)

Filter FIFO Assignment for Filter 1

# 5.154.2.1240 CAN\_FFA1R\_FFA10

#define CAN\_FFA1R\_FFA10 ((uint16\_t)0x0400)

Filter FIFO Assignment for Filter 10

# 5.154.2.1241 CAN\_FFA1R\_FFA11

#define CAN\_FFA1R\_FFA11 ((uint16\_t)0x0800)

Filter FIFO Assignment for Filter 11

#### 5.154.2.1242 CAN\_FFA1R\_FFA12

#define CAN\_FFA1R\_FFA12 ((uint16\_t)0x1000)

Filter FIFO Assignment for Filter 12

# 5.154.2.1243 CAN\_FFA1R\_FFA13

#define CAN\_FFA1R\_FFA13 ((uint16\_t)0x2000)

Filter FIFO Assignment for Filter 13

#### 5.154.2.1244 CAN FFA1R FFA2

#define CAN\_FFA1R\_FFA2 ((uint16\_t)0x0004)

Filter FIFO Assignment for Filter 2

# 5.154.2.1245 CAN\_FFA1R\_FFA3

#define CAN\_FFA1R\_FFA3 ((uint16\_t)0x0008)

Filter FIFO Assignment for Filter 3

# 5.154.2.1246 CAN\_FFA1R\_FFA4

#define CAN\_FFA1R\_FFA4 ((uint16\_t)0x0010)

Filter FIFO Assignment for Filter 4

### 5.154.2.1247 CAN\_FFA1R\_FFA5

#define CAN\_FFA1R\_FFA5 ((uint16\_t)0x0020)

Filter FIFO Assignment for Filter 5

# 5.154.2.1248 CAN\_FFA1R\_FFA6

#define CAN\_FFA1R\_FFA6 ((uint16\_t)0x0040)

Filter FIFO Assignment for Filter 6

### 5.154.2.1249 CAN\_FFA1R\_FFA7

#define CAN\_FFA1R\_FFA7 ((uint16\_t)0x0080)

Filter FIFO Assignment for Filter 7

#### 5.154.2.1250 CAN\_FFA1R\_FFA8

#define CAN\_FFA1R\_FFA8 ((uint16\_t)0x0100)

Filter FIFO Assignment for Filter 8

# 5.154.2.1251 CAN\_FFA1R\_FFA9

#define CAN\_FFA1R\_FFA9 ((uint16\_t)0x0200)

Filter FIFO Assignment for Filter 9

#### 5.154.2.1252 CAN FM1R FBM

#define CAN\_FM1R\_FBM ((uint16\_t)0x3FFF)

Filter Mode

# 5.154.2.1253 CAN\_FM1R\_FBM0

#define CAN\_FM1R\_FBM0 ((uint16\_t)0x0001)

Filter Init Mode bit 0

### 5.154.2.1254 CAN\_FM1R\_FBM1

#define CAN\_FM1R\_FBM1 ((uint16\_t)0x0002)

Filter Init Mode bit 1

### 5.154.2.1255 CAN\_FM1R\_FBM10

#define CAN\_FM1R\_FBM10 ((uint16\_t)0x0400)

Filter Init Mode bit 10

# 5.154.2.1256 CAN\_FM1R\_FBM11

#define CAN\_FM1R\_FBM11 ((uint16\_t)0x0800)

Filter Init Mode bit 11

# 5.154.2.1257 CAN\_FM1R\_FBM12

#define CAN\_FM1R\_FBM12 ((uint16\_t)0x1000)

Filter Init Mode bit 12

### 5.154.2.1258 CAN\_FM1R\_FBM13

#define CAN\_FM1R\_FBM13 ((uint16\_t)0x2000)

Filter Init Mode bit 13

# 5.154.2.1259 CAN\_FM1R\_FBM2

#define CAN\_FM1R\_FBM2 ((uint16\_t)0x0004)

Filter Init Mode bit 2

#### 5.154.2.1260 CAN FM1R FBM3

#define CAN\_FM1R\_FBM3 ((uint16\_t)0x0008)

Filter Init Mode bit 3

## 5.154.2.1261 CAN\_FM1R\_FBM4

#define CAN\_FM1R\_FBM4 ((uint16\_t)0x0010)

Filter Init Mode bit 4

# 5.154.2.1262 CAN\_FM1R\_FBM5

#define CAN\_FM1R\_FBM5 ((uint16\_t)0x0020)

Filter Init Mode bit 5

#### 5.154.2.1263 CAN\_FM1R\_FBM6

#define CAN\_FM1R\_FBM6 ((uint16\_t)0x0040)

Filter Init Mode bit 6

# 5.154.2.1264 CAN\_FM1R\_FBM7

#define CAN\_FM1R\_FBM7 ((uint16\_t)0x0080)

Filter Init Mode bit 7

### 5.154.2.1265 CAN\_FM1R\_FBM8

#define CAN\_FM1R\_FBM8 ((uint16\_t)0x0100)

Filter Init Mode bit 8

#### 5.154.2.1266 CAN\_FM1R\_FBM9

#define CAN\_FM1R\_FBM9 ((uint16\_t)0x0200)

Filter Init Mode bit 9

# 5.154.2.1267 CAN\_FMR\_FINIT

#define CAN\_FMR\_FINIT ((uint8\_t)0x01)

Filter Init Mode

#### 5.154.2.1268 CAN FS1R FSC

#define CAN\_FS1R\_FSC ((uint16\_t)0x3FFF)

Filter Scale Configuration

# 5.154.2.1269 CAN\_FS1R\_FSC0

#define CAN\_FS1R\_FSC0 ((uint16\_t)0x0001)

Filter Scale Configuration bit 0

# 5.154.2.1270 CAN\_FS1R\_FSC1

#define CAN\_FS1R\_FSC1 ((uint16\_t)0x0002)

Filter Scale Configuration bit 1

# 5.154.2.1271 CAN\_FS1R\_FSC10

#define CAN\_FS1R\_FSC10 ((uint16\_t)0x0400)

Filter Scale Configuration bit 10

# 5.154.2.1272 CAN\_FS1R\_FSC11

#define CAN\_FS1R\_FSC11 ((uint16\_t)0x0800)

Filter Scale Configuration bit 11

# 5.154.2.1273 CAN\_FS1R\_FSC12

#define CAN\_FS1R\_FSC12 ((uint16\_t)0x1000)

Filter Scale Configuration bit 12

### 5.154.2.1274 CAN\_FS1R\_FSC13

#define CAN\_FS1R\_FSC13 ((uint16\_t)0x2000)

Filter Scale Configuration bit 13

# 5.154.2.1275 CAN\_FS1R\_FSC2

#define CAN\_FS1R\_FSC2 ((uint16\_t)0x0004)

Filter Scale Configuration bit 2

### 5.154.2.1276 CAN\_FS1R\_FSC3

#define CAN\_FS1R\_FSC3 ((uint16\_t)0x0008)

Filter Scale Configuration bit 3

# 5.154.2.1277 CAN\_FS1R\_FSC4

#define CAN\_FS1R\_FSC4 ((uint16\_t)0x0010)

Filter Scale Configuration bit 4

# 5.154.2.1278 CAN\_FS1R\_FSC5

#define CAN\_FS1R\_FSC5 ((uint16\_t)0x0020)

Filter Scale Configuration bit 5

#### 5.154.2.1279 CAN\_FS1R\_FSC6

#define CAN\_FS1R\_FSC6 ((uint16\_t)0x0040)

Filter Scale Configuration bit 6

# 5.154.2.1280 CAN\_FS1R\_FSC7

#define CAN\_FS1R\_FSC7 ((uint16\_t)0x0080)

Filter Scale Configuration bit 7

## 5.154.2.1281 CAN\_FS1R\_FSC8

#define CAN\_FS1R\_FSC8 ((uint16\_t)0x0100)

Filter Scale Configuration bit 8

#### 5.154.2.1282 CAN\_FS1R\_FSC9

#define CAN\_FS1R\_FSC9 ((uint16\_t)0x0200)

Filter Scale Configuration bit 9

# 5.154.2.1283 CAN\_IER\_BOFIE

#define CAN\_IER\_BOFIE ((uint32\_t)0x00000400)

Bus-Off Interrupt Enable

# 5.154.2.1284 CAN\_IER\_EPVIE

#define CAN\_IER\_EPVIE ((uint32\_t)0x00000200)

Error Passive Interrupt Enable

# 5.154.2.1285 CAN\_IER\_ERRIE

#define CAN\_IER\_ERRIE ((uint32\_t)0x00008000)

Error Interrupt Enable

### 5.154.2.1286 CAN\_IER\_EWGIE

#define CAN\_IER\_EWGIE ((uint32\_t)0x00000100)

Error Warning Interrupt Enable

### 5.154.2.1287 CAN\_IER\_FFIE0

#define CAN\_IER\_FFIE0 ((uint32\_t)0x00000004)

FIFO Full Interrupt Enable

# 5.154.2.1288 CAN\_IER\_FFIE1

#define CAN\_IER\_FFIE1 ((uint32\_t)0x00000020)

FIFO Full Interrupt Enable

# 5.154.2.1289 CAN\_IER\_FMPIE0

#define CAN\_IER\_FMPIE0 ((uint32\_t)0x00000002)

FIFO Message Pending Interrupt Enable

### 5.154.2.1290 CAN\_IER\_FMPIE1

#define CAN\_IER\_FMPIE1 ((uint32\_t)0x00000010)

FIFO Message Pending Interrupt Enable

# 5.154.2.1291 CAN\_IER\_FOVIE0

#define CAN\_IER\_FOVIE0 ((uint32\_t)0x00000008)

FIFO Overrun Interrupt Enable

### 5.154.2.1292 CAN\_IER\_FOVIE1

#define CAN\_IER\_FOVIE1 ((uint32\_t)0x00000040)

FIFO Overrun Interrupt Enable

## 5.154.2.1293 CAN\_IER\_LECIE

#define CAN\_IER\_LECIE ((uint32\_t)0x00000800)

Last Error Code Interrupt Enable

# 5.154.2.1294 CAN\_IER\_SLKIE

#define CAN\_IER\_SLKIE ((uint32\_t)0x00020000)

Sleep Interrupt Enable

#### 5.154.2.1295 CAN\_IER\_TMEIE

#define CAN\_IER\_TMEIE ((uint32\_t)0x00000001)

Transmit Mailbox Empty Interrupt Enable

# 5.154.2.1296 CAN\_IER\_WKUIE

#define CAN\_IER\_WKUIE ((uint32\_t)0x00010000)

Wakeup Interrupt Enable

## 5.154.2.1297 CAN\_MCR\_ABOM

#define CAN\_MCR\_ABOM ((uint16\_t)0x0040)

Automatic Bus-Off Management

#### 5.154.2.1298 CAN\_MCR\_AWUM

#define CAN\_MCR\_AWUM ((uint16\_t)0x0020)

Automatic Wakeup Mode

# 5.154.2.1299 CAN\_MCR\_INRQ

#define CAN\_MCR\_INRQ ((uint16\_t)0x0001)

< CAN control and status registers Initialization Request

#### 5.154.2.1300 CAN MCR NART

#define CAN\_MCR\_NART ((uint16\_t)0x0010)

No Automatic Retransmission

## 5.154.2.1301 CAN\_MCR\_RESET

#define CAN\_MCR\_RESET ((uint16\_t)0x8000)

bxCAN software master reset

# 5.154.2.1302 CAN\_MCR\_RFLM

#define CAN\_MCR\_RFLM ((uint16\_t)0x0008)

Receive FIFO Locked Mode

# 5.154.2.1303 CAN\_MCR\_SLEEP

#define CAN\_MCR\_SLEEP ((uint16\_t)0x0002)

Sleep Mode Request

# 5.154.2.1304 CAN\_MCR\_TTCM

#define CAN\_MCR\_TTCM ((uint16\_t)0x0080)

Time Triggered Communication Mode

# 5.154.2.1305 CAN\_MCR\_TXFP

#define CAN\_MCR\_TXFP ((uint16\_t)0x0004)

Transmit FIFO Priority

#### 5.154.2.1306 CAN\_MSR\_ERRI

#define CAN\_MSR\_ERRI ((uint16\_t)0x0004)

Error Interrupt

# 5.154.2.1307 CAN\_MSR\_INAK

#define CAN\_MSR\_INAK ((uint16\_t)0x0001)

Initialization Acknowledge

### 5.154.2.1308 CAN\_MSR\_RX

#define CAN\_MSR\_RX ((uint16\_t)0x0800)

CAN Rx Signal

# 5.154.2.1309 CAN\_MSR\_RXM

#define CAN\_MSR\_RXM ((uint16\_t)0x0200)

Receive Mode

# 5.154.2.1310 CAN\_MSR\_SAMP

#define CAN\_MSR\_SAMP ((uint16\_t)0x0400)

Last Sample Point

### 5.154.2.1311 CAN\_MSR\_SLAK

#define CAN\_MSR\_SLAK ((uint16\_t)0x0002)

Sleep Acknowledge

# 5.154.2.1312 CAN\_MSR\_SLAKI

#define CAN\_MSR\_SLAKI ((uint16\_t)0x0010)

Sleep Acknowledge Interrupt

# 5.154.2.1313 CAN\_MSR\_TXM

#define CAN\_MSR\_TXM ((uint16\_t)0x0100)

Transmit Mode

#### 5.154.2.1314 CAN\_MSR\_WKUI

#define CAN\_MSR\_WKUI ((uint16\_t)0x0008)

Wakeup Interrupt

# 5.154.2.1315 CAN\_RDH0R\_DATA4

#define CAN\_RDHOR\_DATA4 ((uint32\_t)0x000000FF)

Data byte 4

### 5.154.2.1316 CAN\_RDH0R\_DATA5

#define CAN\_RDHOR\_DATA5 ((uint32\_t)0x0000FF00)

Data byte 5

# 5.154.2.1317 CAN\_RDH0R\_DATA6

#define CAN\_RDHOR\_DATA6 ((uint32\_t)0x00FF0000)

Data byte 6

# 5.154.2.1318 CAN\_RDH0R\_DATA7

#define CAN\_RDHOR\_DATA7 ((uint32\_t)0xFF000000)

# 5.154.2.1319 CAN\_RDH1R\_DATA4

#define CAN\_RDH1R\_DATA4 ((uint32\_t)0x000000FF)

Data byte 4

# 5.154.2.1320 CAN\_RDH1R\_DATA5

#define CAN\_RDH1R\_DATA5 ((uint32\_t)0x0000FF00)

Data byte 5

# 5.154.2.1321 CAN\_RDH1R\_DATA6

#define CAN\_RDH1R\_DATA6 ((uint32\_t)0x00FF0000)

Data byte 6

### 5.154.2.1322 CAN\_RDH1R\_DATA7

#define CAN\_RDH1R\_DATA7 ((uint32\_t)0xFF000000)

Data byte 7 CAN filter registers

# 5.154.2.1323 CAN\_RDL0R\_DATA0

#define CAN\_RDLOR\_DATAO ((uint32\_t)0x000000FF)

Data byte 0

### 5.154.2.1324 CAN\_RDL0R\_DATA1

#define CAN\_RDLOR\_DATA1 ((uint32\_t)0x0000FF00)

Data byte 1

## 5.154.2.1325 CAN\_RDL0R\_DATA2

#define CAN\_RDLOR\_DATA2 ((uint32\_t)0x00FF0000)

Data byte 2

# 5.154.2.1326 CAN\_RDL0R\_DATA3

#define CAN\_RDLOR\_DATA3 ((uint32\_t)0xFF000000)

#### 5.154.2.1327 CAN\_RDL1R\_DATA0

#define CAN\_RDL1R\_DATA0 ((uint32\_t)0x000000FF)

Data byte 0

# 5.154.2.1328 CAN\_RDL1R\_DATA1

#define CAN\_RDL1R\_DATA1 ((uint32\_t)0x0000FF00)

Data byte 1

## 5.154.2.1329 CAN\_RDL1R\_DATA2

#define CAN\_RDL1R\_DATA2 ((uint32\_t)0x00FF0000)

Data byte 2

#### 5.154.2.1330 CAN\_RDL1R\_DATA3

#define CAN\_RDL1R\_DATA3 ((uint32\_t)0xFF000000)

Data byte 3

# 5.154.2.1331 CAN\_RDT0R\_DLC

#define CAN\_RDTOR\_DLC ((uint32\_t)0x000000F)

Data Length Code

### 5.154.2.1332 CAN\_RDT0R\_FMI

#define CAN\_RDTOR\_FMI ((uint32\_t)0x0000FF00)

Filter Match Index

## 5.154.2.1333 CAN\_RDT0R\_TIME

#define CAN\_RDTOR\_TIME ((uint32\_t)0xFFFF0000)

Message Time Stamp

# 5.154.2.1334 CAN\_RDT1R\_DLC

#define CAN\_RDT1R\_DLC ((uint32\_t)0x0000000F)

Data Length Code

### 5.154.2.1335 CAN\_RDT1R\_FMI

#define CAN\_RDT1R\_FMI ((uint32\_t)0x0000FF00)

Filter Match Index

# 5.154.2.1336 CAN\_RDT1R\_TIME

#define CAN\_RDT1R\_TIME ((uint32\_t)0xFFFF0000)

Message Time Stamp

# 5.154.2.1337 CAN\_RF0R\_FMP0

#define CAN\_RFOR\_FMP0 ((uint8\_t)0x03)

FIFO 0 Message Pending

### 5.154.2.1338 CAN\_RF0R\_FOVR0

#define CAN\_RF0R\_FOVR0 ((uint8\_t)0x10)

FIFO 0 Overrun

# 5.154.2.1339 CAN\_RF0R\_FULL0

#define CAN\_RF0R\_FULL0 ((uint8\_t)0x08)

FIFO 0 Full

#### 5.154.2.1340 CAN RF0R RFOM0

#define CAN\_RF0R\_RFOM0 ((uint8\_t)0x20)

Release FIFO 0 Output Mailbox

## 5.154.2.1341 CAN\_RF1R\_FMP1

#define CAN\_RF1R\_FMP1 ((uint8\_t)0x03)

FIFO 1 Message Pending

# 5.154.2.1342 CAN\_RF1R\_FOVR1

#define CAN\_RF1R\_FOVR1 ((uint8\_t)0x10)

FIFO 1 Overrun

#### 5.154.2.1343 CAN\_RF1R\_FULL1

#define CAN\_RF1R\_FULL1 ((uint8\_t)0x08)

FIFO 1 Full

# 5.154.2.1344 CAN\_RF1R\_RFOM1

#define CAN\_RF1R\_RFOM1 ((uint8\_t)0x20)

Release FIFO 1 Output Mailbox

# 5.154.2.1345 CAN\_RIOR\_EXID

#define CAN\_RIOR\_EXID ((uint32\_t)0x001FFFF8)

**Extended Identifier** 

#### 5.154.2.1346 CAN\_RIOR\_IDE

#define CAN\_RIOR\_IDE ((uint32\_t)0x00000004)

Identifier Extension

# 5.154.2.1347 CAN\_RIOR\_RTR

#define CAN\_RIOR\_RTR ((uint32\_t)0x00000002)

Remote Transmission Request

#### 5.154.2.1348 CAN RIOR STID

#define CAN\_RIOR\_STID ((uint32\_t)0xFFE00000)

Standard Identifier or Extended Identifier

# 5.154.2.1349 CAN\_RI1R\_EXID

#define CAN\_RI1R\_EXID ((uint32\_t)0x001FFFF8)

Extended identifier

# 5.154.2.1350 CAN\_RI1R\_IDE

#define CAN\_RI1R\_IDE ((uint32\_t)0x00000004)

Identifier Extension

# 5.154.2.1351 CAN\_RI1R\_RTR

#define CAN\_RI1R\_RTR ((uint32\_t)0x00000002)

Remote Transmission Request

# 5.154.2.1352 CAN\_RI1R\_STID

#define CAN\_RI1R\_STID ((uint32\_t)) 0xFFE00000)

Standard Identifier or Extended Identifier

# 5.154.2.1353 CAN\_TDH0R\_DATA4

#define CAN\_TDHOR\_DATA4 ((uint32\_t)0x000000FF)

Data byte 4

### 5.154.2.1354 CAN\_TDH0R\_DATA5

#define CAN\_TDHOR\_DATA5 ((uint32\_t)0x0000FF00)

Data byte 5

# 5.154.2.1355 CAN\_TDH0R\_DATA6

#define CAN\_TDHOR\_DATA6 ((uint32\_t)0x00FF0000)

Data byte 6

### 5.154.2.1356 CAN\_TDH0R\_DATA7

#define CAN\_TDHOR\_DATA7 ((uint32\_t)0xFF000000)

Data byte 7

# 5.154.2.1357 CAN\_TDH1R\_DATA4

#define CAN\_TDH1R\_DATA4 ((uint32\_t)0x000000FF)

Data byte 4

# 5.154.2.1358 CAN\_TDH1R\_DATA5

#define CAN\_TDH1R\_DATA5 ((uint32\_t)0x0000FF00)

### 5.154.2.1359 CAN\_TDH1R\_DATA6

#define CAN\_TDH1R\_DATA6 ((uint32\_t)0x00FF0000)

Data byte 6

# 5.154.2.1360 CAN\_TDH1R\_DATA7

#define CAN\_TDH1R\_DATA7 ((uint32\_t)0xFF000000)

Data byte 7

# 5.154.2.1361 CAN\_TDH2R\_DATA4

#define CAN\_TDH2R\_DATA4 ((uint32\_t)0x000000FF)

Data byte 4

#### 5.154.2.1362 CAN\_TDH2R\_DATA5

#define CAN\_TDH2R\_DATA5 ((uint32\_t)0x0000FF00)

Data byte 5

# 5.154.2.1363 CAN\_TDH2R\_DATA6

#define CAN\_TDH2R\_DATA6 ((uint32\_t)0x00FF0000)

Data byte 6

### 5.154.2.1364 CAN\_TDH2R\_DATA7

#define CAN\_TDH2R\_DATA7 ((uint32\_t)0xFF000000)

Data byte 7

# 5.154.2.1365 CAN\_TDL0R\_DATA0

#define CAN\_TDLOR\_DATA0 ((uint32\_t)0x000000FF)

Data byte 0

# 5.154.2.1366 CAN\_TDL0R\_DATA1

#define CAN\_TDLOR\_DATA1 ((uint32\_t)0x0000FF00)

# 5.154.2.1367 CAN\_TDL0R\_DATA2

#define CAN\_TDLOR\_DATA2 ((uint32\_t)0x00FF0000)

Data byte 2

# 5.154.2.1368 CAN\_TDL0R\_DATA3

#define CAN\_TDLOR\_DATA3 ((uint32\_t)0xFF000000)

Data byte 3

# 5.154.2.1369 CAN\_TDL1R\_DATA0

#define CAN\_TDL1R\_DATA0 ((uint32\_t)0x000000FF)

Data byte 0

### 5.154.2.1370 CAN\_TDL1R\_DATA1

#define CAN\_TDL1R\_DATA1 ((uint32\_t)0x0000FF00)

Data byte 1

# 5.154.2.1371 CAN\_TDL1R\_DATA2

#define CAN\_TDL1R\_DATA2 ((uint32\_t)0x00FF0000)

Data byte 2

### 5.154.2.1372 CAN\_TDL1R\_DATA3

#define CAN\_TDL1R\_DATA3 ((uint32\_t)0xFF000000)

Data byte 3

# 5.154.2.1373 CAN\_TDL2R\_DATA0

#define CAN\_TDL2R\_DATA0 ((uint32\_t)0x000000FF)

Data byte 0

# 5.154.2.1374 CAN\_TDL2R\_DATA1

#define CAN\_TDL2R\_DATA1 ((uint32\_t)0x0000FF00)

### 5.154.2.1375 CAN\_TDL2R\_DATA2

#define CAN\_TDL2R\_DATA2 ((uint32\_t)0x00FF0000)

Data byte 2

# 5.154.2.1376 CAN\_TDL2R\_DATA3

#define CAN\_TDL2R\_DATA3 ((uint32\_t)0xFF000000)

Data byte 3

# 5.154.2.1377 CAN\_TDT0R\_DLC

#define CAN\_TDTOR\_DLC ((uint32\_t)0x0000000F)

Data Length Code

#### 5.154.2.1378 CAN\_TDT0R\_TGT

#define CAN\_TDTOR\_TGT ((uint32\_t)0x00000100)

Transmit Global Time

# 5.154.2.1379 CAN\_TDT0R\_TIME

#define CAN\_TDTOR\_TIME ((uint32\_t)0xFFFF0000)

Message Time Stamp

### 5.154.2.1380 CAN\_TDT1R\_DLC

#define CAN\_TDT1R\_DLC ((uint32\_t)0x0000000F)

Data Length Code

# 5.154.2.1381 CAN\_TDT1R\_TGT

#define CAN\_TDT1R\_TGT ((uint32\_t)0x00000100)

Transmit Global Time

# 5.154.2.1382 CAN\_TDT1R\_TIME

#define CAN\_TDT1R\_TIME ((uint32\_t)0xFFFF0000)

Message Time Stamp

### 5.154.2.1383 CAN\_TDT2R\_DLC

#define CAN\_TDT2R\_DLC ((uint32\_t)0x0000000F)

Data Length Code

# 5.154.2.1384 CAN\_TDT2R\_TGT

#define CAN\_TDT2R\_TGT ((uint32\_t)0x00000100)

Transmit Global Time

# 5.154.2.1385 CAN\_TDT2R\_TIME

#define CAN\_TDT2R\_TIME ((uint32\_t)0xFFFF0000)

Message Time Stamp

### 5.154.2.1386 CAN\_TIOR\_EXID

#define CAN\_TIOR\_EXID ((uint32\_t)0x001FFFF8)

**Extended Identifier** 

# 5.154.2.1387 CAN\_TIOR\_IDE

#define CAN\_TIOR\_IDE ((uint32\_t)0x00000004)

Identifier Extension

### 5.154.2.1388 CAN\_TIOR\_RTR

#define CAN\_TIOR\_RTR ((uint32\_t)0x00000002)

Remote Transmission Request

# 5.154.2.1389 CAN\_TIOR\_STID

#define CAN\_TIOR\_STID ((uint32\_t)) 0xFFE00000)

Standard Identifier or Extended Identifier

# 5.154.2.1390 CAN\_TIOR\_TXRQ

#define CAN\_TIOR\_TXRQ ((uint32\_t)0x00000001)

Transmit Mailbox Request

### 5.154.2.1391 CAN\_TI1R\_EXID

#define CAN\_TI1R\_EXID ((uint32\_t)0x001FFFF8)

Extended Identifier

# 5.154.2.1392 CAN\_TI1R\_IDE

#define CAN\_TI1R\_IDE ((uint32\_t)0x00000004)

Identifier Extension

# 5.154.2.1393 CAN\_TI1R\_RTR

#define CAN\_TI1R\_RTR ((uint32\_t)0x00000002)

Remote Transmission Request

#### 5.154.2.1394 CAN\_TI1R\_STID

#define CAN\_TI1R\_STID ((uint32\_t)0xFFE00000)

Standard Identifier or Extended Identifier

# 5.154.2.1395 CAN\_TI1R\_TXRQ

#define CAN\_TI1R\_TXRQ ((uint32\_t)0x0000001)

Transmit Mailbox Request

#### 5.154.2.1396 CAN\_TI2R\_EXID

#define CAN\_TI2R\_EXID ((uint32\_t)0x001FFFF8)

Extended identifier

# 5.154.2.1397 CAN\_TI2R\_IDE

#define CAN\_TI2R\_IDE ((uint32\_t)0x00000004)

Identifier Extension

### 5.154.2.1398 CAN\_TI2R\_RTR

#define CAN\_TI2R\_RTR ((uint32\_t)0x00000002)

Remote Transmission Request

### 5.154.2.1399 CAN\_TI2R\_STID

#define CAN\_TI2R\_STID ((uint32\_t)0xFFE00000)

Standard Identifier or Extended Identifier

# 5.154.2.1400 CAN\_TI2R\_TXRQ

#define CAN\_TI2R\_TXRQ ((uint32\_t)0x00000001)

Transmit Mailbox Request

# 5.154.2.1401 CAN\_TSR\_ABRQ0

#define CAN\_TSR\_ABRQ0 ((uint32\_t)0x00000080)

Abort Request for Mailbox0

#### 5.154.2.1402 CAN\_TSR\_ABRQ1

#define CAN\_TSR\_ABRQ1 ((uint32\_t)0x00008000)

Abort Request for Mailbox 1

# 5.154.2.1403 CAN\_TSR\_ABRQ2

#define CAN\_TSR\_ABRQ2 ((uint32\_t)0x00800000)

Abort Request for Mailbox 2

#### 5.154.2.1404 CAN\_TSR\_ALST0

#define CAN\_TSR\_ALST0 ((uint32\_t)0x00000004)

Arbitration Lost for Mailbox0

# 5.154.2.1405 CAN\_TSR\_ALST1

#define CAN\_TSR\_ALST1 ((uint32\_t)0x00000400)

Arbitration Lost for Mailbox1

# 5.154.2.1406 CAN\_TSR\_ALST2

#define CAN\_TSR\_ALST2 ((uint32\_t)0x00040000)

Arbitration Lost for mailbox 2

#### 5.154.2.1407 CAN\_TSR\_CODE

#define CAN\_TSR\_CODE ((uint32\_t)0x03000000)

Mailbox Code

# 5.154.2.1408 CAN\_TSR\_LOW

#define CAN\_TSR\_LOW ((uint32\_t)0xE0000000)

LOW[2:0] bits

### 5.154.2.1409 CAN\_TSR\_LOW0

#define CAN\_TSR\_LOW0 ((uint32\_t)0x20000000)

Lowest Priority Flag for Mailbox 0

#### 5.154.2.1410 CAN\_TSR\_LOW1

#define CAN\_TSR\_LOW1 ((uint32\_t)0x40000000)

Lowest Priority Flag for Mailbox 1

# 5.154.2.1411 CAN\_TSR\_LOW2

#define CAN\_TSR\_LOW2 ((uint32\_t)0x80000000)

Lowest Priority Flag for Mailbox 2

#### 5.154.2.1412 CAN\_TSR\_RQCP0

#define CAN\_TSR\_RQCP0 ((uint32\_t)0x00000001)

Request Completed Mailbox0

# 5.154.2.1413 CAN\_TSR\_RQCP1

#define CAN\_TSR\_RQCP1 ((uint32\_t)0x00000100)

Request Completed Mailbox1

# 5.154.2.1414 CAN\_TSR\_RQCP2

#define CAN\_TSR\_RQCP2 ((uint32\_t)0x00010000)

Request Completed Mailbox2

### 5.154.2.1415 CAN\_TSR\_TERR0

#define CAN\_TSR\_TERRO ((uint32\_t)0x00000008)

Transmission Error of Mailbox0

# 5.154.2.1416 CAN\_TSR\_TERR1

#define CAN\_TSR\_TERR1 ((uint32\_t)0x00000800)

Transmission Error of Mailbox1

# 5.154.2.1417 CAN\_TSR\_TERR2

#define CAN\_TSR\_TERR2 ((uint32\_t)0x00080000)

Transmission Error of Mailbox 2

#### 5.154.2.1418 CAN\_TSR\_TME

#define CAN\_TSR\_TME ((uint32\_t)0x1C000000)

TME[2:0] bits

# 5.154.2.1419 CAN\_TSR\_TME0

#define CAN\_TSR\_TME0 ((uint32\_t)0x04000000)

Transmit Mailbox 0 Empty

#### 5.154.2.1420 CAN\_TSR\_TME1

#define CAN\_TSR\_TME1 ((uint32\_t)0x08000000)

Transmit Mailbox 1 Empty

### 5.154.2.1421 CAN\_TSR\_TME2

#define CAN\_TSR\_TME2 ((uint32\_t)0x10000000)

Transmit Mailbox 2 Empty

# 5.154.2.1422 CAN\_TSR\_TXOK0

#define CAN\_TSR\_TXOK0 ((uint32\_t)0x00000002)

Transmission OK of Mailbox0

#### 5.154.2.1423 CAN\_TSR\_TXOK1

#define CAN\_TSR\_TXOK1 ((uint32\_t)0x00000200)

Transmission OK of Mailbox1

# 5.154.2.1424 CAN\_TSR\_TXOK2

#define CAN\_TSR\_TXOK2 ((uint32\_t)0x00020000)

Transmission OK of Mailbox 2

# 5.154.2.1425 CRC\_CR\_RESET

#define CRC\_CR\_RESET ((uint8\_t)0x01)

**RESET** bit

#### 5.154.2.1426 CRC\_DR\_DR

#define CRC\_DR\_DR ((uint32\_t)0xFFFFFFFF)

Data register bits

# 5.154.2.1427 CRC\_IDR\_IDR

#define CRC\_IDR\_IDR ((uint8\_t)0xFF)

General-purpose 8-bit data register bits

#### 5.154.2.1428 DAC\_CR\_BOFF1

#define DAC\_CR\_BOFF1 ((uint32\_t)0x00000002)

DAC channel1 output buffer disable

### 5.154.2.1429 DAC\_CR\_BOFF2

#define DAC\_CR\_BOFF2 ((uint32\_t)0x00020000)

DAC channel2 output buffer disable

# 5.154.2.1430 DAC\_CR\_DMAEN1

#define DAC\_CR\_DMAEN1 ((uint32\_t)0x00001000)

DAC channel1 DMA enable

# 5.154.2.1431 DAC\_CR\_DMAEN2

```
#define DAC_CR_DMAEN2 ((uint32_t)0x10000000)
```

DAC channel2 DMA enabled

# 5.154.2.1432 DAC\_CR\_EN1

```
#define DAC_CR_EN1 ((uint32_t)0x0000001)
```

DAC channel1 enable

# 5.154.2.1433 DAC\_CR\_EN2

```
#define DAC_CR_EN2 ((uint32_t)0x00010000)
```

DAC channel2 enable

#### 5.154.2.1434 DAC\_CR\_MAMP1

```
#define DAC_CR_MAMP1 ((uint32_t)0x00000F00)
```

MAMP1[3:0] (DAC channel1 Mask/Amplitude selector)

# 5.154.2.1435 DAC\_CR\_MAMP1\_0

```
\texttt{\#define DAC\_CR\_MAMP1\_0 ((uint32\_t)0x00000100)}
```

Bit 0

#### 5.154.2.1436 DAC\_CR\_MAMP1\_1

```
#define DAC_CR_MAMP1_1 ((uint32_t)0x00000200)
```

Bit 1

# 5.154.2.1437 DAC\_CR\_MAMP1\_2

```
#define DAC_CR_MAMP1_2 ((uint32_t)0x00000400)
```

Bit 2

# 5.154.2.1438 DAC\_CR\_MAMP1\_3

```
#define DAC_CR_MAMP1_3 ((uint32_t)0x00000800)
```

Bit 3

# 5.154.2.1439 DAC\_CR\_MAMP2

```
#define DAC_CR_MAMP2 ((uint32_t)0x0F000000)
```

MAMP2[3:0] (DAC channel2 Mask/Amplitude selector)

# 5.154.2.1440 DAC\_CR\_MAMP2\_0

```
#define DAC_CR_MAMP2_0 ((uint32_t)0x01000000)
```

Bit 0

# 5.154.2.1441 DAC\_CR\_MAMP2\_1

```
#define DAC_CR_MAMP2_1 ((uint32_t)0x02000000)
```

Bit 1

#### 5.154.2.1442 DAC\_CR\_MAMP2\_2

```
#define DAC_CR_MAMP2_2 ((uint32_t)0x04000000)
```

Bit 2

# 5.154.2.1443 DAC\_CR\_MAMP2\_3

```
\#define \ DAC\_CR\_MAMP2\_3 \ ((uint32\_t)0x08000000)
```

Bit 3

#### 5.154.2.1444 DAC\_CR\_TEN1

```
#define DAC_CR_TEN1 ((uint32_t)0x00000004)
```

DAC channel1 Trigger enable

# 5.154.2.1445 DAC\_CR\_TEN2

```
#define DAC_CR_TEN2 ((uint32_t)0x00040000)
```

DAC channel2 Trigger enable

# 5.154.2.1446 DAC\_CR\_TSEL1

```
#define DAC_CR_TSEL1 ((uint32_t)0x00000038)
```

TSEL1[2:0] (DAC channel1 Trigger selection)

# 5.154.2.1447 DAC\_CR\_TSEL1\_0

#define DAC\_CR\_TSEL1\_0 ((uint32\_t)0x00000008)

Bit 0

# 5.154.2.1448 DAC\_CR\_TSEL1\_1

#define DAC\_CR\_TSEL1\_1 ((uint32\_t)0x00000010)

Bit 1

# 5.154.2.1449 DAC\_CR\_TSEL1\_2

#define DAC\_CR\_TSEL1\_2 ((uint32\_t)0x00000020)

Bit 2

#### 5.154.2.1450 DAC\_CR\_TSEL2

#define DAC\_CR\_TSEL2 ((uint32\_t)0x00380000)

TSEL2[2:0] (DAC channel2 Trigger selection)

# 5.154.2.1451 DAC\_CR\_TSEL2\_0

 $\texttt{\#define DAC\_CR\_TSEL2\_0 ((uint32\_t)0x00080000)}$ 

Bit 0

### 5.154.2.1452 DAC\_CR\_TSEL2\_1

#define DAC\_CR\_TSEL2\_1 ((uint32\_t)0x00100000)

Bit 1

# 5.154.2.1453 DAC\_CR\_TSEL2\_2

#define DAC\_CR\_TSEL2\_2 ((uint32\_t)0x00200000)

Bit 2

# 5.154.2.1454 DAC\_CR\_WAVE1

#define DAC\_CR\_WAVE1 ((uint32\_t)0x000000C0)

WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable)

# 5.154.2.1455 DAC\_CR\_WAVE1\_0

#define DAC\_CR\_WAVE1\_0 ((uint32\_t)0x00000040)

Bit 0

# 5.154.2.1456 DAC\_CR\_WAVE1\_1

#define DAC\_CR\_WAVE1\_1 ((uint32\_t)0x00000080)

Bit 1

# 5.154.2.1457 DAC\_CR\_WAVE2

#define DAC\_CR\_WAVE2 ((uint32\_t)0x00C00000)

WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable)

#### 5.154.2.1458 DAC\_CR\_WAVE2\_0

#define DAC\_CR\_WAVE2\_0 ((uint32\_t)0x00400000)

Bit 0

# 5.154.2.1459 DAC\_CR\_WAVE2\_1

 $\#define \ DAC\_CR\_WAVE2\_1 \ ((uint32\_t)0x00800000)$ 

Bit 1

#### 5.154.2.1460 DAC\_DHR12L1\_DACC1DHR

#define DAC\_DHR12L1\_DACC1DHR ((uint16\_t)0xFFF0)

DAC channel1 12-bit Left aligned data

### 5.154.2.1461 DAC\_DHR12L2\_DACC2DHR

#define DAC\_DHR12L2\_DACC2DHR ((uint16\_t)0xFFF0)

DAC channel2 12-bit Left aligned data

# 5.154.2.1462 DAC\_DHR12LD\_DACC1DHR

#define DAC\_DHR12LD\_DACC1DHR ((uint32\_t)0x0000FFF0)

DAC channel1 12-bit Left aligned data

#### 5.154.2.1463 DAC\_DHR12LD\_DACC2DHR

#define DAC\_DHR12LD\_DACC2DHR ((uint32\_t)0xFFF00000)

DAC channel2 12-bit Left aligned data

# 5.154.2.1464 DAC\_DHR12R1\_DACC1DHR

#define DAC\_DHR12R1\_DACC1DHR ((uint16\_t)0x0FFF)

DAC channel1 12-bit Right aligned data

# 5.154.2.1465 DAC\_DHR12R2\_DACC2DHR

#define DAC\_DHR12R2\_DACC2DHR ((uint16\_t)0x0FFF)

DAC channel2 12-bit Right aligned data

#### 5.154.2.1466 DAC\_DHR12RD\_DACC1DHR

#define DAC\_DHR12RD\_DACC1DHR ((uint32\_t)0x00000FFF)

DAC channel1 12-bit Right aligned data

### 5.154.2.1467 DAC\_DHR12RD\_DACC2DHR

#define DAC\_DHR12RD\_DACC2DHR ((uint32\_t)0x0FFF0000)

DAC channel2 12-bit Right aligned data

#### 5.154.2.1468 DAC\_DHR8R1\_DACC1DHR

#define DAC\_DHR8R1\_DACC1DHR ((uint8\_t)0xFF)

DAC channel 18-bit Right aligned data

### 5.154.2.1469 DAC\_DHR8R2\_DACC2DHR

#define DAC\_DHR8R2\_DACC2DHR ((uint8\_t)0xFF)

DAC channel2 8-bit Right aligned data

### 5.154.2.1470 DAC\_DHR8RD\_DACC1DHR

#define DAC\_DHR8RD\_DACC1DHR ((uint16\_t)0x00FF)

DAC channel1 8-bit Right aligned data

#### 5.154.2.1471 DAC\_DHR8RD\_DACC2DHR

#define DAC\_DHR8RD\_DACC2DHR ((uint16\_t)0xFF00)

DAC channel2 8-bit Right aligned data

# 5.154.2.1472 DAC\_DOR1\_DACC1DOR

#define DAC\_DOR1\_DACC1DOR ((uint16\_t)0x0FFF)

DAC channel1 data output

### 5.154.2.1473 DAC\_DOR2\_DACC2DOR

#define DAC\_DOR2\_DACC2DOR ((uint16\_t)0x0FFF)

DAC channel2 data output

#### 5.154.2.1474 DAC\_SR\_DMAUDR1

#define DAC\_SR\_DMAUDR1 ((uint32\_t)0x00002000)

DAC channel1 DMA underrun flag

# 5.154.2.1475 DAC\_SR\_DMAUDR2

#define DAC\_SR\_DMAUDR2 ((uint32\_t)0x20000000)

DAC channel2 DMA underrun flag

#### 5.154.2.1476 DAC\_SWTRIGR\_SWTRIG1

#define DAC\_SWTRIGR\_SWTRIG1 ((uint8\_t)0x01)

DAC channel1 software trigger

### 5.154.2.1477 DAC\_SWTRIGR\_SWTRIG2

#define DAC\_SWTRIGR\_SWTRIG2 ((uint8\_t)0x02)

DAC channel2 software trigger

# 5.154.2.1478 DBGMCU\_CR\_TRACE\_MODE\_0

#define DBGMCU\_CR\_TRACE\_MODE\_0 ((uint32\_t)0x00000040)

Bit 0

# 5.154.2.1479 DBGMCU\_CR\_TRACE\_MODE\_1

```
#define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)
```

Bit 1

#### 5.154.2.1480 ETH\_MACCR\_BL

#define ETH\_MACCR\_BL

#### Value:

```
\label{eq:continuous} $$(\unint32_t)0x00000060)$ /* Back-off limit: random integer number (r) of slot time delays before rescheduling a transmission attempt during retries after a collision: 0 =< r <2^k */
```

# 5.154.2.1481 EXTI\_EMR\_MR0

```
#define EXTI_EMR_MR0 ((uint32_t)0x0000001)
```

Event Mask on line 0

# 5.154.2.1482 EXTI\_EMR\_MR1

```
#define EXTI_EMR_MR1 ((uint32_t)0x00000002)
```

Event Mask on line 1

### 5.154.2.1483 EXTI\_EMR\_MR10

```
#define EXTI_EMR_MR10 ((uint32_t)0x00000400)
```

Event Mask on line 10

# 5.154.2.1484 EXTI\_EMR\_MR11

```
#define EXTI_EMR_MR11 ((uint32_t)0x00000800)
```

Event Mask on line 11

# 5.154.2.1485 EXTI\_EMR\_MR12

```
#define EXTI_EMR_MR12 ((uint32_t)0x00001000)
```

Event Mask on line 12

### 5.154.2.1486 EXTI\_EMR\_MR13

#define EXTI\_EMR\_MR13 ((uint32\_t)0x00002000)

Event Mask on line 13

# 5.154.2.1487 EXTI\_EMR\_MR14

#define EXTI\_EMR\_MR14 ((uint32\_t)0x00004000)

Event Mask on line 14

# 5.154.2.1488 EXTI\_EMR\_MR15

#define EXTI\_EMR\_MR15 ((uint32\_t)0x00008000)

Event Mask on line 15

#### 5.154.2.1489 EXTI\_EMR\_MR16

#define EXTI\_EMR\_MR16 ((uint32\_t)0x00010000)

Event Mask on line 16

# 5.154.2.1490 EXTI\_EMR\_MR17

#define EXTI\_EMR\_MR17 ((uint32\_t)0x00020000)

Event Mask on line 17

#### 5.154.2.1491 EXTI EMR MR18

#define EXTI\_EMR\_MR18 ((uint32\_t)0x00040000)

Event Mask on line 18

# 5.154.2.1492 EXTI\_EMR\_MR19

#define EXTI\_EMR\_MR19 ((uint32\_t)0x00080000)

Event Mask on line 19

### 5.154.2.1493 EXTI\_EMR\_MR2

#define EXTI\_EMR\_MR2 ((uint32\_t)0x00000004)

Event Mask on line 2

### 5.154.2.1494 EXTI\_EMR\_MR3

```
#define EXTI_EMR_MR3 ((uint32_t)0x00000008)
```

Event Mask on line 3

# 5.154.2.1495 EXTI\_EMR\_MR4

```
#define EXTI_EMR_MR4 ((uint32_t)0x00000010)
```

Event Mask on line 4

# 5.154.2.1496 EXTI\_EMR\_MR5

```
#define EXTI_EMR_MR5 ((uint32_t)0x00000020)
```

Event Mask on line 5

#### 5.154.2.1497 EXTI\_EMR\_MR6

```
#define EXTI_EMR_MR6 ((uint32_t)0x00000040)
```

Event Mask on line 6

# 5.154.2.1498 EXTI\_EMR\_MR7

```
#define EXTI_EMR_MR7 ((uint32_t)0x00000080)
```

Event Mask on line 7

#### 5.154.2.1499 EXTI\_EMR\_MR8

```
#define EXTI_EMR_MR8 ((uint32_t)0x00000100)
```

Event Mask on line 8

### 5.154.2.1500 EXTI\_EMR\_MR9

```
#define EXTI_EMR_MR9 ((uint32_t)0x00000200)
```

Event Mask on line 9

# 5.154.2.1501 EXTI\_FTSR\_TR0

```
#define EXTI_FTSR_TR0 ((uint32_t)0x00000001)
```

Falling trigger event configuration bit of line 0

#### 5.154.2.1502 EXTI\_FTSR\_TR1

```
#define EXTI_FTSR_TR1 ((uint32_t)0x00000002)
```

Falling trigger event configuration bit of line 1

# 5.154.2.1503 EXTI\_FTSR\_TR10

```
#define EXTI_FTSR_TR10 ((uint32_t)0x00000400)
```

Falling trigger event configuration bit of line 10

# 5.154.2.1504 EXTI\_FTSR\_TR11

```
#define EXTI_FTSR_TR11 ((uint32_t)0x00000800)
```

Falling trigger event configuration bit of line 11

#### 5.154.2.1505 EXTI\_FTSR\_TR12

```
#define EXTI_FTSR_TR12 ((uint32_t)0x00001000)
```

Falling trigger event configuration bit of line 12

### 5.154.2.1506 EXTI\_FTSR\_TR13

```
#define EXTI_FTSR_TR13 ((uint32_t)0x00002000)
```

Falling trigger event configuration bit of line 13

#### 5.154.2.1507 EXTL FTSR TR14

```
#define EXTI_FTSR_TR14 ((uint32_t)0x00004000)
```

Falling trigger event configuration bit of line 14

### 5.154.2.1508 EXTI\_FTSR\_TR15

```
#define EXTI_FTSR_TR15 ((uint32_t)0x00008000)
```

Falling trigger event configuration bit of line 15

# 5.154.2.1509 EXTI\_FTSR\_TR16

```
#define EXTI_FTSR_TR16 ((uint32_t)0x00010000)
```

Falling trigger event configuration bit of line 16

### 5.154.2.1510 EXTI\_FTSR\_TR17

```
#define EXTI_FTSR_TR17 ((uint32_t)0x00020000)
```

Falling trigger event configuration bit of line 17

# 5.154.2.1511 EXTI\_FTSR\_TR18

```
#define EXTI_FTSR_TR18 ((uint32_t)0x00040000)
```

Falling trigger event configuration bit of line 18

# 5.154.2.1512 EXTI\_FTSR\_TR19

```
#define EXTI_FTSR_TR19 ((uint32_t)0x00080000)
```

Falling trigger event configuration bit of line 19

#### 5.154.2.1513 EXTI\_FTSR\_TR2

```
#define EXTI_FTSR_TR2 ((uint32_t)0x00000004)
```

Falling trigger event configuration bit of line 2

# 5.154.2.1514 EXTI\_FTSR\_TR3

```
#define EXTI_FTSR_TR3 ((uint32_t)0x00000008)
```

Falling trigger event configuration bit of line 3

#### 5.154.2.1515 EXTI\_FTSR\_TR4

```
#define EXTI_FTSR_TR4 ((uint32_t)0x00000010)
```

Falling trigger event configuration bit of line 4

### 5.154.2.1516 EXTI\_FTSR\_TR5

```
#define EXTI_FTSR_TR5 ((uint32_t)0x00000020)
```

Falling trigger event configuration bit of line 5

# 5.154.2.1517 EXTI\_FTSR\_TR6

```
#define EXTI_FTSR_TR6 ((uint32_t)0x00000040)
```

Falling trigger event configuration bit of line 6

#### 5.154.2.1518 EXTI\_FTSR\_TR7

```
#define EXTI_FTSR_TR7 ((uint32_t)0x00000080)
```

Falling trigger event configuration bit of line 7

# 5.154.2.1519 EXTI\_FTSR\_TR8

```
#define EXTI_FTSR_TR8 ((uint32_t)0x00000100)
```

Falling trigger event configuration bit of line 8

# 5.154.2.1520 EXTI\_FTSR\_TR9

```
#define EXTI_FTSR_TR9 ((uint32_t)0x00000200)
```

Falling trigger event configuration bit of line 9

#### 5.154.2.1521 EXTI\_IMR\_MR0

```
#define EXTI_IMR_MR0 ((uint32_t)0x0000001)
```

Interrupt Mask on line 0

# 5.154.2.1522 EXTI\_IMR\_MR1

```
#define EXTI_IMR_MR1 ((uint32_t)0x00000002)
```

Interrupt Mask on line 1

#### 5.154.2.1523 EXTI IMR MR10

```
#define EXTI_IMR_MR10 ((uint32_t)0x00000400)
```

Interrupt Mask on line 10

### 5.154.2.1524 EXTI\_IMR\_MR11

```
#define EXTI_IMR_MR11 ((uint32_t)0x00000800)
```

Interrupt Mask on line 11

### 5.154.2.1525 EXTI\_IMR\_MR12

```
#define EXTI_IMR_MR12 ((uint32_t)0x00001000)
```

Interrupt Mask on line 12

### 5.154.2.1526 EXTI\_IMR\_MR13

```
#define EXTI_IMR_MR13 ((uint32_t)0x00002000)
```

Interrupt Mask on line 13

# 5.154.2.1527 EXTI\_IMR\_MR14

```
#define EXTI_IMR_MR14 ((uint32_t)0x00004000)
```

Interrupt Mask on line 14

# 5.154.2.1528 EXTI\_IMR\_MR15

```
#define EXTI_IMR_MR15 ((uint32_t)0x00008000)
```

Interrupt Mask on line 15

#### 5.154.2.1529 EXTI\_IMR\_MR16

```
#define EXTI_IMR_MR16 ((uint32_t)0x00010000)
```

Interrupt Mask on line 16

# 5.154.2.1530 EXTI\_IMR\_MR17

```
#define EXTI_IMR_MR17 ((uint32_t)0x00020000)
```

Interrupt Mask on line 17

#### 5.154.2.1531 EXTI\_IMR\_MR18

```
#define EXTI_IMR_MR18 ((uint32_t)0x00040000)
```

Interrupt Mask on line 18

# 5.154.2.1532 EXTI\_IMR\_MR19

```
#define EXTI_IMR_MR19 ((uint32_t)0x00080000)
```

Interrupt Mask on line 19

### 5.154.2.1533 EXTI\_IMR\_MR2

```
#define EXTI_IMR_MR2 ((uint32_t)0x00000004)
```

Interrupt Mask on line 2

#### 5.154.2.1534 EXTI\_IMR\_MR3

#define EXTI\_IMR\_MR3 ((uint32\_t)0x00000008)

Interrupt Mask on line 3

# 5.154.2.1535 EXTI\_IMR\_MR4

#define EXTI\_IMR\_MR4 ((uint32\_t)0x00000010)

Interrupt Mask on line 4

### 5.154.2.1536 EXTI\_IMR\_MR5

#define EXTI\_IMR\_MR5 ((uint32\_t)0x00000020)

Interrupt Mask on line 5

#### 5.154.2.1537 EXTI\_IMR\_MR6

#define EXTI\_IMR\_MR6 ((uint32\_t)0x00000040)

Interrupt Mask on line 6

# 5.154.2.1538 EXTI\_IMR\_MR7

#define EXTI\_IMR\_MR7 ((uint32\_t)0x00000080)

Interrupt Mask on line 7

#### 5.154.2.1539 EXTI\_IMR\_MR8

#define EXTI\_IMR\_MR8 ((uint32\_t)0x00000100)

Interrupt Mask on line 8

# 5.154.2.1540 EXTI\_IMR\_MR9

#define EXTI\_IMR\_MR9 ((uint32\_t)0x00000200)

Interrupt Mask on line 9

### 5.154.2.1541 EXTI\_PR\_PR0

#define EXTI\_PR\_PR0 ((uint32\_t)0x00000001)

Pending bit for line 0

# 5.154.2.1542 EXTI\_PR\_PR1

#define EXTI\_PR\_PR1 ((uint32\_t)0x00000002)

Pending bit for line 1

# 5.154.2.1543 EXTI\_PR\_PR10

#define EXTI\_PR\_PR10 ((uint32\_t)0x00000400)

Pending bit for line 10

# 5.154.2.1544 EXTI\_PR\_PR11

#define EXTI\_PR\_PR11 ((uint32\_t)0x00000800)

Pending bit for line 11

#### 5.154.2.1545 EXTI\_PR\_PR12

#define EXTI\_PR\_PR12 ((uint32\_t)0x00001000)

Pending bit for line 12

# 5.154.2.1546 EXTI\_PR\_PR13

#define EXTI\_PR\_PR13 ((uint32\_t)0x00002000)

Pending bit for line 13

# 5.154.2.1547 EXTI\_PR\_PR14

#define EXTI\_PR\_PR14 ((uint32\_t)0x00004000)

Pending bit for line 14

### 5.154.2.1548 EXTI\_PR\_PR15

#define EXTI\_PR\_PR15 ((uint32\_t)0x00008000)

Pending bit for line 15

# 5.154.2.1549 EXTI\_PR\_PR16

#define EXTI\_PR\_PR16 ((uint32\_t)0x00010000)

Pending bit for line 16

#### 5.154.2.1550 EXTI\_PR\_PR17

#define EXTI\_PR\_PR17 ((uint32\_t)0x00020000)

Pending bit for line 17

# 5.154.2.1551 EXTI\_PR\_PR18

#define EXTI\_PR\_PR18 ((uint32\_t)0x00040000)

Pending bit for line 18

# 5.154.2.1552 EXTI\_PR\_PR19

#define EXTI\_PR\_PR19 ((uint32\_t)0x00080000)

Pending bit for line 19

#### 5.154.2.1553 EXTI\_PR\_PR2

#define EXTI\_PR\_PR2 ((uint32\_t)0x00000004)

Pending bit for line 2

# 5.154.2.1554 EXTI\_PR\_PR3

#define EXTI\_PR\_PR3 ((uint32\_t)0x00000008)

Pending bit for line 3

#### 5.154.2.1555 EXTI\_PR\_PR4

#define EXTI\_PR\_PR4 ((uint32\_t)0x00000010)

Pending bit for line 4

### 5.154.2.1556 EXTI\_PR\_PR5

#define EXTI\_PR\_PR5 ((uint32\_t)0x00000020)

Pending bit for line 5

# 5.154.2.1557 EXTI\_PR\_PR6

#define EXTI\_PR\_PR6 ((uint32\_t)0x00000040)

Pending bit for line 6

#### 5.154.2.1558 EXTI\_PR\_PR7

```
#define EXTI_PR_PR7 ((uint32_t)0x00000080)
```

Pending bit for line 7

# 5.154.2.1559 EXTI\_PR\_PR8

```
#define EXTI_PR_PR8 ((uint32_t)0x00000100)
```

Pending bit for line 8

# 5.154.2.1560 EXTI\_PR\_PR9

```
#define EXTI_PR_PR9 ((uint32_t)0x00000200)
```

Pending bit for line 9

#### 5.154.2.1561 EXTI\_RTSR\_TR0

```
#define EXTI_RTSR_TR0 ((uint32_t)0x00000001)
```

Rising trigger event configuration bit of line 0

# 5.154.2.1562 EXTI\_RTSR\_TR1

```
#define EXTI_RTSR_TR1 ((uint32_t)0x00000002)
```

Rising trigger event configuration bit of line 1

#### 5.154.2.1563 EXTI\_RTSR\_TR10

```
#define EXTI_RTSR_TR10 ((uint32_t)0x00000400)
```

Rising trigger event configuration bit of line 10

### 5.154.2.1564 EXTI\_RTSR\_TR11

```
#define EXTI_RTSR_TR11 ((uint32_t)0x00000800)
```

Rising trigger event configuration bit of line 11

# 5.154.2.1565 EXTI\_RTSR\_TR12

```
#define EXTI_RTSR_TR12 ((uint32_t)0x00001000)
```

Rising trigger event configuration bit of line 12

#### 5.154.2.1566 EXTI\_RTSR\_TR13

```
#define EXTI_RTSR_TR13 ((uint32_t)0x00002000)
```

Rising trigger event configuration bit of line 13

# 5.154.2.1567 EXTI\_RTSR\_TR14

```
#define EXTI_RTSR_TR14 ((uint32_t)0x00004000)
```

Rising trigger event configuration bit of line 14

# 5.154.2.1568 EXTI\_RTSR\_TR15

```
#define EXTI_RTSR_TR15 ((uint32_t)0x00008000)
```

Rising trigger event configuration bit of line 15

#### 5.154.2.1569 EXTI\_RTSR\_TR16

```
#define EXTI_RTSR_TR16 ((uint32_t)0x00010000)
```

Rising trigger event configuration bit of line 16

# 5.154.2.1570 EXTI\_RTSR\_TR17

```
#define EXTI_RTSR_TR17 ((uint32_t)0x00020000)
```

Rising trigger event configuration bit of line 17

#### 5.154.2.1571 EXTI\_RTSR\_TR18

```
#define EXTI_RTSR_TR18 ((uint32_t)0x00040000)
```

Rising trigger event configuration bit of line 18

### 5.154.2.1572 EXTI\_RTSR\_TR19

```
#define EXTI_RTSR_TR19 ((uint32_t)0x00080000)
```

Rising trigger event configuration bit of line 19

# 5.154.2.1573 EXTI\_RTSR\_TR2

```
#define EXTI_RTSR_TR2 ((uint32_t)0x00000004)
```

Rising trigger event configuration bit of line 2

### 5.154.2.1574 EXTI\_RTSR\_TR3

```
#define EXTI_RTSR_TR3 ((uint32_t)0x00000008)
```

Rising trigger event configuration bit of line 3

# 5.154.2.1575 EXTI\_RTSR\_TR4

```
#define EXTI_RTSR_TR4 ((uint32_t)0x00000010)
```

Rising trigger event configuration bit of line 4

# 5.154.2.1576 EXTI\_RTSR\_TR5

```
#define EXTI_RTSR_TR5 ((uint32_t)0x00000020)
```

Rising trigger event configuration bit of line 5

#### 5.154.2.1577 EXTI\_RTSR\_TR6

```
#define EXTI_RTSR_TR6 ((uint32_t)0x00000040)
```

Rising trigger event configuration bit of line 6

### 5.154.2.1578 EXTI\_RTSR\_TR7

```
#define EXTI_RTSR_TR7 ((uint32_t)0x00000080)
```

Rising trigger event configuration bit of line 7

#### 5.154.2.1579 EXTI\_RTSR\_TR8

```
#define EXTI_RTSR_TR8 ((uint32_t)0x00000100)
```

Rising trigger event configuration bit of line 8

### 5.154.2.1580 EXTI\_RTSR\_TR9

```
#define EXTI_RTSR_TR9 ((uint32_t)0x00000200)
```

Rising trigger event configuration bit of line 9

### 5.154.2.1581 EXTI\_SWIER\_SWIER0

```
#define EXTI_SWIER_SWIER0 ((uint32_t)0x0000001)
```

Software Interrupt on line 0

#### 5.154.2.1582 EXTI\_SWIER\_SWIER1

#define EXTI\_SWIER\_SWIER1 ((uint32\_t)0x00000002)

Software Interrupt on line 1

#### 5.154.2.1583 EXTI\_SWIER\_SWIER10

#define EXTI\_SWIER\_SWIER10 ((uint32\_t)0x00000400)

Software Interrupt on line 10

### 5.154.2.1584 EXTI\_SWIER\_SWIER11

#define EXTI\_SWIER\_SWIER11 ((uint32\_t)0x00000800)

Software Interrupt on line 11

#### 5.154.2.1585 EXTI\_SWIER\_SWIER12

#define EXTI\_SWIER\_SWIER12 ((uint32\_t)0x00001000)

Software Interrupt on line 12

### 5.154.2.1586 EXTI\_SWIER\_SWIER13

#define EXTI\_SWIER\_SWIER13 ((uint32\_t)0x00002000)

Software Interrupt on line 13

#### 5.154.2.1587 EXTI SWIER SWIER14

#define EXTI\_SWIER\_SWIER14 ((uint32\_t)0x00004000)

Software Interrupt on line 14

### 5.154.2.1588 EXTI\_SWIER\_SWIER15

#define EXTI\_SWIER\_SWIER15 ((uint32\_t)0x00008000)

Software Interrupt on line 15

# 5.154.2.1589 EXTI\_SWIER\_SWIER16

#define EXTI\_SWIER\_SWIER16 ((uint32\_t)0x00010000)

Software Interrupt on line 16

### 5.154.2.1590 EXTI\_SWIER\_SWIER17

```
#define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000)
```

Software Interrupt on line 17

#### 5.154.2.1591 EXTI\_SWIER\_SWIER18

```
#define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000)
```

Software Interrupt on line 18

# 5.154.2.1592 EXTI\_SWIER\_SWIER19

```
#define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000)
```

Software Interrupt on line 19

#### 5.154.2.1593 EXTI\_SWIER\_SWIER2

```
#define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004)
```

Software Interrupt on line 2

### 5.154.2.1594 EXTI\_SWIER\_SWIER3

```
#define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008)
```

Software Interrupt on line 3

#### 5.154.2.1595 EXTI\_SWIER\_SWIER4

```
#define EXTI_SWIER_SWIER4 ((uint32_t)0x0000010)
```

Software Interrupt on line 4

### 5.154.2.1596 EXTI\_SWIER\_SWIER5

```
#define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020)
```

Software Interrupt on line 5

### 5.154.2.1597 EXTI\_SWIER\_SWIER6

```
#define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040)
```

Software Interrupt on line 6

### 5.154.2.1598 EXTI\_SWIER\_SWIER7

#define EXTI\_SWIER\_SWIER7 ((uint32\_t)0x00000080)

Software Interrupt on line 7

#### 5.154.2.1599 EXTI\_SWIER\_SWIER8

#define EXTI\_SWIER\_SWIER8 ((uint32\_t)0x00000100)

Software Interrupt on line 8

# 5.154.2.1600 EXTI\_SWIER\_SWIER9

#define EXTI\_SWIER\_SWIER9 ((uint32\_t)0x00000200)

Software Interrupt on line 9

#### 5.154.2.1601 FSMC\_BCR1\_ASYNCWAIT

#define FSMC\_BCR1\_ASYNCWAIT ((uint32\_t)0x00008000)

Asynchronous wait

# 5.154.2.1602 FSMC\_BCR1\_BURSTEN

#define FSMC\_BCR1\_BURSTEN ((uint32\_t)0x00000100)

Burst enable bit

#### 5.154.2.1603 FSMC\_BCR1\_CBURSTRW

#define FSMC\_BCR1\_CBURSTRW ((uint32\_t)0x00080000)

Write burst enable

### 5.154.2.1604 FSMC\_BCR1\_EXTMOD

#define FSMC\_BCR1\_EXTMOD ((uint32\_t)0x00004000)

Extended mode enable

# 5.154.2.1605 FSMC\_BCR1\_FACCEN

#define FSMC\_BCR1\_FACCEN ((uint32\_t)0x00000040)

Flash access enable

### 5.154.2.1606 FSMC\_BCR1\_MBKEN

```
#define FSMC_BCR1_MBKEN ((uint32_t)0x00000001)
```

Memory bank enable bit

# 5.154.2.1607 FSMC\_BCR1\_MTYP

```
#define FSMC_BCR1_MTYP ((uint32_t)0x000000C)
```

MTYP[1:0] bits (Memory type)

# 5.154.2.1608 FSMC\_BCR1\_MTYP\_0

```
#define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004)
```

Bit 0

#### 5.154.2.1609 FSMC\_BCR1\_MTYP\_1

```
#define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008)
```

Bit 1

### 5.154.2.1610 FSMC\_BCR1\_MUXEN

```
#define FSMC_BCR1_MUXEN ((uint32_t)0x00000002)
```

Address/data multiplexing enable bit

# 5.154.2.1611 FSMC\_BCR1\_MWID

```
#define FSMC_BCR1_MWID ((uint32_t)0x00000030)
```

MWID[1:0] bits (Memory data bus width)

### 5.154.2.1612 FSMC\_BCR1\_MWID\_0

```
#define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010)
```

Bit 0

### 5.154.2.1613 FSMC\_BCR1\_MWID\_1

```
#define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020)
```

Bit 1

#### 5.154.2.1614 FSMC\_BCR1\_WAITCFG

#define FSMC\_BCR1\_WAITCFG ((uint32\_t)0x00000800)

Wait timing configuration

# 5.154.2.1615 FSMC\_BCR1\_WAITEN

#define FSMC\_BCR1\_WAITEN ((uint32\_t)0x00002000)

Wait enable bit

# 5.154.2.1616 FSMC\_BCR1\_WAITPOL

#define FSMC\_BCR1\_WAITPOL ((uint32\_t)0x00000200)

Wait signal polarity bit

#### 5.154.2.1617 FSMC\_BCR1\_WRAPMOD

#define FSMC\_BCR1\_WRAPMOD ((uint32\_t)0x00000400)

Wrapped burst mode support

# 5.154.2.1618 FSMC\_BCR1\_WREN

#define FSMC\_BCR1\_WREN ((uint32\_t)0x00001000)

Write enable bit

#### 5.154.2.1619 FSMC\_BCR2\_ASYNCWAIT

#define FSMC\_BCR2\_ASYNCWAIT ((uint32\_t)0x00008000)

Asynchronous wait

### 5.154.2.1620 FSMC\_BCR2\_BURSTEN

#define FSMC\_BCR2\_BURSTEN ((uint32\_t)0x00000100)

Burst enable bit

### 5.154.2.1621 FSMC\_BCR2\_CBURSTRW

#define FSMC\_BCR2\_CBURSTRW ((uint32\_t)0x00080000)

Write burst enable

### 5.154.2.1622 FSMC\_BCR2\_EXTMOD

#define FSMC\_BCR2\_EXTMOD ((uint32\_t)0x00004000)

Extended mode enable

# 5.154.2.1623 FSMC\_BCR2\_FACCEN

#define FSMC\_BCR2\_FACCEN ((uint32\_t)0x00000040)

Flash access enable

# 5.154.2.1624 FSMC\_BCR2\_MBKEN

#define FSMC\_BCR2\_MBKEN ((uint32\_t)0x00000001)

Memory bank enable bit

#### 5.154.2.1625 FSMC\_BCR2\_MTYP

#define FSMC\_BCR2\_MTYP ((uint32\_t)0x000000C)

MTYP[1:0] bits (Memory type)

# 5.154.2.1626 FSMC\_BCR2\_MTYP\_0

#define FSMC\_BCR2\_MTYP\_0 ((uint32\_t)0x00000004)

Bit 0

# 5.154.2.1627 FSMC\_BCR2\_MTYP\_1

#define FSMC\_BCR2\_MTYP\_1 ((uint32\_t)0x00000008)

Bit 1

### 5.154.2.1628 FSMC\_BCR2\_MUXEN

#define FSMC\_BCR2\_MUXEN ((uint32\_t)0x00000002)

Address/data multiplexing enable bit

# 5.154.2.1629 FSMC\_BCR2\_MWID

#define FSMC\_BCR2\_MWID ((uint32\_t)0x00000030)

MWID[1:0] bits (Memory data bus width)

#### 5.154.2.1630 FSMC\_BCR2\_MWID\_0

#define FSMC\_BCR2\_MWID\_0 ((uint32\_t)0x0000010)

Bit 0

# 5.154.2.1631 FSMC\_BCR2\_MWID\_1

 $\texttt{\#define FSMC\_BCR2\_MWID\_1 ((uint32\_t)0x00000020)}$ 

Bit 1

# 5.154.2.1632 FSMC\_BCR2\_WAITCFG

#define FSMC\_BCR2\_WAITCFG ((uint32\_t)0x00000800)

Wait timing configuration

#### 5.154.2.1633 FSMC\_BCR2\_WAITEN

#define FSMC\_BCR2\_WAITEN ((uint32\_t)0x00002000)

Wait enable bit

# 5.154.2.1634 FSMC\_BCR2\_WAITPOL

#define FSMC\_BCR2\_WAITPOL ((uint32\_t)0x00000200)

Wait signal polarity bit

#### 5.154.2.1635 FSMC\_BCR2\_WRAPMOD

#define FSMC\_BCR2\_WRAPMOD ((uint32\_t)0x00000400)

Wrapped burst mode support

### 5.154.2.1636 FSMC\_BCR2\_WREN

#define FSMC\_BCR2\_WREN ((uint32\_t)0x00001000)

Write enable bit

### 5.154.2.1637 FSMC\_BCR3\_ASYNCWAIT

#define FSMC\_BCR3\_ASYNCWAIT ((uint32\_t)0x00008000)

Asynchronous wait

#### 5.154.2.1638 FSMC\_BCR3\_BURSTEN

#define FSMC\_BCR3\_BURSTEN ((uint32\_t)0x00000100)

Burst enable bit

# 5.154.2.1639 FSMC\_BCR3\_CBURSTRW

#define FSMC\_BCR3\_CBURSTRW ((uint32\_t)0x00080000)

Write burst enable

# 5.154.2.1640 FSMC\_BCR3\_EXTMOD

#define FSMC\_BCR3\_EXTMOD ((uint32\_t)0x00004000)

Extended mode enable

#### 5.154.2.1641 FSMC\_BCR3\_FACCEN

#define FSMC\_BCR3\_FACCEN ((uint32\_t)0x00000040)

Flash access enable

# 5.154.2.1642 FSMC\_BCR3\_MBKEN

#define FSMC\_BCR3\_MBKEN ((uint32\_t)0x0000001)

Memory bank enable bit

#### 5.154.2.1643 FSMC\_BCR3\_MTYP

#define FSMC\_BCR3\_MTYP ((uint32\_t)0x000000C)

MTYP[1:0] bits (Memory type)

### 5.154.2.1644 FSMC\_BCR3\_MTYP\_0

#define FSMC\_BCR3\_MTYP\_0 ((uint32\_t)0x00000004)

Bit 0

# 5.154.2.1645 FSMC\_BCR3\_MTYP\_1

#define FSMC\_BCR3\_MTYP\_1 ((uint32\_t)0x00000008)

Bit 1

#### 5.154.2.1646 FSMC\_BCR3\_MUXEN

#define FSMC\_BCR3\_MUXEN ((uint32\_t)0x00000002)

Address/data multiplexing enable bit

# 5.154.2.1647 FSMC\_BCR3\_MWID

#define FSMC\_BCR3\_MWID ((uint32\_t)0x00000030)

MWID[1:0] bits (Memory data bus width)

# 5.154.2.1648 FSMC\_BCR3\_MWID\_0

#define FSMC\_BCR3\_MWID\_0 ((uint32\_t)0x0000010)

Bit 0

#### 5.154.2.1649 FSMC\_BCR3\_MWID\_1

#define FSMC\_BCR3\_MWID\_1 ((uint32\_t)0x00000020)

Bit 1

# 5.154.2.1650 FSMC\_BCR3\_WAITCFG

#define FSMC\_BCR3\_WAITCFG ((uint32\_t)0x00000800)

Wait timing configuration

#### 5.154.2.1651 FSMC\_BCR3\_WAITEN

#define FSMC\_BCR3\_WAITEN ((uint32\_t)0x00002000)

Wait enable bit

### 5.154.2.1652 FSMC\_BCR3\_WAITPOL

#define FSMC\_BCR3\_WAITPOL ((uint32\_t)0x00000200)

Wait signal polarity bit.

# 5.154.2.1653 FSMC\_BCR3\_WRAPMOD

#define FSMC\_BCR3\_WRAPMOD ((uint32\_t)0x00000400)

Wrapped burst mode support

### 5.154.2.1654 FSMC\_BCR3\_WREN

#define FSMC\_BCR3\_WREN ((uint32\_t)0x00001000)

Write enable bit

# 5.154.2.1655 FSMC\_BCR4\_ASYNCWAIT

#define FSMC\_BCR4\_ASYNCWAIT ((uint32\_t)0x00008000)

Asynchronous wait

# 5.154.2.1656 FSMC\_BCR4\_BURSTEN

#define FSMC\_BCR4\_BURSTEN ((uint32\_t)0x00000100)

Burst enable bit

#### 5.154.2.1657 FSMC\_BCR4\_CBURSTRW

#define FSMC\_BCR4\_CBURSTRW ((uint32\_t)0x00080000)

Write burst enable

# 5.154.2.1658 FSMC\_BCR4\_EXTMOD

#define FSMC\_BCR4\_EXTMOD ((uint32\_t)0x00004000)

Extended mode enable

#### 5.154.2.1659 FSMC\_BCR4\_FACCEN

#define FSMC\_BCR4\_FACCEN ((uint32\_t)0x00000040)

Flash access enable

### 5.154.2.1660 FSMC\_BCR4\_MBKEN

#define FSMC\_BCR4\_MBKEN ((uint32\_t)0x00000001)

Memory bank enable bit

### 5.154.2.1661 FSMC\_BCR4\_MTYP

#define FSMC\_BCR4\_MTYP ((uint32\_t)0x000000C)

MTYP[1:0] bits (Memory type)

### 5.154.2.1662 FSMC\_BCR4\_MTYP\_0

#define FSMC\_BCR4\_MTYP\_0 ((uint32\_t)0x00000004)

Bit 0

# 5.154.2.1663 FSMC\_BCR4\_MTYP\_1

#define FSMC\_BCR4\_MTYP\_1 ((uint32\_t)0x00000008)

Bit 1

### 5.154.2.1664 FSMC\_BCR4\_MUXEN

#define FSMC\_BCR4\_MUXEN ((uint32\_t)0x00000002)

Address/data multiplexing enable bit

#### 5.154.2.1665 FSMC\_BCR4\_MWID

#define FSMC\_BCR4\_MWID ((uint32\_t)0x00000030)

MWID[1:0] bits (Memory data bus width)

# 5.154.2.1666 FSMC\_BCR4\_MWID\_0

#define FSMC\_BCR4\_MWID\_0 ((uint32\_t)0x00000010)

Bit 0

# 5.154.2.1667 FSMC\_BCR4\_MWID\_1

#define FSMC\_BCR4\_MWID\_1 ((uint32\_t)0x00000020)

Bit 1

### 5.154.2.1668 FSMC\_BCR4\_WAITCFG

#define FSMC\_BCR4\_WAITCFG ((uint32\_t)0x00000800)

Wait timing configuration

# 5.154.2.1669 FSMC\_BCR4\_WAITEN

#define FSMC\_BCR4\_WAITEN ((uint32\_t)0x00002000)

Wait enable bit

### 5.154.2.1670 FSMC\_BCR4\_WAITPOL

#define FSMC\_BCR4\_WAITPOL ((uint32\_t)0x00000200)

Wait signal polarity bit

# 5.154.2.1671 FSMC\_BCR4\_WRAPMOD

```
#define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400)
```

Wrapped burst mode support

# 5.154.2.1672 FSMC\_BCR4\_WREN

```
#define FSMC_BCR4_WREN ((uint32_t)0x00001000)
```

Write enable bit

#### 5.154.2.1673 FSMC\_BTR1\_ACCMOD

```
#define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000)
```

ACCMOD[1:0] bits (Access mode)

# 5.154.2.1674 FSMC\_BTR1\_ACCMOD\_0

```
#define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000)
```

Bit 0

#### 5.154.2.1675 FSMC\_BTR1\_ACCMOD\_1

```
#define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000)
```

Bit 1

### 5.154.2.1676 FSMC\_BTR1\_ADDHLD

```
#define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0)
```

ADDHLD[3:0] bits (Address-hold phase duration)

# 5.154.2.1677 FSMC\_BTR1\_ADDHLD\_0

```
#define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010)
```

Bit 0

### 5.154.2.1678 FSMC\_BTR1\_ADDHLD\_1

#define FSMC\_BTR1\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

## 5.154.2.1679 FSMC\_BTR1\_ADDHLD\_2

#define FSMC\_BTR1\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

## 5.154.2.1680 FSMC\_BTR1\_ADDHLD\_3

#define FSMC\_BTR1\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

#### 5.154.2.1681 FSMC\_BTR1\_ADDSET

#define FSMC\_BTR1\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

## 5.154.2.1682 FSMC\_BTR1\_ADDSET\_0

 $\texttt{\#define FSMC\_BTR1\_ADDSET\_0 ((uint32\_t)0x00000001)}$ 

Bit 0

### 5.154.2.1683 FSMC\_BTR1\_ADDSET\_1

#define FSMC\_BTR1\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.1684 FSMC\_BTR1\_ADDSET\_2

#define FSMC\_BTR1\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.1685 FSMC\_BTR1\_ADDSET\_3

#define FSMC\_BTR1\_ADDSET\_3 ((uint32\_t)0x00000008)

### 5.154.2.1686 FSMC\_BTR1\_BUSTURN

#define FSMC\_BTR1\_BUSTURN ((uint32\_t)0x000F0000)

BUSTURN[3:0] bits (Bus turnaround phase duration)

## 5.154.2.1687 FSMC\_BTR1\_BUSTURN\_0

#define FSMC\_BTR1\_BUSTURN\_0 ((uint32\_t)0x00010000)

Bit 0

## 5.154.2.1688 FSMC\_BTR1\_BUSTURN\_1

#define FSMC\_BTR1\_BUSTURN\_1 ((uint32\_t)0x00020000)

Bit 1

### 5.154.2.1689 FSMC\_BTR1\_BUSTURN\_2

#define FSMC\_BTR1\_BUSTURN\_2 ((uint32\_t)0x00040000)

Bit 2

## 5.154.2.1690 FSMC\_BTR1\_BUSTURN\_3

#define FSMC\_BTR1\_BUSTURN\_3 ((uint32\_t)0x00080000)

Bit 3

## 5.154.2.1691 FSMC BTR1 CLKDIV

#define FSMC\_BTR1\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

### 5.154.2.1692 FSMC\_BTR1\_CLKDIV\_0

#define FSMC\_BTR1\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

## 5.154.2.1693 FSMC\_BTR1\_CLKDIV\_1

#define FSMC\_BTR1\_CLKDIV\_1 ((uint32\_t)0x00200000)

### 5.154.2.1694 FSMC\_BTR1\_CLKDIV\_2

#define FSMC\_BTR1\_CLKDIV\_2 ((uint32\_t)0x00400000)

Bit 2

## 5.154.2.1695 FSMC\_BTR1\_CLKDIV\_3

#define FSMC\_BTR1\_CLKDIV\_3 ((uint32\_t)0x00800000)

Bit 3

## 5.154.2.1696 FSMC\_BTR1\_DATAST

#define FSMC\_BTR1\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

### 5.154.2.1697 FSMC\_BTR1\_DATAST\_0

#define FSMC\_BTR1\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

## 5.154.2.1698 FSMC\_BTR1\_DATAST\_1

 $\texttt{\#define FSMC\_BTR1\_DATAST\_1 ((uint32\_t)0x00000200)}$ 

Bit 1

### 5.154.2.1699 FSMC\_BTR1\_DATAST\_2

#define FSMC\_BTR1\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

# 5.154.2.1700 FSMC\_BTR1\_DATAST\_3

#define FSMC\_BTR1\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1701 FSMC\_BTR1\_DATLAT

#define FSMC\_BTR1\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

## 5.154.2.1702 FSMC\_BTR1\_DATLAT\_0

#define FSMC\_BTR1\_DATLAT\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.1703 FSMC\_BTR1\_DATLAT\_1

#define FSMC\_BTR1\_DATLAT\_1 ((uint32\_t)0x02000000)

Bit 1

## 5.154.2.1704 FSMC\_BTR1\_DATLAT\_2

#define FSMC\_BTR1\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

### 5.154.2.1705 FSMC\_BTR1\_DATLAT\_3

#define FSMC\_BTR1\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

### 5.154.2.1706 FSMC\_BTR2\_ACCMOD

#define FSMC\_BTR2\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

# 5.154.2.1707 FSMC\_BTR2\_ACCMOD\_0

#define FSMC\_BTR2\_ACCMOD\_0 ((uint32\_t)0x10000000)

Bit 0

### 5.154.2.1708 FSMC\_BTR2\_ACCMOD\_1

#define FSMC\_BTR2\_ACCMOD\_1 ((uint32\_t)0x20000000)

Bit 1

### 5.154.2.1709 FSMC\_BTR2\_ADDHLD

#define FSMC\_BTR2\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

### 5.154.2.1710 FSMC\_BTR2\_ADDHLD\_0

#define FSMC\_BTR2\_ADDHLD\_0 ((uint32\_t)0x00000010)

Bit 0

## 5.154.2.1711 FSMC\_BTR2\_ADDHLD\_1

#define FSMC\_BTR2\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

## 5.154.2.1712 FSMC\_BTR2\_ADDHLD\_2

#define FSMC\_BTR2\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

### 5.154.2.1713 FSMC\_BTR2\_ADDHLD\_3

#define FSMC\_BTR2\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

## 5.154.2.1714 FSMC\_BTR2\_ADDSET

#define FSMC\_BTR2\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

### 5.154.2.1715 FSMC\_BTR2\_ADDSET\_0

#define FSMC\_BTR2\_ADDSET\_0 ((uint32\_t)0x00000001)

Bit 0

# 5.154.2.1716 FSMC\_BTR2\_ADDSET\_1

#define FSMC\_BTR2\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.1717 FSMC\_BTR2\_ADDSET\_2

 $\#define\ FSMC\_BTR2\_ADDSET\_2\ ((uint32\_t))0x00000004)$ 

### 5.154.2.1718 FSMC\_BTR2\_ADDSET\_3

#define FSMC\_BTR2\_ADDSET\_3 ((uint32\_t)0x00000008)

Bit 3

## 5.154.2.1719 FSMC\_BTR2\_BUSTURN

#define FSMC\_BTR2\_BUSTURN ((uint32\_t)0x000F0000)

BUSTURN[3:0] bits (Bus turnaround phase duration)

## 5.154.2.1720 FSMC\_BTR2\_BUSTURN\_0

#define FSMC\_BTR2\_BUSTURN\_0 ((uint32\_t)0x00010000)

Bit 0

### 5.154.2.1721 FSMC\_BTR2\_BUSTURN\_1

#define FSMC\_BTR2\_BUSTURN\_1 ((uint32\_t)0x00020000)

Bit 1

## 5.154.2.1722 FSMC\_BTR2\_BUSTURN\_2

#define FSMC\_BTR2\_BUSTURN\_2 ((uint32\_t)0x00040000)

Bit 2

### 5.154.2.1723 FSMC\_BTR2\_BUSTURN\_3

#define FSMC\_BTR2\_BUSTURN\_3 ((uint32\_t)0x00080000)

Bit 3

# 5.154.2.1724 FSMC\_BTR2\_CLKDIV

#define FSMC\_BTR2\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

# 5.154.2.1725 FSMC\_BTR2\_CLKDIV\_0

### 5.154.2.1726 FSMC\_BTR2\_CLKDIV\_1

#define FSMC\_BTR2\_CLKDIV\_1 ((uint32\_t)0x00200000)

Bit 1

## 5.154.2.1727 FSMC\_BTR2\_CLKDIV\_2

#define FSMC\_BTR2\_CLKDIV\_2 ((uint32\_t)0x00400000)

Bit 2

## 5.154.2.1728 FSMC\_BTR2\_CLKDIV\_3

#define FSMC\_BTR2\_CLKDIV\_3 ((uint32\_t)0x00800000)

Bit 3

#### 5.154.2.1729 FSMC\_BTR2\_DATAST

#define FSMC\_BTR2\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

## 5.154.2.1730 FSMC\_BTR2\_DATAST\_0

#define FSMC\_BTR2\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

# 5.154.2.1731 FSMC\_BTR2\_DATAST\_1

#define FSMC\_BTR2\_DATAST\_1 ((uint32\_t)0x00000200)

Bit 1

# 5.154.2.1732 FSMC\_BTR2\_DATAST\_2

#define FSMC\_BTR2\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

## 5.154.2.1733 FSMC\_BTR2\_DATAST\_3

 $\#define\ FSMC\_BTR2\_DATAST\_3\ ((uint32\_t))0x00000800)$ 

### 5.154.2.1734 FSMC\_BTR2\_DATLAT

#define FSMC\_BTR2\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

## 5.154.2.1735 FSMC\_BTR2\_DATLAT\_0

#define FSMC\_BTR2\_DATLAT\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.1736 FSMC\_BTR2\_DATLAT\_1

#define FSMC\_BTR2\_DATLAT\_1 ((uint32\_t)0x02000000)

Bit 1

### 5.154.2.1737 FSMC\_BTR2\_DATLAT\_2

#define FSMC\_BTR2\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

## 5.154.2.1738 FSMC\_BTR2\_DATLAT\_3

#define FSMC\_BTR2\_DATLAT\_3 ((uint32\_t))0x08000000)

Bit 3

#### 5.154.2.1739 FSMC BTR3 ACCMOD

#define FSMC\_BTR3\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

### 5.154.2.1740 FSMC\_BTR3\_ACCMOD\_0

#define FSMC\_BTR3\_ACCMOD\_0 ((uint32\_t)0x10000000)

Bit 0

# 5.154.2.1741 FSMC\_BTR3\_ACCMOD\_1

#define FSMC\_BTR3\_ACCMOD\_1 ((uint32\_t)0x20000000)

### 5.154.2.1742 FSMC\_BTR3\_ADDHLD

#define FSMC\_BTR3\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

## 5.154.2.1743 FSMC\_BTR3\_ADDHLD\_0

#define FSMC\_BTR3\_ADDHLD\_0 ((uint32\_t)0x00000010)

Bit 0

## 5.154.2.1744 FSMC\_BTR3\_ADDHLD\_1

#define FSMC\_BTR3\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

#### 5.154.2.1745 FSMC\_BTR3\_ADDHLD\_2

#define FSMC\_BTR3\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

## 5.154.2.1746 FSMC\_BTR3\_ADDHLD\_3

 $\texttt{\#define FSMC\_BTR3\_ADDHLD\_3 ((uint32\_t)0x00000080)}$ 

Bit 3

## 5.154.2.1747 FSMC BTR3 ADDSET

#define FSMC\_BTR3\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

### 5.154.2.1748 FSMC\_BTR3\_ADDSET\_0

#define FSMC\_BTR3\_ADDSET\_0 ((uint32\_t)0x00000001)

Bit 0

### 5.154.2.1749 FSMC\_BTR3\_ADDSET\_1

 $\#define FSMC\_BTR3\_ADDSET\_1 ((uint32\_t)0x00000002)$ 

### 5.154.2.1750 FSMC\_BTR3\_ADDSET\_2

#define FSMC\_BTR3\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

## 5.154.2.1751 FSMC\_BTR3\_ADDSET\_3

#define FSMC\_BTR3\_ADDSET\_3 ((uint32\_t)0x00000008)

Bit 3

## 5.154.2.1752 FSMC\_BTR3\_BUSTURN

#define FSMC\_BTR3\_BUSTURN ((uint32\_t)0x000F0000)

BUSTURN[3:0] bits (Bus turnaround phase duration)

### 5.154.2.1753 FSMC\_BTR3\_BUSTURN\_0

#define FSMC\_BTR3\_BUSTURN\_0 ((uint32\_t)0x00010000)

Bit 0

## 5.154.2.1754 FSMC\_BTR3\_BUSTURN\_1

 $\#define FSMC\_BTR3\_BUSTURN\_1 ((uint32\_t)0x00020000)$ 

Bit 1

### 5.154.2.1755 FSMC\_BTR3\_BUSTURN\_2

#define FSMC\_BTR3\_BUSTURN\_2 ((uint32\_t)0x00040000)

Bit 2

### 5.154.2.1756 FSMC\_BTR3\_BUSTURN\_3

#define FSMC\_BTR3\_BUSTURN\_3 ((uint32\_t)0x00080000)

Bit 3

## 5.154.2.1757 FSMC\_BTR3\_CLKDIV

#define FSMC\_BTR3\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

### 5.154.2.1758 FSMC\_BTR3\_CLKDIV\_0

#define FSMC\_BTR3\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

## 5.154.2.1759 FSMC\_BTR3\_CLKDIV\_1

#define FSMC\_BTR3\_CLKDIV\_1 ((uint32\_t)0x00200000)

Bit 1

## 5.154.2.1760 FSMC\_BTR3\_CLKDIV\_2

#define FSMC\_BTR3\_CLKDIV\_2 ((uint32\_t)0x00400000)

Bit 2

### 5.154.2.1761 FSMC\_BTR3\_CLKDIV\_3

#define FSMC\_BTR3\_CLKDIV\_3 ((uint32\_t)0x00800000)

Bit 3

### 5.154.2.1762 FSMC\_BTR3\_DATAST

 $\#define FSMC\_BTR3\_DATAST ((uint32\_t)0x0000FF00)$ 

DATAST [3:0] bits (Data-phase duration)

### 5.154.2.1763 FSMC\_BTR3\_DATAST\_0

#define FSMC\_BTR3\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.1764 FSMC\_BTR3\_DATAST\_1

#define FSMC\_BTR3\_DATAST\_1 ((uint32\_t)0x00000200)

Bit 1

### 5.154.2.1765 FSMC\_BTR3\_DATAST\_2

 $\#define\ FSMC\_BTR3\_DATAST\_2\ ((uint32\_t))0x00000400)$ 

### 5.154.2.1766 FSMC\_BTR3\_DATAST\_3

#define FSMC\_BTR3\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1767 FSMC\_BTR3\_DATLAT

#define FSMC\_BTR3\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

## 5.154.2.1768 FSMC\_BTR3\_DATLAT\_0

#define FSMC\_BTR3\_DATLAT\_0 ((uint32\_t)0x01000000)

Bit 0

### 5.154.2.1769 FSMC\_BTR3\_DATLAT\_1

#define FSMC\_BTR3\_DATLAT\_1 ((uint32\_t)0x02000000)

Bit 1

## 5.154.2.1770 FSMC\_BTR3\_DATLAT\_2

 $\texttt{\#define FSMC\_BTR3\_DATLAT\_2} \quad \texttt{((uint32\_t)0x04000000)}$ 

Bit 2

# 5.154.2.1771 FSMC\_BTR3\_DATLAT\_3

#define FSMC\_BTR3\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

# 5.154.2.1772 FSMC\_BTR4\_ACCMOD

#define FSMC\_BTR4\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

### 5.154.2.1773 FSMC\_BTR4\_ACCMOD\_0

#define FSMC\_BTR4\_ACCMOD\_0 ((uint32\_t)0x10000000)

### 5.154.2.1774 FSMC\_BTR4\_ACCMOD\_1

#define FSMC\_BTR4\_ACCMOD\_1 ((uint32\_t)0x20000000)

Bit 1

## 5.154.2.1775 FSMC\_BTR4\_ADDHLD

#define FSMC\_BTR4\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

## 5.154.2.1776 FSMC\_BTR4\_ADDHLD\_0

#define FSMC\_BTR4\_ADDHLD\_0 ((uint32\_t)0x00000010)

Bit 0

### 5.154.2.1777 FSMC\_BTR4\_ADDHLD\_1

#define FSMC\_BTR4\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

## 5.154.2.1778 FSMC\_BTR4\_ADDHLD\_2

 $\texttt{\#define FSMC\_BTR4\_ADDHLD\_2 ((uint32\_t)0x00000040)}$ 

Bit 2

### 5.154.2.1779 FSMC\_BTR4\_ADDHLD\_3

#define FSMC\_BTR4\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

### 5.154.2.1780 FSMC\_BTR4\_ADDSET

#define FSMC\_BTR4\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

# 5.154.2.1781 FSMC\_BTR4\_ADDSET\_0

 $\#define\ FSMC\_BTR4\_ADDSET\_0\ ((uint32\_t))0x00000001)$ 

### 5.154.2.1782 FSMC\_BTR4\_ADDSET\_1

#define FSMC\_BTR4\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

## 5.154.2.1783 FSMC\_BTR4\_ADDSET\_2

#define FSMC\_BTR4\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

## 5.154.2.1784 FSMC\_BTR4\_ADDSET\_3

#define FSMC\_BTR4\_ADDSET\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.1785 FSMC\_BTR4\_BUSTURN

#define FSMC\_BTR4\_BUSTURN ((uint32\_t)0x000F0000)

BUSTURN[3:0] bits (Bus turnaround phase duration)

## 5.154.2.1786 FSMC\_BTR4\_BUSTURN\_0

#define FSMC\_BTR4\_BUSTURN\_0 ((uint32\_t)0x00010000)

Bit 0

# 5.154.2.1787 FSMC\_BTR4\_BUSTURN\_1

#define FSMC\_BTR4\_BUSTURN\_1 ((uint32\_t)0x00020000)

Bit 1

## 5.154.2.1788 FSMC\_BTR4\_BUSTURN\_2

#define FSMC\_BTR4\_BUSTURN\_2 ((uint32\_t)0x00040000)

Bit 2

## 5.154.2.1789 FSMC\_BTR4\_BUSTURN\_3

#define FSMC\_BTR4\_BUSTURN\_3 ((uint32\_t)0x00080000)

### 5.154.2.1790 FSMC\_BTR4\_CLKDIV

#define FSMC\_BTR4\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

## 5.154.2.1791 FSMC\_BTR4\_CLKDIV\_0

#define FSMC\_BTR4\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

## 5.154.2.1792 FSMC\_BTR4\_CLKDIV\_1

#define FSMC\_BTR4\_CLKDIV\_1 ((uint32\_t)0x00200000)

Bit 1

### 5.154.2.1793 FSMC\_BTR4\_CLKDIV\_2

#define FSMC\_BTR4\_CLKDIV\_2 ((uint32\_t)0x00400000)

Bit 2

## 5.154.2.1794 FSMC\_BTR4\_CLKDIV\_3

 $\texttt{\#define FSMC\_BTR4\_CLKDIV\_3 ((uint32\_t)0x00800000)}$ 

Bit 3

#### 5.154.2.1795 FSMC BTR4 DATAST

#define FSMC\_BTR4\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

### 5.154.2.1796 FSMC\_BTR4\_DATAST\_0

#define FSMC\_BTR4\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.1797 FSMC\_BTR4\_DATAST\_1

#define FSMC\_BTR4\_DATAST\_1 ((uint32\_t)0x00000200)

## 5.154.2.1798 FSMC\_BTR4\_DATAST\_2

#define FSMC\_BTR4\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

## 5.154.2.1799 FSMC\_BTR4\_DATAST\_3

#define FSMC\_BTR4\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1800 FSMC\_BTR4\_DATLAT

#define FSMC\_BTR4\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

### 5.154.2.1801 FSMC\_BTR4\_DATLAT\_0

#define FSMC\_BTR4\_DATLAT\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.1802 FSMC\_BTR4\_DATLAT\_1

#define FSMC\_BTR4\_DATLAT\_1 ((uint32\_t))0x02000000)

Bit 1

### 5.154.2.1803 FSMC\_BTR4\_DATLAT\_2

#define FSMC\_BTR4\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

### 5.154.2.1804 FSMC\_BTR4\_DATLAT\_3

#define FSMC\_BTR4\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

## 5.154.2.1805 FSMC\_BWTR1\_ACCMOD

#define FSMC\_BWTR1\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

#### 5.154.2.1806 FSMC\_BWTR1\_ACCMOD\_0

#define FSMC\_BWTR1\_ACCMOD\_0 ((uint32\_t)0x10000000)

Bit 0

## 5.154.2.1807 FSMC\_BWTR1\_ACCMOD\_1

#define FSMC\_BWTR1\_ACCMOD\_1 ((uint32\_t)0x20000000)

Bit 1

## 5.154.2.1808 FSMC\_BWTR1\_ADDHLD

#define FSMC\_BWTR1\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

#### 5.154.2.1809 FSMC\_BWTR1\_ADDHLD\_0

#define FSMC\_BWTR1\_ADDHLD\_0 ((uint32\_t)0x0000010)

Bit 0

## 5.154.2.1810 FSMC\_BWTR1\_ADDHLD\_1

#define FSMC\_BWTR1\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

### 5.154.2.1811 FSMC\_BWTR1\_ADDHLD\_2

#define FSMC\_BWTR1\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

### 5.154.2.1812 FSMC\_BWTR1\_ADDHLD\_3

#define FSMC\_BWTR1\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

### 5.154.2.1813 FSMC\_BWTR1\_ADDSET

#define FSMC\_BWTR1\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

## 5.154.2.1814 FSMC\_BWTR1\_ADDSET\_0

#define FSMC\_BWTR1\_ADDSET\_0 ((uint32\_t)0x00000001)

Bit 0

## 5.154.2.1815 FSMC\_BWTR1\_ADDSET\_1

#define FSMC\_BWTR1\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

## 5.154.2.1816 FSMC\_BWTR1\_ADDSET\_2

#define FSMC\_BWTR1\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.1817 FSMC\_BWTR1\_ADDSET\_3

#define FSMC\_BWTR1\_ADDSET\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.1818 FSMC\_BWTR1\_CLKDIV

#define FSMC\_BWTR1\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

### 5.154.2.1819 FSMC\_BWTR1\_CLKDIV\_0

#define FSMC\_BWTR1\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

## 5.154.2.1820 FSMC\_BWTR1\_CLKDIV\_1

#define FSMC\_BWTR1\_CLKDIV\_1 ((uint32\_t)0x00200000)

Bit 1

### 5.154.2.1821 FSMC\_BWTR1\_CLKDIV\_2

#define FSMC\_BWTR1\_CLKDIV\_2 ((uint32\_t)0x00400000)

### 5.154.2.1822 FSMC\_BWTR1\_CLKDIV\_3

#define FSMC\_BWTR1\_CLKDIV\_3 ((uint32\_t)0x00800000)

Bit 3

### 5.154.2.1823 FSMC\_BWTR1\_DATAST

#define FSMC\_BWTR1\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

## 5.154.2.1824 FSMC\_BWTR1\_DATAST\_0

#define FSMC\_BWTR1\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

#### 5.154.2.1825 FSMC\_BWTR1\_DATAST\_1

#define FSMC\_BWTR1\_DATAST\_1 ((uint32\_t)0x00000200)

Bit 1

## 5.154.2.1826 FSMC\_BWTR1\_DATAST\_2

#define FSMC\_BWTR1\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

# 5.154.2.1827 FSMC\_BWTR1\_DATAST\_3

#define FSMC\_BWTR1\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

### 5.154.2.1828 FSMC\_BWTR1\_DATLAT

#define FSMC\_BWTR1\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

### 5.154.2.1829 FSMC\_BWTR1\_DATLAT\_0

#define FSMC\_BWTR1\_DATLAT\_0 ((uint32\_t)0x01000000)

## 5.154.2.1830 FSMC\_BWTR1\_DATLAT\_1

#define FSMC\_BWTR1\_DATLAT\_1 ((uint32\_t)0x02000000)

Bit 1

# 5.154.2.1831 FSMC\_BWTR1\_DATLAT\_2

#define FSMC\_BWTR1\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

## 5.154.2.1832 FSMC\_BWTR1\_DATLAT\_3

#define FSMC\_BWTR1\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

### 5.154.2.1833 FSMC\_BWTR2\_ACCMOD

#define FSMC\_BWTR2\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

### 5.154.2.1834 FSMC\_BWTR2\_ACCMOD\_0

 $\verb|#define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000)|$ 

Bit 0

#### 5.154.2.1835 FSMC BWTR2 ACCMOD 1

#define FSMC\_BWTR2\_ACCMOD\_1 ((uint32\_t)0x20000000)

Bit 1

## 5.154.2.1836 FSMC\_BWTR2\_ADDHLD

#define FSMC\_BWTR2\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

# 5.154.2.1837 FSMC\_BWTR2\_ADDHLD\_0

### 5.154.2.1838 FSMC\_BWTR2\_ADDHLD\_1

#define FSMC\_BWTR2\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

## 5.154.2.1839 FSMC\_BWTR2\_ADDHLD\_2

#define FSMC\_BWTR2\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

## 5.154.2.1840 FSMC\_BWTR2\_ADDHLD\_3

#define FSMC\_BWTR2\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

#### 5.154.2.1841 FSMC\_BWTR2\_ADDSET

#define FSMC\_BWTR2\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

## 5.154.2.1842 FSMC\_BWTR2\_ADDSET\_0

 $\verb|#define FSMC_BWTR2_ADDSET_0 ((uint32\_t)0x0000001)|\\$ 

Bit 0

#### 5.154.2.1843 FSMC BWTR2 ADDSET 1

#define FSMC\_BWTR2\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

### 5.154.2.1844 FSMC\_BWTR2\_ADDSET\_2

#define FSMC\_BWTR2\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

## 5.154.2.1845 FSMC\_BWTR2\_ADDSET\_3

#define FSMC\_BWTR2\_ADDSET\_3 ((uint32\_t)0x00000008)

## 5.154.2.1846 FSMC\_BWTR2\_CLKDIV

#define FSMC\_BWTR2\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

## 5.154.2.1847 FSMC\_BWTR2\_CLKDIV\_0

#define FSMC\_BWTR2\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

## 5.154.2.1848 FSMC\_BWTR2\_CLKDIV\_1

#define FSMC\_BWTR2\_CLKDIV\_1 ((uint32\_t)0x00200000)

Bit 1

### 5.154.2.1849 FSMC\_BWTR2\_CLKDIV\_2

#define FSMC\_BWTR2\_CLKDIV\_2 ((uint32\_t)0x00400000)

Bit 2

## 5.154.2.1850 FSMC\_BWTR2\_CLKDIV\_3

 $\# define \ FSMC\_BWTR2\_CLKDIV\_3 \ ((uint32\_t)0x00800000) \\$ 

Bit 3

## 5.154.2.1851 FSMC BWTR2 DATAST

#define FSMC\_BWTR2\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

### 5.154.2.1852 FSMC\_BWTR2\_DATAST\_0

#define FSMC\_BWTR2\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

## 5.154.2.1853 FSMC\_BWTR2\_DATAST\_1

#define FSMC\_BWTR2\_DATAST\_1 ((uint32\_t)0x00000200)

### 5.154.2.1854 FSMC\_BWTR2\_DATAST\_2

#define FSMC\_BWTR2\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

## 5.154.2.1855 FSMC\_BWTR2\_DATAST\_3

#define FSMC\_BWTR2\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1856 FSMC\_BWTR2\_DATLAT

#define FSMC\_BWTR2\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

#### 5.154.2.1857 FSMC\_BWTR2\_DATLAT\_0

#define FSMC\_BWTR2\_DATLAT\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.1858 FSMC\_BWTR2\_DATLAT\_1

 $\texttt{\#define FSMC\_BWTR2\_DATLAT\_1 ((uint32\_t)0x02000000)}$ 

Bit 1

### 5.154.2.1859 FSMC\_BWTR2\_DATLAT\_2

#define FSMC\_BWTR2\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

### 5.154.2.1860 FSMC\_BWTR2\_DATLAT\_3

#define FSMC\_BWTR2\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

### 5.154.2.1861 FSMC\_BWTR3\_ACCMOD

#define FSMC\_BWTR3\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

### 5.154.2.1862 FSMC\_BWTR3\_ACCMOD\_0

#define FSMC\_BWTR3\_ACCMOD\_0 ((uint32\_t)0x10000000)

Bit 0

## 5.154.2.1863 FSMC\_BWTR3\_ACCMOD\_1

#define FSMC\_BWTR3\_ACCMOD\_1 ((uint32\_t)0x20000000)

Bit 1

## 5.154.2.1864 FSMC\_BWTR3\_ADDHLD

#define FSMC\_BWTR3\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

#### 5.154.2.1865 FSMC\_BWTR3\_ADDHLD\_0

#define FSMC\_BWTR3\_ADDHLD\_0 ((uint32\_t)0x00000010)

Bit 0

## 5.154.2.1866 FSMC\_BWTR3\_ADDHLD\_1

 $\verb|#define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020)|$ 

Bit 1

# 5.154.2.1867 FSMC\_BWTR3\_ADDHLD\_2

#define FSMC\_BWTR3\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

## 5.154.2.1868 FSMC\_BWTR3\_ADDHLD\_3

#define FSMC\_BWTR3\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

## 5.154.2.1869 FSMC\_BWTR3\_ADDSET

#define FSMC\_BWTR3\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

## 5.154.2.1870 FSMC\_BWTR3\_ADDSET\_0

#define FSMC\_BWTR3\_ADDSET\_0 ((uint32\_t)0x00000001)

Bit 0

## 5.154.2.1871 FSMC\_BWTR3\_ADDSET\_1

#define FSMC\_BWTR3\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

## 5.154.2.1872 FSMC\_BWTR3\_ADDSET\_2

#define FSMC\_BWTR3\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.1873 FSMC\_BWTR3\_ADDSET\_3

#define FSMC\_BWTR3\_ADDSET\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.1874 FSMC\_BWTR3\_CLKDIV

#define FSMC\_BWTR3\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

### 5.154.2.1875 FSMC\_BWTR3\_CLKDIV\_0

#define FSMC\_BWTR3\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

### 5.154.2.1876 FSMC\_BWTR3\_CLKDIV\_1

 $\verb|#define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000)|$ 

Bit 1

## 5.154.2.1877 FSMC\_BWTR3\_CLKDIV\_2

#define FSMC\_BWTR3\_CLKDIV\_2 ((uint32\_t)0x00400000)

### 5.154.2.1878 FSMC\_BWTR3\_CLKDIV\_3

#define FSMC\_BWTR3\_CLKDIV\_3 ((uint32\_t)0x00800000)

Bit 3

## 5.154.2.1879 FSMC\_BWTR3\_DATAST

#define FSMC\_BWTR3\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

## 5.154.2.1880 FSMC\_BWTR3\_DATAST\_0

#define FSMC\_BWTR3\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.1881 FSMC\_BWTR3\_DATAST\_1

#define FSMC\_BWTR3\_DATAST\_1 ((uint32\_t)0x00000200)

Bit 1

### 5.154.2.1882 FSMC\_BWTR3\_DATAST\_2

#define FSMC\_BWTR3\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

### 5.154.2.1883 FSMC\_BWTR3\_DATAST\_3

#define FSMC\_BWTR3\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1884 FSMC\_BWTR3\_DATLAT

#define FSMC\_BWTR3\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

# 5.154.2.1885 FSMC\_BWTR3\_DATLAT\_0

#define FSMC\_BWTR3\_DATLAT\_0 ((uint32\_t)0x01000000)

### 5.154.2.1886 FSMC\_BWTR3\_DATLAT\_1

#define FSMC\_BWTR3\_DATLAT\_1 ((uint32\_t)0x02000000)

Bit 1

## 5.154.2.1887 FSMC\_BWTR3\_DATLAT\_2

#define FSMC\_BWTR3\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

## 5.154.2.1888 FSMC\_BWTR3\_DATLAT\_3

#define FSMC\_BWTR3\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

#### 5.154.2.1889 FSMC\_BWTR4\_ACCMOD

#define FSMC\_BWTR4\_ACCMOD ((uint32\_t)0x30000000)

ACCMOD[1:0] bits (Access mode)

## 5.154.2.1890 FSMC\_BWTR4\_ACCMOD\_0

 $\#define \ FSMC\_BWTR4\_ACCMOD\_0 \ ((uint32\_t)0x10000000)$ 

Bit 0

#### 5.154.2.1891 FSMC BWTR4 ACCMOD 1

#define FSMC\_BWTR4\_ACCMOD\_1 ((uint32\_t)0x20000000)

Bit 1

### 5.154.2.1892 FSMC\_BWTR4\_ADDHLD

#define FSMC\_BWTR4\_ADDHLD ((uint32\_t)0x000000F0)

ADDHLD[3:0] bits (Address-hold phase duration)

# 5.154.2.1893 FSMC\_BWTR4\_ADDHLD\_0

### 5.154.2.1894 FSMC\_BWTR4\_ADDHLD\_1

#define FSMC\_BWTR4\_ADDHLD\_1 ((uint32\_t)0x00000020)

Bit 1

## 5.154.2.1895 FSMC\_BWTR4\_ADDHLD\_2

#define FSMC\_BWTR4\_ADDHLD\_2 ((uint32\_t)0x00000040)

Bit 2

## 5.154.2.1896 FSMC\_BWTR4\_ADDHLD\_3

#define FSMC\_BWTR4\_ADDHLD\_3 ((uint32\_t)0x00000080)

Bit 3

### 5.154.2.1897 FSMC\_BWTR4\_ADDSET

#define FSMC\_BWTR4\_ADDSET ((uint32\_t)0x0000000F)

ADDSET[3:0] bits (Address setup phase duration)

## 5.154.2.1898 FSMC\_BWTR4\_ADDSET\_0

#define FSMC\_BWTR4\_ADDSET\_0 ((uint32\_t)0x00000001)

Bit 0

#### 5.154.2.1899 FSMC BWTR4 ADDSET 1

#define FSMC\_BWTR4\_ADDSET\_1 ((uint32\_t)0x00000002)

Bit 1

# 5.154.2.1900 FSMC\_BWTR4\_ADDSET\_2

#define FSMC\_BWTR4\_ADDSET\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.1901 FSMC\_BWTR4\_ADDSET\_3

#define FSMC\_BWTR4\_ADDSET\_3 ((uint32\_t)0x00000008)

### 5.154.2.1902 FSMC\_BWTR4\_CLKDIV

#define FSMC\_BWTR4\_CLKDIV ((uint32\_t)0x00F00000)

CLKDIV[3:0] bits (Clock divide ratio)

## 5.154.2.1903 FSMC\_BWTR4\_CLKDIV\_0

#define FSMC\_BWTR4\_CLKDIV\_0 ((uint32\_t)0x00100000)

Bit 0

## 5.154.2.1904 FSMC\_BWTR4\_CLKDIV\_1

#define FSMC\_BWTR4\_CLKDIV\_1 ((uint32\_t)0x00200000)

Bit 1

### 5.154.2.1905 FSMC\_BWTR4\_CLKDIV\_2

#define FSMC\_BWTR4\_CLKDIV\_2 ((uint32\_t)0x00400000)

Bit 2

## 5.154.2.1906 FSMC\_BWTR4\_CLKDIV\_3

 $\#define \ FSMC\_BWTR4\_CLKDIV\_3 \ ((uint32\_t)0x00800000)$ 

Bit 3

## 5.154.2.1907 FSMC BWTR4 DATAST

#define FSMC\_BWTR4\_DATAST ((uint32\_t)0x0000FF00)

DATAST [3:0] bits (Data-phase duration)

### 5.154.2.1908 FSMC\_BWTR4\_DATAST\_0

#define FSMC\_BWTR4\_DATAST\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.1909 FSMC\_BWTR4\_DATAST\_1

#define FSMC\_BWTR4\_DATAST\_1 ((uint32\_t)0x00000200)

## 5.154.2.1910 FSMC\_BWTR4\_DATAST\_2

#define FSMC\_BWTR4\_DATAST\_2 ((uint32\_t)0x00000400)

Bit 2

## 5.154.2.1911 FSMC\_BWTR4\_DATAST\_3

#define FSMC\_BWTR4\_DATAST\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1912 FSMC\_BWTR4\_DATLAT

#define FSMC\_BWTR4\_DATLAT ((uint32\_t)0x0F000000)

DATLA[3:0] bits (Data latency)

### 5.154.2.1913 FSMC\_BWTR4\_DATLAT\_0

#define FSMC\_BWTR4\_DATLAT\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.1914 FSMC\_BWTR4\_DATLAT\_1

 $\texttt{\#define FSMC\_BWTR4\_DATLAT\_1 ((uint32\_t)0x02000000)}$ 

Bit 1

## 5.154.2.1915 FSMC\_BWTR4\_DATLAT\_2

#define FSMC\_BWTR4\_DATLAT\_2 ((uint32\_t)0x04000000)

Bit 2

# 5.154.2.1916 FSMC\_BWTR4\_DATLAT\_3

#define FSMC\_BWTR4\_DATLAT\_3 ((uint32\_t)0x08000000)

Bit 3

## 5.154.2.1917 FSMC\_ECCR2\_ECC2

#define FSMC\_ECCR2\_ECC2 ((uint32\_t)0xFFFFFFFF)

ECC result

### 5.154.2.1918 FSMC\_ECCR3\_ECC3

#define FSMC\_ECCR3\_ECC3 ((uint32\_t)0xFFFFFFFF)

ECC result

## 5.154.2.1919 FSMC\_PATT2\_ATTHIZ2

#define FSMC\_PATT2\_ATTHIZ2 ((uint32\_t)0xFF000000)

ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time)

## 5.154.2.1920 FSMC\_PATT2\_ATTHIZ2\_0

#define FSMC\_PATT2\_ATTHIZ2\_0 ((uint32\_t)0x01000000)

Bit 0

#### 5.154.2.1921 FSMC\_PATT2\_ATTHIZ2\_1

#define FSMC\_PATT2\_ATTHIZ2\_1 ((uint32\_t)0x02000000)

Bit 1

## 5.154.2.1922 FSMC\_PATT2\_ATTHIZ2\_2

 $\texttt{\#define FSMC\_PATT2\_ATTHIZ2\_2 ((uint32\_t)0x04000000)}$ 

Bit 2

### 5.154.2.1923 FSMC\_PATT2\_ATTHIZ2\_3

#define FSMC\_PATT2\_ATTHIZ2\_3 ((uint32\_t)0x08000000)

Bit 3

### 5.154.2.1924 FSMC\_PATT2\_ATTHIZ2\_4

#define FSMC\_PATT2\_ATTHIZ2\_4 ((uint32\_t)0x10000000)

Bit 4

### 5.154.2.1925 FSMC\_PATT2\_ATTHIZ2\_5

#define FSMC\_PATT2\_ATTHIZ2\_5 ((uint32\_t)0x20000000)

### 5.154.2.1926 FSMC\_PATT2\_ATTHIZ2\_6

#define FSMC\_PATT2\_ATTHIZ2\_6 ((uint32\_t)0x40000000)

Bit 6

## 5.154.2.1927 FSMC\_PATT2\_ATTHIZ2\_7

#define FSMC\_PATT2\_ATTHIZ2\_7 ((uint32\_t)0x80000000)

Bit 7

## 5.154.2.1928 FSMC\_PATT2\_ATTHOLD2

#define FSMC\_PATT2\_ATTHOLD2 ((uint32\_t)0x00FF0000)

ATTHOLD2[7:0] bits (Attribute memory 2 hold time)

### 5.154.2.1929 FSMC\_PATT2\_ATTHOLD2\_0

#define FSMC\_PATT2\_ATTHOLD2\_0 ((uint32\_t)0x00010000)

Bit 0

## 5.154.2.1930 FSMC\_PATT2\_ATTHOLD2\_1

#define FSMC\_PATT2\_ATTHOLD2\_1 ((uint32\_t) 0x00020000)

Bit 1

## 5.154.2.1931 FSMC PATT2 ATTHOLD2 2

#define FSMC\_PATT2\_ATTHOLD2\_2 ((uint32\_t)0x00040000)

Bit 2

# 5.154.2.1932 FSMC\_PATT2\_ATTHOLD2\_3

#define FSMC\_PATT2\_ATTHOLD2\_3 ((uint32\_t)0x00080000)

Bit 3

### 5.154.2.1933 FSMC\_PATT2\_ATTHOLD2\_4

#define FSMC\_PATT2\_ATTHOLD2\_4 ((uint32\_t)0x00100000)

#### 5.154.2.1934 FSMC\_PATT2\_ATTHOLD2\_5

#define FSMC\_PATT2\_ATTHOLD2\_5 ((uint32\_t)0x00200000)

Bit 5

## 5.154.2.1935 FSMC\_PATT2\_ATTHOLD2\_6

#define FSMC\_PATT2\_ATTHOLD2\_6 ((uint32\_t)0x00400000)

Bit 6

## 5.154.2.1936 FSMC\_PATT2\_ATTHOLD2\_7

#define FSMC\_PATT2\_ATTHOLD2\_7 ((uint32\_t)0x00800000)

Bit 7

# 5.154.2.1937 FSMC\_PATT2\_ATTSET2

#define FSMC\_PATT2\_ATTSET2 ((uint32\_t)0x000000FF)

ATTSET2[7:0] bits (Attribute memory 2 setup time)

## 5.154.2.1938 FSMC\_PATT2\_ATTSET2\_0

#define FSMC\_PATT2\_ATTSET2\_0 ((uint32\_t)0x0000001)

Bit 0

#### 5.154.2.1939 FSMC PATT2 ATTSET2 1

#define FSMC\_PATT2\_ATTSET2\_1 ((uint32\_t)0x0000002)

Bit 1

### 5.154.2.1940 FSMC\_PATT2\_ATTSET2\_2

#define FSMC\_PATT2\_ATTSET2\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.1941 FSMC\_PATT2\_ATTSET2\_3

#define FSMC\_PATT2\_ATTSET2\_3 ((uint32\_t)0x00000008)

### 5.154.2.1942 FSMC\_PATT2\_ATTSET2\_4

#define FSMC\_PATT2\_ATTSET2\_4 ((uint32\_t)0x00000010)

Bit 4

## 5.154.2.1943 FSMC\_PATT2\_ATTSET2\_5

#define FSMC\_PATT2\_ATTSET2\_5 ((uint32\_t)0x00000020)

Bit 5

## 5.154.2.1944 FSMC\_PATT2\_ATTSET2\_6

#define FSMC\_PATT2\_ATTSET2\_6 ((uint32\_t)0x00000040)

Bit 6

### 5.154.2.1945 FSMC\_PATT2\_ATTSET2\_7

#define FSMC\_PATT2\_ATTSET2\_7 ((uint32\_t)0x00000080)

Bit 7

### 5.154.2.1946 FSMC\_PATT2\_ATTWAIT2

#define FSMC\_PATT2\_ATTWAIT2 ((uint32\_t)0x0000FF00)

ATTWAIT2[7:0] bits (Attribute memory 2 wait time)

## 5.154.2.1947 FSMC\_PATT2\_ATTWAIT2\_0

#define FSMC\_PATT2\_ATTWAIT2\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.1948 FSMC\_PATT2\_ATTWAIT2\_1

#define FSMC\_PATT2\_ATTWAIT2\_1 ((uint32\_t)0x00000200)

Bit 1

### 5.154.2.1949 FSMC\_PATT2\_ATTWAIT2\_2

#define FSMC\_PATT2\_ATTWAIT2\_2 ((uint32\_t)0x00000400)

### 5.154.2.1950 FSMC\_PATT2\_ATTWAIT2\_3

#define FSMC\_PATT2\_ATTWAIT2\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.1951 FSMC\_PATT2\_ATTWAIT2\_4

#define FSMC\_PATT2\_ATTWAIT2\_4 ((uint32\_t)0x00001000)

Bit 4

## 5.154.2.1952 FSMC\_PATT2\_ATTWAIT2\_5

#define FSMC\_PATT2\_ATTWAIT2\_5 ((uint32\_t)0x00002000)

Bit 5

#### 5.154.2.1953 FSMC\_PATT2\_ATTWAIT2\_6

#define FSMC\_PATT2\_ATTWAIT2\_6 ((uint32\_t)0x00004000)

Bit 6

## 5.154.2.1954 FSMC\_PATT2\_ATTWAIT2\_7

#define FSMC\_PATT2\_ATTWAIT2\_7 ((uint32\_t)0x00008000)

Bit 7

#### 5.154.2.1955 FSMC PATT3 ATTHIZ3

#define FSMC\_PATT3\_ATTHIZ3 ((uint32\_t)0xFF000000)

ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time)

# 5.154.2.1956 FSMC\_PATT3\_ATTHIZ3\_0

#define FSMC\_PATT3\_ATTHIZ3\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.1957 FSMC\_PATT3\_ATTHIZ3\_1

#define FSMC\_PATT3\_ATTHIZ3\_1 ((uint32\_t)0x02000000)

### 5.154.2.1958 FSMC\_PATT3\_ATTHIZ3\_2

#define FSMC\_PATT3\_ATTHIZ3\_2 ((uint32\_t)0x04000000)

Bit 2

## 5.154.2.1959 FSMC\_PATT3\_ATTHIZ3\_3

#define FSMC\_PATT3\_ATTHIZ3\_3 ((uint32\_t)0x08000000)

Bit 3

## 5.154.2.1960 FSMC\_PATT3\_ATTHIZ3\_4

#define FSMC\_PATT3\_ATTHIZ3\_4 ((uint32\_t)0x10000000)

Bit 4

### 5.154.2.1961 FSMC\_PATT3\_ATTHIZ3\_5

#define FSMC\_PATT3\_ATTHIZ3\_5 ((uint32\_t)0x20000000)

Bit 5

## 5.154.2.1962 FSMC\_PATT3\_ATTHIZ3\_6

 $\texttt{\#define FSMC\_PATT3\_ATTHIZ3\_6 ((uint32\_t)0x40000000)}$ 

Bit 6

#### 5.154.2.1963 FSMC PATT3 ATTHIZ3 7

#define FSMC\_PATT3\_ATTHIZ3\_7 ((uint32\_t)0x80000000)

Bit 7

## 5.154.2.1964 FSMC\_PATT3\_ATTHOLD3

#define FSMC\_PATT3\_ATTHOLD3 ((uint32\_t)0x00FF0000)

ATTHOLD3[7:0] bits (Attribute memory 3 hold time)

# 5.154.2.1965 FSMC\_PATT3\_ATTHOLD3\_0

#define FSMC\_PATT3\_ATTHOLD3\_0 ((uint32\_t)0x00010000)

#### 5.154.2.1966 FSMC\_PATT3\_ATTHOLD3\_1

#define FSMC\_PATT3\_ATTHOLD3\_1 ((uint32\_t)0x00020000)

Bit 1

## 5.154.2.1967 FSMC\_PATT3\_ATTHOLD3\_2

#define FSMC\_PATT3\_ATTHOLD3\_2 ((uint32\_t)0x00040000)

Bit 2

## 5.154.2.1968 FSMC\_PATT3\_ATTHOLD3\_3

#define FSMC\_PATT3\_ATTHOLD3\_3 ((uint32\_t) 0x00080000)

Bit 3

### 5.154.2.1969 FSMC\_PATT3\_ATTHOLD3\_4

#define FSMC\_PATT3\_ATTHOLD3\_4 ((uint32\_t)0x00100000)

Bit 4

## 5.154.2.1970 FSMC\_PATT3\_ATTHOLD3\_5

#define FSMC\_PATT3\_ATTHOLD3\_5 ((uint32\_t) 0x00200000)

Bit 5

#### 5.154.2.1971 FSMC PATT3 ATTHOLD3 6

#define FSMC\_PATT3\_ATTHOLD3\_6 ((uint32\_t)0x00400000)

Bit 6

### 5.154.2.1972 FSMC\_PATT3\_ATTHOLD3\_7

#define FSMC\_PATT3\_ATTHOLD3\_7 ((uint32\_t)0x00800000)

Bit 7

### 5.154.2.1973 FSMC\_PATT3\_ATTSET3

#define FSMC\_PATT3\_ATTSET3 ((uint32\_t)0x000000FF)

ATTSET3[7:0] bits (Attribute memory 3 setup time)

### 5.154.2.1974 FSMC\_PATT3\_ATTSET3\_0

#define FSMC\_PATT3\_ATTSET3\_0 ((uint32\_t)0x00000001)

Bit 0

## 5.154.2.1975 FSMC\_PATT3\_ATTSET3\_1

#define FSMC\_PATT3\_ATTSET3\_1 ((uint32\_t)0x00000002)

Bit 1

## 5.154.2.1976 FSMC\_PATT3\_ATTSET3\_2

#define FSMC\_PATT3\_ATTSET3\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.1977 FSMC\_PATT3\_ATTSET3\_3

#define FSMC\_PATT3\_ATTSET3\_3 ((uint32\_t)0x00000008)

Bit 3

## 5.154.2.1978 FSMC\_PATT3\_ATTSET3\_4

#define FSMC\_PATT3\_ATTSET3\_4 ((uint32\_t)0x00000010)

Bit 4

### 5.154.2.1979 FSMC\_PATT3\_ATTSET3\_5

#define FSMC\_PATT3\_ATTSET3\_5 ((uint32\_t)0x00000020)

Bit 5

# 5.154.2.1980 FSMC\_PATT3\_ATTSET3\_6

#define FSMC\_PATT3\_ATTSET3\_6 ((uint32\_t)0x00000040)

Bit 6

### 5.154.2.1981 FSMC\_PATT3\_ATTSET3\_7

#define FSMC\_PATT3\_ATTSET3\_7 ((uint32\_t)0x00000080)

### 5.154.2.1982 FSMC\_PATT3\_ATTWAIT3

#define FSMC\_PATT3\_ATTWAIT3 ((uint32\_t)0x0000FF00)

ATTWAIT3[7:0] bits (Attribute memory 3 wait time)

## 5.154.2.1983 FSMC\_PATT3\_ATTWAIT3\_0

#define FSMC\_PATT3\_ATTWAIT3\_0 ((uint32\_t)0x00000100)

Bit 0

## 5.154.2.1984 FSMC\_PATT3\_ATTWAIT3\_1

#define FSMC\_PATT3\_ATTWAIT3\_1 ((uint32\_t)0x00000200)

Bit 1

### 5.154.2.1985 FSMC\_PATT3\_ATTWAIT3\_2

#define FSMC\_PATT3\_ATTWAIT3\_2 ((uint32\_t)0x00000400)

Bit 2

### 5.154.2.1986 FSMC\_PATT3\_ATTWAIT3\_3

#define FSMC\_PATT3\_ATTWAIT3\_3 ((uint32\_t)0x00000800)

Bit 3

### 5.154.2.1987 FSMC PATT3 ATTWAIT3 4

#define FSMC\_PATT3\_ATTWAIT3\_4 ((uint32\_t)0x00001000)

Bit 4

### 5.154.2.1988 FSMC\_PATT3\_ATTWAIT3\_5

#define FSMC\_PATT3\_ATTWAIT3\_5 ((uint32\_t)0x00002000)

Bit 5

### 5.154.2.1989 FSMC\_PATT3\_ATTWAIT3\_6

#define FSMC\_PATT3\_ATTWAIT3\_6 ((uint32\_t)0x00004000)

### 5.154.2.1990 FSMC\_PATT3\_ATTWAIT3\_7

#define FSMC\_PATT3\_ATTWAIT3\_7 ((uint32\_t)0x00008000)

Bit 7

# 5.154.2.1991 FSMC\_PATT4\_ATTHIZ4

#define FSMC\_PATT4\_ATTHIZ4 ((uint32\_t)0xFF000000)

ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time)

## 5.154.2.1992 FSMC\_PATT4\_ATTHIZ4\_0

#define FSMC\_PATT4\_ATTHIZ4\_0 ((uint32\_t)0x01000000)

Bit 0

### 5.154.2.1993 FSMC\_PATT4\_ATTHIZ4\_1

#define FSMC\_PATT4\_ATTHIZ4\_1 ((uint32\_t)0x02000000)

Bit 1

## 5.154.2.1994 FSMC\_PATT4\_ATTHIZ4\_2

Bit 2

### 5.154.2.1995 FSMC PATT4 ATTHIZ4 3

#define FSMC\_PATT4\_ATTHIZ4\_3 ((uint32\_t)0x08000000)

Bit 3

### 5.154.2.1996 FSMC\_PATT4\_ATTHIZ4\_4

#define FSMC\_PATT4\_ATTHIZ4\_4 ((uint32\_t)0x10000000)

Bit 4

# 5.154.2.1997 FSMC\_PATT4\_ATTHIZ4\_5

#define FSMC\_PATT4\_ATTHIZ4\_5 ((uint32\_t)0x20000000)

### 5.154.2.1998 FSMC\_PATT4\_ATTHIZ4\_6

#define FSMC\_PATT4\_ATTHIZ4\_6 ((uint32\_t)0x40000000)

Bit 6

## 5.154.2.1999 FSMC\_PATT4\_ATTHIZ4\_7

#define FSMC\_PATT4\_ATTHIZ4\_7 ((uint32\_t)0x80000000)

Bit 7

## 5.154.2.2000 FSMC\_PATT4\_ATTHOLD4

#define FSMC\_PATT4\_ATTHOLD4 ((uint32\_t)0x00FF0000)

ATTHOLD4[7:0] bits (Attribute memory 4 hold time)

#### 5.154.2.2001 FSMC\_PATT4\_ATTHOLD4\_0

#define FSMC\_PATT4\_ATTHOLD4\_0 ((uint32\_t)0x00010000)

Bit 0

## 5.154.2.2002 FSMC\_PATT4\_ATTHOLD4\_1

#define FSMC\_PATT4\_ATTHOLD4\_1 ((uint32\_t) 0x00020000)

Bit 1

#### 5.154.2.2003 FSMC PATT4 ATTHOLD4 2

#define FSMC\_PATT4\_ATTHOLD4\_2 ((uint32\_t)0x00040000)

Bit 2

### 5.154.2.2004 FSMC\_PATT4\_ATTHOLD4\_3

#define FSMC\_PATT4\_ATTHOLD4\_3 ((uint32\_t)0x00080000)

Bit 3

### 5.154.2.2005 FSMC\_PATT4\_ATTHOLD4\_4

#define FSMC\_PATT4\_ATTHOLD4\_4 ((uint32\_t)0x00100000)

### 5.154.2.2006 FSMC\_PATT4\_ATTHOLD4\_5

#define FSMC\_PATT4\_ATTHOLD4\_5 ((uint32\_t)0x00200000)

Bit 5

## 5.154.2.2007 FSMC\_PATT4\_ATTHOLD4\_6

#define FSMC\_PATT4\_ATTHOLD4\_6 ((uint32\_t)0x00400000)

Bit 6

## 5.154.2.2008 FSMC\_PATT4\_ATTHOLD4\_7

#define FSMC\_PATT4\_ATTHOLD4\_7 ((uint32\_t)0x00800000)

Bit 7

### 5.154.2.2009 FSMC\_PATT4\_ATTSET4

#define FSMC\_PATT4\_ATTSET4 ((uint32\_t)0x000000FF)

ATTSET4[7:0] bits (Attribute memory 4 setup time)

## 5.154.2.2010 FSMC\_PATT4\_ATTSET4\_0

#define FSMC\_PATT4\_ATTSET4\_0 ((uint32\_t)0x0000001)

Bit 0

### 5.154.2.2011 FSMC PATT4 ATTSET4\_1

#define FSMC\_PATT4\_ATTSET4\_1 ((uint32\_t)0x00000002)

Bit 1

# 5.154.2.2012 FSMC\_PATT4\_ATTSET4\_2

#define FSMC\_PATT4\_ATTSET4\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.2013 FSMC\_PATT4\_ATTSET4\_3

#define FSMC\_PATT4\_ATTSET4\_3 ((uint32\_t)0x00000008)

### 5.154.2.2014 FSMC\_PATT4\_ATTSET4\_4

#define FSMC\_PATT4\_ATTSET4\_4 ((uint32\_t)0x00000010)

Bit 4

## 5.154.2.2015 FSMC\_PATT4\_ATTSET4\_5

#define FSMC\_PATT4\_ATTSET4\_5 ((uint32\_t)0x00000020)

Bit 5

## 5.154.2.2016 FSMC\_PATT4\_ATTSET4\_6

#define FSMC\_PATT4\_ATTSET4\_6 ((uint32\_t)0x00000040)

Bit 6

### 5.154.2.2017 FSMC\_PATT4\_ATTSET4\_7

#define FSMC\_PATT4\_ATTSET4\_7 ((uint32\_t)0x00000080)

Bit 7

### 5.154.2.2018 FSMC\_PATT4\_ATTWAIT4

#define FSMC\_PATT4\_ATTWAIT4 ((uint32\_t)0x0000FF00)

ATTWAIT4[7:0] bits (Attribute memory 4 wait time)

#### 5.154.2.2019 FSMC PATT4 ATTWAIT4 0

#define FSMC\_PATT4\_ATTWAIT4\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.2020 FSMC\_PATT4\_ATTWAIT4\_1

#define FSMC\_PATT4\_ATTWAIT4\_1 ((uint32\_t)0x00000200)

Bit 1

### 5.154.2.2021 FSMC\_PATT4\_ATTWAIT4\_2

#define FSMC\_PATT4\_ATTWAIT4\_2 ((uint32\_t)0x00000400)

### 5.154.2.2022 FSMC\_PATT4\_ATTWAIT4\_3

#define FSMC\_PATT4\_ATTWAIT4\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.2023 FSMC\_PATT4\_ATTWAIT4\_4

#define FSMC\_PATT4\_ATTWAIT4\_4 ((uint32\_t)0x00001000)

Bit 4

## 5.154.2.2024 FSMC\_PATT4\_ATTWAIT4\_5

#define FSMC\_PATT4\_ATTWAIT4\_5 ((uint32\_t)0x00002000)

Bit 5

### 5.154.2.2025 FSMC\_PATT4\_ATTWAIT4\_6

#define FSMC\_PATT4\_ATTWAIT4\_6 ((uint32\_t)0x00004000)

Bit 6

## 5.154.2.2026 FSMC\_PATT4\_ATTWAIT4\_7

#define FSMC\_PATT4\_ATTWAIT4\_7 ((uint32\_t)0x00008000)

Bit 7

### 5.154.2.2027 FSMC PCR2 ECCEN

#define FSMC\_PCR2\_ECCEN ((uint32\_t)0x00000040)

ECC computation logic enable bit

## 5.154.2.2028 FSMC\_PCR2\_ECCPS

#define FSMC\_PCR2\_ECCPS ((uint32\_t)0x000E0000)

ECCPS[1:0] bits (ECC page size)

## 5.154.2.2029 FSMC\_PCR2\_ECCPS\_0

#define FSMC\_PCR2\_ECCPS\_0 ((uint32\_t)0x00020000)

### 5.154.2.2030 FSMC\_PCR2\_ECCPS\_1

#define FSMC\_PCR2\_ECCPS\_1 ((uint32\_t)0x00040000)

Bit 1

## 5.154.2.2031 FSMC\_PCR2\_ECCPS\_2

#define FSMC\_PCR2\_ECCPS\_2 ((uint32\_t)0x00080000)

Bit 2

## 5.154.2.2032 FSMC\_PCR2\_PBKEN

#define FSMC\_PCR2\_PBKEN ((uint32\_t)0x00000004)

PC Card/NAND Flash memory bank enable bit

### 5.154.2.2033 FSMC\_PCR2\_PTYP

#define FSMC\_PCR2\_PTYP ((uint32\_t)0x00000008)

Memory type

## 5.154.2.2034 FSMC\_PCR2\_PWAITEN

#define FSMC\_PCR2\_PWAITEN ((uint32\_t)0x00000002)

Wait feature enable bit

### 5.154.2.2035 FSMC PCR2 PWID

#define FSMC\_PCR2\_PWID ((uint32\_t)0x00000030)

PWID[1:0] bits (NAND Flash databus width)

### 5.154.2.2036 FSMC\_PCR2\_PWID\_0

#define FSMC\_PCR2\_PWID\_0 ((uint32\_t)0x00000010)

Bit 0

## 5.154.2.2037 FSMC\_PCR2\_PWID\_1

#define FSMC\_PCR2\_PWID\_1 ((uint32\_t)0x00000020)

### 5.154.2.2038 FSMC\_PCR2\_TAR

#define FSMC\_PCR2\_TAR ((uint32\_t)0x0001E000)

TAR[3:0] bits (ALE to RE delay)

## 5.154.2.2039 FSMC\_PCR2\_TAR\_0

#define FSMC\_PCR2\_TAR\_0 ((uint32\_t)0x00002000)

Bit 0

## 5.154.2.2040 FSMC\_PCR2\_TAR\_1

#define FSMC\_PCR2\_TAR\_1 ((uint32\_t)0x00004000)

Bit 1

### 5.154.2.2041 FSMC\_PCR2\_TAR\_2

#define FSMC\_PCR2\_TAR\_2 ((uint32\_t)0x00008000)

Bit 2

## 5.154.2.2042 FSMC\_PCR2\_TAR\_3

#define FSMC\_PCR2\_TAR\_3 ((uint32\_t)0x00010000)

Bit 3

## 5.154.2.2043 FSMC\_PCR2\_TCLR

#define FSMC\_PCR2\_TCLR ((uint32\_t)0x00001E00)

TCLR[3:0] bits (CLE to RE delay)

## 5.154.2.2044 FSMC\_PCR2\_TCLR\_0

#define FSMC\_PCR2\_TCLR\_0 ((uint32\_t)0x00000200)

Bit 0

## 5.154.2.2045 FSMC\_PCR2\_TCLR\_1

#define FSMC\_PCR2\_TCLR\_1 ((uint32\_t)0x00000400)

### 5.154.2.2046 FSMC\_PCR2\_TCLR\_2

#define FSMC\_PCR2\_TCLR\_2 ((uint32\_t)0x00000800)

Bit 2

## 5.154.2.2047 FSMC\_PCR2\_TCLR\_3

#define FSMC\_PCR2\_TCLR\_3 ((uint32\_t)0x00001000)

Bit 3

## 5.154.2.2048 FSMC\_PCR3\_ECCEN

#define FSMC\_PCR3\_ECCEN ((uint32\_t)0x00000040)

ECC computation logic enable bit

### 5.154.2.2049 FSMC\_PCR3\_ECCPS

#define FSMC\_PCR3\_ECCPS ((uint32\_t)0x000E0000)

ECCPS[2:0] bits (ECC page size)

## 5.154.2.2050 FSMC\_PCR3\_ECCPS\_0

 $\texttt{\#define FSMC\_PCR3\_ECCPS\_0 ((uint32\_t)0x00020000)}$ 

Bit 0

### 5.154.2.2051 FSMC\_PCR3\_ECCPS\_1

#define FSMC\_PCR3\_ECCPS\_1 ((uint32\_t)0x00040000)

Bit 1

### 5.154.2.2052 FSMC\_PCR3\_ECCPS\_2

#define FSMC\_PCR3\_ECCPS\_2 ((uint32\_t)0x00080000)

Bit 2

### 5.154.2.2053 FSMC\_PCR3\_PBKEN

#define FSMC\_PCR3\_PBKEN ((uint32\_t)0x00000004)

PC Card/NAND Flash memory bank enable bit

## 5.154.2.2054 FSMC\_PCR3\_PTYP

#define FSMC\_PCR3\_PTYP ((uint32\_t)0x00000008)

Memory type

## 5.154.2.2055 FSMC\_PCR3\_PWAITEN

#define FSMC\_PCR3\_PWAITEN ((uint32\_t)0x00000002)

Wait feature enable bit

## 5.154.2.2056 FSMC\_PCR3\_PWID

#define FSMC\_PCR3\_PWID ((uint32\_t)0x00000030)

PWID[1:0] bits (NAND Flash databus width)

### 5.154.2.2057 FSMC\_PCR3\_PWID\_0

#define FSMC\_PCR3\_PWID\_0 ((uint32\_t)0x0000010)

Bit 0

## 5.154.2.2058 FSMC\_PCR3\_PWID\_1

 $\texttt{\#define FSMC\_PCR3\_PWID\_1 ((uint32\_t)0x00000020)}$ 

Bit 1

## 5.154.2.2059 FSMC\_PCR3\_TAR

#define FSMC\_PCR3\_TAR ((uint32\_t)0x0001E000)

TAR[3:0] bits (ALE to RE delay)

## 5.154.2.2060 FSMC\_PCR3\_TAR\_0

#define FSMC\_PCR3\_TAR\_0 ((uint32\_t)0x00002000)

Bit 0

### 5.154.2.2061 FSMC\_PCR3\_TAR\_1

#define FSMC\_PCR3\_TAR\_1 ((uint32\_t)0x00004000)

## 5.154.2.2062 FSMC\_PCR3\_TAR\_2

#define FSMC\_PCR3\_TAR\_2 ((uint32\_t)0x00008000)

Bit 2

## 5.154.2.2063 FSMC\_PCR3\_TAR\_3

#define FSMC\_PCR3\_TAR\_3 ((uint32\_t)0x00010000)

Bit 3

## 5.154.2.2064 FSMC\_PCR3\_TCLR

#define FSMC\_PCR3\_TCLR ((uint32\_t)0x00001E00)

TCLR[3:0] bits (CLE to RE delay)

# 5.154.2.2065 FSMC\_PCR3\_TCLR\_0

#define FSMC\_PCR3\_TCLR\_0 ((uint32\_t)0x00000200)

Bit 0

## 5.154.2.2066 FSMC\_PCR3\_TCLR\_1

 $\texttt{\#define FSMC\_PCR3\_TCLR\_1 ((uint32\_t)0x00000400)}$ 

Bit 1

# 5.154.2.2067 FSMC\_PCR3\_TCLR\_2

#define FSMC\_PCR3\_TCLR\_2 ((uint32\_t)0x00000800)

Bit 2

### 5.154.2.2068 FSMC\_PCR3\_TCLR\_3

#define FSMC\_PCR3\_TCLR\_3 ((uint32\_t)0x00001000)

Bit 3

### 5.154.2.2069 FSMC\_PCR4\_ECCEN

#define FSMC\_PCR4\_ECCEN ((uint32\_t)0x00000040)

ECC computation logic enable bit

### 5.154.2.2070 FSMC\_PCR4\_ECCPS

#define FSMC\_PCR4\_ECCPS ((uint32\_t)0x000E0000)

ECCPS[2:0] bits (ECC page size)

## 5.154.2.2071 FSMC\_PCR4\_ECCPS\_0

#define FSMC\_PCR4\_ECCPS\_0 ((uint32\_t)0x00020000)

Bit 0

## 5.154.2.2072 FSMC\_PCR4\_ECCPS\_1

#define FSMC\_PCR4\_ECCPS\_1 ((uint32\_t)0x00040000)

Bit 1

### 5.154.2.2073 FSMC\_PCR4\_ECCPS\_2

#define FSMC\_PCR4\_ECCPS\_2 ((uint32\_t)0x00080000)

Bit 2

## 5.154.2.2074 FSMC\_PCR4\_PBKEN

#define FSMC\_PCR4\_PBKEN ((uint32\_t)0x00000004)

PC Card/NAND Flash memory bank enable bit

### 5.154.2.2075 FSMC PCR4 PTYP

#define FSMC\_PCR4\_PTYP ((uint32\_t)0x00000008)

Memory type

## 5.154.2.2076 FSMC\_PCR4\_PWAITEN

#define FSMC\_PCR4\_PWAITEN ((uint32\_t)0x00000002)

Wait feature enable bit

# 5.154.2.2077 FSMC\_PCR4\_PWID

#define FSMC\_PCR4\_PWID ((uint32\_t)0x00000030)

PWID[1:0] bits (NAND Flash databus width)

### 5.154.2.2078 FSMC\_PCR4\_PWID\_0

#define FSMC\_PCR4\_PWID\_0 ((uint32\_t)0x00000010)

Bit 0

## 5.154.2.2079 FSMC\_PCR4\_PWID\_1

 $\texttt{\#define FSMC\_PCR4\_PWID\_1 ((uint32\_t)0x00000020)}$ 

Bit 1

## 5.154.2.2080 FSMC\_PCR4\_TAR

#define FSMC\_PCR4\_TAR ((uint32\_t)0x0001E000)

TAR[3:0] bits (ALE to RE delay)

# 5.154.2.2081 FSMC\_PCR4\_TAR\_0

#define FSMC\_PCR4\_TAR\_0 ((uint32\_t)0x00002000)

Bit 0

## 5.154.2.2082 FSMC\_PCR4\_TAR\_1

#define FSMC\_PCR4\_TAR\_1 ((uint32\_t)0x00004000)

Bit 1

### 5.154.2.2083 FSMC\_PCR4\_TAR\_2

#define FSMC\_PCR4\_TAR\_2 ((uint32\_t)0x00008000)

Bit 2

### 5.154.2.2084 FSMC\_PCR4\_TAR\_3

#define FSMC\_PCR4\_TAR\_3 ((uint32\_t)0x00010000)

Bit 3

### 5.154.2.2085 FSMC\_PCR4\_TCLR

#define FSMC\_PCR4\_TCLR ((uint32\_t)0x00001E00)

TCLR[3:0] bits (CLE to RE delay)

## 5.154.2.2086 FSMC\_PCR4\_TCLR\_0

#define FSMC\_PCR4\_TCLR\_0 ((uint32\_t)0x00000200)

Bit 0

## 5.154.2.2087 FSMC\_PCR4\_TCLR\_1

#define FSMC\_PCR4\_TCLR\_1 ((uint32\_t)0x00000400)

Bit 1

## 5.154.2.2088 FSMC\_PCR4\_TCLR\_2

#define FSMC\_PCR4\_TCLR\_2 ((uint32\_t)0x00000800)

Bit 2

### 5.154.2.2089 FSMC\_PCR4\_TCLR\_3

#define FSMC\_PCR4\_TCLR\_3 ((uint32\_t)0x00001000)

Bit 3

## 5.154.2.2090 FSMC\_PIO4\_IOHIZ4

#define FSMC\_PIO4\_IOHIZ4 ((uint32\_t)0xFF000000)

IOHIZ4[7:0] bits (I/O 4 databus HiZ time)

## 5.154.2.2091 FSMC\_PIO4\_IOHIZ4\_0

#define FSMC\_PIO4\_IOHIZ4\_0 ((uint32\_t)0x01000000)

Bit 0

# 5.154.2.2092 FSMC\_PIO4\_IOHIZ4\_1

#define FSMC\_PIO4\_IOHIZ4\_1 ((uint32\_t)0x02000000)

Bit 1

### 5.154.2.2093 FSMC\_PIO4\_IOHIZ4\_2

#define FSMC\_PIO4\_IOHIZ4\_2 ((uint32\_t)0x04000000)

### 5.154.2.2094 FSMC\_PIO4\_IOHIZ4\_3

#define FSMC\_PIO4\_IOHIZ4\_3 ((uint32\_t)0x08000000)

Bit 3

## 5.154.2.2095 FSMC\_PIO4\_IOHIZ4\_4

#define FSMC\_PIO4\_IOHIZ4\_4 ((uint32\_t)0x10000000)

Bit 4

## 5.154.2.2096 FSMC\_PIO4\_IOHIZ4\_5

#define FSMC\_PIO4\_IOHIZ4\_5 ((uint32\_t)0x20000000)

Bit 5

### 5.154.2.2097 FSMC\_PIO4\_IOHIZ4\_6

#define FSMC\_PIO4\_IOHIZ4\_6 ((uint32\_t)0x40000000)

Bit 6

## 5.154.2.2098 FSMC\_PIO4\_IOHIZ4\_7

 $\texttt{\#define FSMC\_PIO4\_IOHIZ4\_7 ((uint32\_t)0x80000000)}$ 

Bit 7

#### 5.154.2.2099 FSMC PIO4 IOHOLD4

#define FSMC\_PIO4\_IOHOLD4 ((uint32\_t)0x00FF0000)

IOHOLD4[7:0] bits (I/O 4 hold time)

## 5.154.2.2100 FSMC\_PIO4\_IOHOLD4\_0

#define FSMC\_PIO4\_IOHOLD4\_0 ((uint32\_t)0x00010000)

Bit 0

## 5.154.2.2101 FSMC\_PIO4\_IOHOLD4\_1

#define FSMC\_PIO4\_IOHOLD4\_1 ((uint32\_t)0x00020000)

## 5.154.2.2102 FSMC\_PIO4\_IOHOLD4\_2

#define FSMC\_PIO4\_IOHOLD4\_2 ((uint32\_t)0x00040000)

Bit 2

## 5.154.2.2103 FSMC\_PIO4\_IOHOLD4\_3

#define FSMC\_PIO4\_IOHOLD4\_3 ((uint32\_t)0x00080000)

Bit 3

## 5.154.2.2104 FSMC\_PIO4\_IOHOLD4\_4

#define FSMC\_PIO4\_IOHOLD4\_4 ((uint32\_t)0x00100000)

Bit 4

### 5.154.2.2105 FSMC\_PIO4\_IOHOLD4\_5

#define FSMC\_PIO4\_IOHOLD4\_5 ((uint32\_t)0x00200000)

Bit 5

## 5.154.2.2106 FSMC\_PIO4\_IOHOLD4\_6

 $\texttt{\#define FSMC\_PIO4\_IOHOLD4\_6 ((uint32\_t)0x00400000)}$ 

Bit 6

# 5.154.2.2107 FSMC\_PIO4\_IOHOLD4\_7

#define FSMC\_PIO4\_IOHOLD4\_7 ((uint32\_t)0x00800000)

Bit 7

# 5.154.2.2108 FSMC\_PIO4\_IOSET4

#define FSMC\_PIO4\_IOSET4 ((uint32\_t)0x000000FF)

IOSET4[7:0] bits (I/O 4 setup time)

# 5.154.2.2109 FSMC\_PIO4\_IOSET4\_0

#define FSMC\_PIO4\_IOSET4\_0 ((uint32\_t)0x00000001)

### 5.154.2.2110 FSMC\_PIO4\_IOSET4\_1

#define FSMC\_PIO4\_IOSET4\_1 ((uint32\_t)0x00000002)

Bit 1

## 5.154.2.2111 FSMC\_PIO4\_IOSET4\_2

#define FSMC\_PIO4\_IOSET4\_2 ((uint32\_t)0x00000004)

Bit 2

## 5.154.2.2112 FSMC\_PIO4\_IOSET4\_3

#define FSMC\_PIO4\_IOSET4\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.2113 FSMC\_PIO4\_IOSET4\_4

#define FSMC\_PIO4\_IOSET4\_4 ((uint32\_t)0x00000010)

Bit 4

## 5.154.2.2114 FSMC\_PIO4\_IOSET4\_5

#define FSMC\_PIO4\_IOSET4\_5 ((uint32\_t)0x00000020)

Bit 5

### 5.154.2.2115 FSMC\_PIO4\_IOSET4\_6

#define FSMC\_PIO4\_IOSET4\_6 ((uint32\_t)0x00000040)

Bit 6

## 5.154.2.2116 FSMC\_PIO4\_IOSET4\_7

#define FSMC\_PIO4\_IOSET4\_7 ((uint32\_t)0x00000080)

Bit 7

### 5.154.2.2117 FSMC\_PIO4\_IOWAIT4

#define FSMC\_PIO4\_IOWAIT4 ((uint32\_t)0x0000FF00)

IOWAIT4[7:0] bits (I/O 4 wait time)

## 5.154.2.2118 FSMC\_PIO4\_IOWAIT4\_0

#define FSMC\_PIO4\_IOWAIT4\_0 ((uint32\_t)0x00000100)

Bit 0

## 5.154.2.2119 FSMC\_PIO4\_IOWAIT4\_1

#define FSMC\_PIO4\_IOWAIT4\_1 ((uint32\_t)0x00000200)

Bit 1

## 5.154.2.2120 FSMC\_PIO4\_IOWAIT4\_2

#define FSMC\_PIO4\_IOWAIT4\_2 ((uint32\_t)0x00000400)

Bit 2

### 5.154.2.2121 FSMC\_PIO4\_IOWAIT4\_3

#define FSMC\_PIO4\_IOWAIT4\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.2122 FSMC\_PIO4\_IOWAIT4\_4

#define FSMC\_PIO4\_IOWAIT4\_4 ((uint32\_t)0x00001000)

Bit 4

# 5.154.2.2123 FSMC\_PIO4\_IOWAIT4\_5

#define FSMC\_PIO4\_IOWAIT4\_5 ((uint32\_t)0x00002000)

Bit 5

## 5.154.2.2124 FSMC\_PIO4\_IOWAIT4\_6

#define FSMC\_PIO4\_IOWAIT4\_6 ((uint32\_t)0x00004000)

Bit 6

### 5.154.2.2125 FSMC\_PIO4\_IOWAIT4\_7

#define FSMC\_PIO4\_IOWAIT4\_7 ((uint32\_t)0x00008000)

### 5.154.2.2126 FSMC\_PMEM2\_MEMHIZ2

```
#define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000)
```

MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time)

## 5.154.2.2127 FSMC\_PMEM2\_MEMHIZ2\_0

```
#define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000)
```

Bit 0

## 5.154.2.2128 FSMC\_PMEM2\_MEMHIZ2\_1

```
#define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000)
```

Bit 1

### 5.154.2.2129 FSMC\_PMEM2\_MEMHIZ2\_2

```
#define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000)
```

Bit 2

### 5.154.2.2130 FSMC\_PMEM2\_MEMHIZ2\_3

```
\texttt{\#define FSMC\_PMEM2\_MEMHIZ2\_3 ((uint32\_t)0x08000000)}
```

Bit 3

### 5.154.2.2131 FSMC PMEM2 MEMHIZ2 4

```
#define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000)
```

Bit 4

## 5.154.2.2132 FSMC\_PMEM2\_MEMHIZ2\_5

```
\verb|#define FSMC_PMEM2_MEMHIZ2_5| ((uint32\_t)0x20000000)
```

Bit 5

### 5.154.2.2133 FSMC\_PMEM2\_MEMHIZ2\_6

```
\#define\ FSMC\_PMEM2\_MEMHIZ2\_6\ ((uint32\_t)0x40000000)
```

### 5.154.2.2134 FSMC\_PMEM2\_MEMHIZ2\_7

#define FSMC\_PMEM2\_MEMHIZ2\_7 ((uint32\_t)0x80000000)

Bit 7

### 5.154.2.2135 FSMC\_PMEM2\_MEMHOLD2

#define FSMC\_PMEM2\_MEMHOLD2 ((uint32\_t)0x00FF0000)

MEMHOLD2[7:0] bits (Common memory 2 hold time)

## 5.154.2.2136 FSMC\_PMEM2\_MEMHOLD2\_0

#define FSMC\_PMEM2\_MEMHOLD2\_0 ((uint32\_t)0x00010000)

Bit 0

### 5.154.2.2137 FSMC\_PMEM2\_MEMHOLD2\_1

#define FSMC\_PMEM2\_MEMHOLD2\_1 ((uint32\_t)0x00020000)

Bit 1

### 5.154.2.2138 FSMC\_PMEM2\_MEMHOLD2\_2

#define FSMC\_PMEM2\_MEMHOLD2\_2 ((uint32\_t)0x00040000)

Bit 2

#### 5.154.2.2139 FSMC PMEM2 MEMHOLD2 3

#define FSMC\_PMEM2\_MEMHOLD2\_3 ((uint32\_t)0x00080000)

Bit 3

# 5.154.2.2140 FSMC\_PMEM2\_MEMHOLD2\_4

#define FSMC\_PMEM2\_MEMHOLD2\_4 ((uint32\_t)0x00100000)

Bit 4

# 5.154.2.2141 FSMC\_PMEM2\_MEMHOLD2\_5

#define FSMC\_PMEM2\_MEMHOLD2\_5 ((uint32\_t)0x00200000)

### 5.154.2.2142 FSMC\_PMEM2\_MEMHOLD2\_6

#define FSMC\_PMEM2\_MEMHOLD2\_6 ((uint32\_t)0x00400000)

Bit 6

## 5.154.2.2143 FSMC\_PMEM2\_MEMHOLD2\_7

#define FSMC\_PMEM2\_MEMHOLD2\_7 ((uint32\_t)0x00800000)

Bit 7

## 5.154.2.2144 FSMC\_PMEM2\_MEMSET2

#define FSMC\_PMEM2\_MEMSET2 ((uint32\_t)0x000000FF)

MEMSET2[7:0] bits (Common memory 2 setup time)

### 5.154.2.2145 FSMC\_PMEM2\_MEMSET2\_0

#define FSMC\_PMEM2\_MEMSET2\_0 ((uint32\_t)0x0000001)

Bit 0

### 5.154.2.2146 FSMC\_PMEM2\_MEMSET2\_1

 $\texttt{\#define FSMC\_PMEM2\_MEMSET2\_1 ((uint32\_t)0x00000002)}$ 

Bit 1

### 5.154.2.2147 FSMC PMEM2 MEMSET2 2

#define FSMC\_PMEM2\_MEMSET2\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.2148 FSMC\_PMEM2\_MEMSET2\_3

#define FSMC\_PMEM2\_MEMSET2\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.2149 FSMC\_PMEM2\_MEMSET2\_4

#define FSMC\_PMEM2\_MEMSET2\_4 ((uint32\_t)0x00000010)

### 5.154.2.2150 FSMC\_PMEM2\_MEMSET2\_5

#define FSMC\_PMEM2\_MEMSET2\_5 ((uint32\_t)0x00000020)

Bit 5

## 5.154.2.2151 FSMC\_PMEM2\_MEMSET2\_6

#define FSMC\_PMEM2\_MEMSET2\_6 ((uint32\_t)0x00000040)

Bit 6

## 5.154.2.2152 FSMC\_PMEM2\_MEMSET2\_7

#define FSMC\_PMEM2\_MEMSET2\_7 ((uint32\_t)0x00000080)

Bit 7

### 5.154.2.2153 FSMC\_PMEM2\_MEMWAIT2

#define FSMC\_PMEM2\_MEMWAIT2 ((uint32\_t)0x0000FF00)

MEMWAIT2[7:0] bits (Common memory 2 wait time)

### 5.154.2.2154 FSMC\_PMEM2\_MEMWAIT2\_0

#define FSMC\_PMEM2\_MEMWAIT2\_0 ((uint32\_t)0x00000100)

Bit 0

## 5.154.2.2155 FSMC\_PMEM2\_MEMWAIT2\_1

#define FSMC\_PMEM2\_MEMWAIT2\_1 ((uint32\_t)0x00000200)

Bit 1

## 5.154.2.2156 FSMC\_PMEM2\_MEMWAIT2\_2

#define FSMC\_PMEM2\_MEMWAIT2\_2 ((uint32\_t)0x00000400)

Bit 2

### 5.154.2.2157 FSMC\_PMEM2\_MEMWAIT2\_3

#define FSMC\_PMEM2\_MEMWAIT2\_3 ((uint32\_t)0x00000800)

### 5.154.2.2158 FSMC\_PMEM2\_MEMWAIT2\_4

#define FSMC\_PMEM2\_MEMWAIT2\_4 ((uint32\_t)0x00001000)

Bit 4

### 5.154.2.2159 FSMC\_PMEM2\_MEMWAIT2\_5

#define FSMC\_PMEM2\_MEMWAIT2\_5 ((uint32\_t)0x00002000)

Bit 5

## 5.154.2.2160 FSMC\_PMEM2\_MEMWAIT2\_6

#define FSMC\_PMEM2\_MEMWAIT2\_6 ((uint32\_t)0x00004000)

Bit 6

### 5.154.2.2161 FSMC\_PMEM2\_MEMWAIT2\_7

#define FSMC\_PMEM2\_MEMWAIT2\_7 ((uint32\_t)0x00008000)

Bit 7

### 5.154.2.2162 FSMC\_PMEM3\_MEMHIZ3

#define FSMC\_PMEM3\_MEMHIZ3 ((uint32\_t)0xFF000000)

MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time)

#### 5.154.2.2163 FSMC PMEM3 MEMHIZ3 0

#define FSMC\_PMEM3\_MEMHIZ3\_0 ((uint32\_t)0x01000000)

Bit 0

## 5.154.2.2164 FSMC\_PMEM3\_MEMHIZ3\_1

#define FSMC\_PMEM3\_MEMHIZ3\_1 ((uint32\_t)0x02000000)

Bit 1

### 5.154.2.2165 FSMC\_PMEM3\_MEMHIZ3\_2

#define FSMC\_PMEM3\_MEMHIZ3\_2 ((uint32\_t)0x04000000)

### 5.154.2.2166 FSMC\_PMEM3\_MEMHIZ3\_3

#define FSMC\_PMEM3\_MEMHIZ3\_3 ((uint32\_t)0x08000000)

Bit 3

## 5.154.2.2167 FSMC\_PMEM3\_MEMHIZ3\_4

#define FSMC\_PMEM3\_MEMHIZ3\_4 ((uint32\_t)0x10000000)

Bit 4

## 5.154.2.2168 FSMC\_PMEM3\_MEMHIZ3\_5

#define FSMC\_PMEM3\_MEMHIZ3\_5 ((uint32\_t)0x2000000)

Bit 5

### 5.154.2.2169 FSMC\_PMEM3\_MEMHIZ3\_6

#define FSMC\_PMEM3\_MEMHIZ3\_6 ((uint32\_t)0x40000000)

Bit 6

### 5.154.2.2170 FSMC\_PMEM3\_MEMHIZ3\_7

 $\#define\ FSMC\_PMEM3\_MEMHIZ3\_7\ ((uint32\_t)0x80000000)$ 

Bit 7

### 5.154.2.2171 FSMC PMEM3 MEMHOLD3

#define FSMC\_PMEM3\_MEMHOLD3 ((uint32\_t)0x00FF0000)

MEMHOLD3[7:0] bits (Common memory 3 hold time)

## 5.154.2.2172 FSMC\_PMEM3\_MEMHOLD3\_0

#define FSMC\_PMEM3\_MEMHOLD3\_0 ((uint32\_t)0x00010000)

Bit 0

### 5.154.2.2173 FSMC\_PMEM3\_MEMHOLD3\_1

#define FSMC\_PMEM3\_MEMHOLD3\_1 ((uint32\_t)0x00020000)

### 5.154.2.2174 FSMC\_PMEM3\_MEMHOLD3\_2

#define FSMC\_PMEM3\_MEMHOLD3\_2 ((uint32\_t)0x00040000)

Bit 2

## 5.154.2.2175 FSMC\_PMEM3\_MEMHOLD3\_3

#define FSMC\_PMEM3\_MEMHOLD3\_3 ((uint32\_t)0x00080000)

Bit 3

## 5.154.2.2176 FSMC\_PMEM3\_MEMHOLD3\_4

#define FSMC\_PMEM3\_MEMHOLD3\_4 ((uint32\_t)0x00100000)

Bit 4

### 5.154.2.2177 FSMC\_PMEM3\_MEMHOLD3\_5

#define FSMC\_PMEM3\_MEMHOLD3\_5 ((uint32\_t)0x00200000)

Bit 5

### 5.154.2.2178 FSMC\_PMEM3\_MEMHOLD3\_6

 $\verb|#define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000)|$ 

Bit 6

#### 5.154.2.2179 FSMC PMEM3 MEMHOLD3 7

#define FSMC\_PMEM3\_MEMHOLD3\_7 ((uint32\_t)0x00800000)

Bit 7

### 5.154.2.2180 FSMC\_PMEM3\_MEMSET3

#define FSMC\_PMEM3\_MEMSET3 ((uint32\_t)0x000000FF)

MEMSET3[7:0] bits (Common memory 3 setup time)

# 5.154.2.2181 FSMC\_PMEM3\_MEMSET3\_0

#define FSMC\_PMEM3\_MEMSET3\_0 ((uint32\_t)0x0000001)

### 5.154.2.2182 FSMC\_PMEM3\_MEMSET3\_1

#define FSMC\_PMEM3\_MEMSET3\_1 ((uint32\_t)0x0000002)

Bit 1

## 5.154.2.2183 FSMC\_PMEM3\_MEMSET3\_2

#define FSMC\_PMEM3\_MEMSET3\_2 ((uint32\_t)0x00000004)

Bit 2

## 5.154.2.2184 FSMC\_PMEM3\_MEMSET3\_3

#define FSMC\_PMEM3\_MEMSET3\_3 ((uint32\_t)0x00000008)

Bit 3

### 5.154.2.2185 FSMC\_PMEM3\_MEMSET3\_4

#define FSMC\_PMEM3\_MEMSET3\_4 ((uint32\_t)0x00000010)

Bit 4

## 5.154.2.2186 FSMC\_PMEM3\_MEMSET3\_5

#define FSMC\_PMEM3\_MEMSET3\_5 ((uint32\_t)0x00000020)

Bit 5

### 5.154.2.2187 FSMC PMEM3 MEMSET3 6

#define FSMC\_PMEM3\_MEMSET3\_6 ((uint32\_t)0x00000040)

Bit 6

### 5.154.2.2188 FSMC\_PMEM3\_MEMSET3\_7

 $\verb|#define FSMC_PMEM3_MEMSET3_7 ((uint32\_t)0x00000080)|$ 

Bit 7

### 5.154.2.2189 FSMC\_PMEM3\_MEMWAIT3

#define FSMC\_PMEM3\_MEMWAIT3 ((uint32\_t)0x0000FF00)

MEMWAIT3[7:0] bits (Common memory 3 wait time)

### 5.154.2.2190 FSMC\_PMEM3\_MEMWAIT3\_0

#define FSMC\_PMEM3\_MEMWAIT3\_0 ((uint32\_t)0x00000100)

Bit 0

## 5.154.2.2191 FSMC\_PMEM3\_MEMWAIT3\_1

#define FSMC\_PMEM3\_MEMWAIT3\_1 ((uint32\_t)0x00000200)

Bit 1

## 5.154.2.2192 FSMC\_PMEM3\_MEMWAIT3\_2

#define FSMC\_PMEM3\_MEMWAIT3\_2 ((uint32\_t)0x00000400)

Bit 2

### 5.154.2.2193 FSMC\_PMEM3\_MEMWAIT3\_3

#define FSMC\_PMEM3\_MEMWAIT3\_3 ((uint32\_t)0x00000800)

Bit 3

### 5.154.2.2194 FSMC\_PMEM3\_MEMWAIT3\_4

 $\verb|#define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000)|\\$ 

Bit 4

#### 5.154.2.2195 FSMC PMEM3 MEMWAIT3 5

#define FSMC\_PMEM3\_MEMWAIT3\_5 ((uint32\_t)0x00002000)

Bit 5

### 5.154.2.2196 FSMC\_PMEM3\_MEMWAIT3\_6

#define FSMC\_PMEM3\_MEMWAIT3\_6 ((uint32\_t)0x00004000)

Bit 6

### 5.154.2.2197 FSMC\_PMEM3\_MEMWAIT3\_7

#define FSMC\_PMEM3\_MEMWAIT3\_7 ((uint32\_t)0x00008000)

### 5.154.2.2198 FSMC\_PMEM4\_MEMHIZ4

```
#define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000)
```

MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time)

## 5.154.2.2199 FSMC\_PMEM4\_MEMHIZ4\_0

```
#define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000)
```

Bit 0

## 5.154.2.2200 FSMC\_PMEM4\_MEMHIZ4\_1

```
#define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000)
```

Bit 1

### 5.154.2.2201 FSMC\_PMEM4\_MEMHIZ4\_2

```
#define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000)
```

Bit 2

### 5.154.2.2202 FSMC\_PMEM4\_MEMHIZ4\_3

```
\#define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000)
```

Bit 3

#### 5.154.2.2203 FSMC PMEM4 MEMHIZ4 4

```
#define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000)
```

Bit 4

## 5.154.2.2204 FSMC\_PMEM4\_MEMHIZ4\_5

```
#define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000)
```

Bit 5

### 5.154.2.2205 FSMC\_PMEM4\_MEMHIZ4\_6

```
\#define FSMC\_PMEM4\_MEMHIZ4\_6 ((uint32\_t)0x40000000)
```

### 5.154.2.2206 FSMC\_PMEM4\_MEMHIZ4\_7

#define FSMC\_PMEM4\_MEMHIZ4\_7 ((uint32\_t)0x80000000)

Bit 7

### 5.154.2.2207 FSMC\_PMEM4\_MEMHOLD4

#define FSMC\_PMEM4\_MEMHOLD4 ((uint32\_t)0x00FF0000)

MEMHOLD4[7:0] bits (Common memory 4 hold time)

## 5.154.2.2208 FSMC\_PMEM4\_MEMHOLD4\_0

#define FSMC\_PMEM4\_MEMHOLD4\_0 ((uint32\_t)0x00010000)

Bit 0

#### 5.154.2.2209 FSMC\_PMEM4\_MEMHOLD4\_1

#define FSMC\_PMEM4\_MEMHOLD4\_1 ((uint32\_t)0x00020000)

Bit 1

### 5.154.2.2210 FSMC\_PMEM4\_MEMHOLD4\_2

 $\verb|#define FSMC_PMEM4_MEMHOLD4_2| ((uint32\_t)0x00040000)$ 

Bit 2

### 5.154.2.2211 FSMC PMEM4 MEMHOLD4 3

#define FSMC\_PMEM4\_MEMHOLD4\_3 ((uint32\_t)0x00080000)

Bit 3

### 5.154.2.2212 FSMC\_PMEM4\_MEMHOLD4\_4

#define FSMC\_PMEM4\_MEMHOLD4\_4 ((uint32\_t)0x00100000)

Bit 4

### 5.154.2.2213 FSMC\_PMEM4\_MEMHOLD4\_5

### 5.154.2.2214 FSMC\_PMEM4\_MEMHOLD4\_6

#define FSMC\_PMEM4\_MEMHOLD4\_6 ((uint32\_t)0x00400000)

Bit 6

## 5.154.2.2215 FSMC\_PMEM4\_MEMHOLD4\_7

#define FSMC\_PMEM4\_MEMHOLD4\_7 ((uint32\_t)0x00800000)

Bit 7

## 5.154.2.2216 FSMC\_PMEM4\_MEMSET4

#define FSMC\_PMEM4\_MEMSET4 ((uint32\_t)0x000000FF)

MEMSET4[7:0] bits (Common memory 4 setup time)

### 5.154.2.2217 FSMC\_PMEM4\_MEMSET4\_0

#define FSMC\_PMEM4\_MEMSET4\_0 ((uint32\_t)0x00000001)

Bit 0

### 5.154.2.2218 FSMC\_PMEM4\_MEMSET4\_1

#define FSMC\_PMEM4\_MEMSET4\_1 ((uint32\_t)0x00000002)

Bit 1

#### 5.154.2.2219 FSMC PMEM4 MEMSET4 2

#define FSMC\_PMEM4\_MEMSET4\_2 ((uint32\_t)0x00000004)

Bit 2

### 5.154.2.2220 FSMC\_PMEM4\_MEMSET4\_3

 $\verb|#define FSMC_PMEM4_MEMSET4_3| ((uint32\_t)0x00000008)$ 

Bit 3

# 5.154.2.2221 FSMC\_PMEM4\_MEMSET4\_4

#define FSMC\_PMEM4\_MEMSET4\_4 ((uint32\_t)0x00000010)

### 5.154.2.2222 FSMC\_PMEM4\_MEMSET4\_5

#define FSMC\_PMEM4\_MEMSET4\_5 ((uint32\_t)0x00000020)

Bit 5

## 5.154.2.2223 FSMC\_PMEM4\_MEMSET4\_6

#define FSMC\_PMEM4\_MEMSET4\_6 ((uint32\_t)0x00000040)

Bit 6

## 5.154.2.2224 FSMC\_PMEM4\_MEMSET4\_7

#define FSMC\_PMEM4\_MEMSET4\_7 ((uint32\_t)0x00000080)

Bit 7

# 5.154.2.2225 FSMC\_PMEM4\_MEMWAIT4

#define FSMC\_PMEM4\_MEMWAIT4 ((uint32\_t)0x0000FF00)

MEMWAIT4[7:0] bits (Common memory 4 wait time)

## 5.154.2.2226 FSMC\_PMEM4\_MEMWAIT4\_0

 $\texttt{\#define FSMC\_PMEM4\_MEMWAIT4\_0 ((uint32\_t)0x00000100)}$ 

Bit 0

### 5.154.2.2227 FSMC PMEM4 MEMWAIT4 1

#define FSMC\_PMEM4\_MEMWAIT4\_1 ((uint32\_t)0x00000200)

Bit 1

### 5.154.2.2228 FSMC\_PMEM4\_MEMWAIT4\_2

#define FSMC\_PMEM4\_MEMWAIT4\_2 ((uint32\_t)0x00000400)

Bit 2

### 5.154.2.2229 FSMC\_PMEM4\_MEMWAIT4\_3

#define FSMC\_PMEM4\_MEMWAIT4\_3 ((uint32\_t)0x00000800)

### 5.154.2.2230 FSMC\_PMEM4\_MEMWAIT4\_4

#define FSMC\_PMEM4\_MEMWAIT4\_4 ((uint32\_t)0x00001000)

Bit 4

## 5.154.2.2231 FSMC\_PMEM4\_MEMWAIT4\_5

#define FSMC\_PMEM4\_MEMWAIT4\_5 ((uint32\_t)0x00002000)

Bit 5

## 5.154.2.2232 FSMC\_PMEM4\_MEMWAIT4\_6

#define FSMC\_PMEM4\_MEMWAIT4\_6 ((uint32\_t)0x00004000)

Bit 6

### 5.154.2.2233 FSMC\_PMEM4\_MEMWAIT4\_7

#define FSMC\_PMEM4\_MEMWAIT4\_7 ((uint32\_t)0x00008000)

Bit 7

## 5.154.2.2234 FSMC\_SR2\_FEMPT

#define FSMC\_SR2\_FEMPT ((uint8\_t)0x40)

FIFO empty

## 5.154.2.2235 FSMC\_SR2\_IFEN

#define FSMC\_SR2\_IFEN ((uint8\_t)0x20)

Interrupt Falling Edge detection Enable bit

### 5.154.2.2236 FSMC\_SR2\_IFS

#define FSMC\_SR2\_IFS ((uint8\_t)0x04)

Interrupt Falling Edge status

## 5.154.2.2237 FSMC\_SR2\_ILEN

#define FSMC\_SR2\_ILEN ((uint8\_t)0x10)

Interrupt Level detection Enable bit

### 5.154.2.2238 FSMC\_SR2\_ILS

#define FSMC\_SR2\_ILS ((uint8\_t)0x02)

Interrupt Level status

## 5.154.2.2239 FSMC\_SR2\_IREN

#define FSMC\_SR2\_IREN ((uint8\_t)0x08)

Interrupt Rising Edge detection Enable bit

### 5.154.2.2240 FSMC\_SR2\_IRS

#define FSMC\_SR2\_IRS ((uint8\_t)0x01)

Interrupt Rising Edge status

### 5.154.2.2241 FSMC\_SR3\_FEMPT

#define FSMC\_SR3\_FEMPT ((uint8\_t)0x40)

FIFO empty

## 5.154.2.2242 FSMC\_SR3\_IFEN

#define FSMC\_SR3\_IFEN ((uint8\_t)0x20)

Interrupt Falling Edge detection Enable bit

### 5.154.2.2243 FSMC\_SR3\_IFS

#define FSMC\_SR3\_IFS ((uint8\_t)0x04)

Interrupt Falling Edge status

## 5.154.2.2244 FSMC\_SR3\_ILEN

#define FSMC\_SR3\_ILEN ((uint8\_t)0x10)

Interrupt Level detection Enable bit

# 5.154.2.2245 FSMC\_SR3\_ILS

#define FSMC\_SR3\_ILS ((uint8\_t)0x02)

Interrupt Level status

### 5.154.2.2246 FSMC\_SR3\_IREN

```
#define FSMC_SR3_IREN ((uint8_t)0x08)
```

Interrupt Rising Edge detection Enable bit

## 5.154.2.2247 FSMC\_SR3\_IRS

```
#define FSMC_SR3_IRS ((uint8_t)0x01)
```

Interrupt Rising Edge status

## 5.154.2.2248 FSMC\_SR4\_FEMPT

```
#define FSMC_SR4_FEMPT ((uint8_t)0x40)
```

FIFO empty

#### 5.154.2.2249 FSMC\_SR4\_IFEN

```
#define FSMC_SR4_IFEN ((uint8_t)0x20)
```

Interrupt Falling Edge detection Enable bit

## 5.154.2.2250 FSMC\_SR4\_IFS

```
#define FSMC_SR4_IFS ((uint8_t)0x04)
```

Interrupt Falling Edge status

### 5.154.2.2251 FSMC\_SR4\_ILEN

```
#define FSMC_SR4_ILEN ((uint8_t)0x10)
```

Interrupt Level detection Enable bit

### 5.154.2.2252 FSMC\_SR4\_ILS

```
#define FSMC_SR4_ILS ((uint8_t)0x02)
```

Interrupt Level status

## 5.154.2.2253 FSMC\_SR4\_IREN

```
#define FSMC_SR4_IREN ((uint8_t)0x08)
```

Interrupt Rising Edge detection Enable bit

#### 5.154.2.2254 FSMC\_SR4\_IRS

#define FSMC\_SR4\_IRS ((uint8\_t)0x01)

Interrupt Rising Edge status

## 5.154.2.2255 I2C\_CCR\_CCR

#define I2C\_CCR\_CCR ((uint16\_t)0x0FFF)

Clock Control Register in Fast/Standard mode (Master mode)

## 5.154.2.2256 I2C\_CCR\_DUTY

#define I2C\_CCR\_DUTY ((uint16\_t)0x4000)

Fast Mode Duty Cycle

#### 5.154.2.2257 I2C\_CCR\_FS

#define I2C\_CCR\_FS ((uint16\_t)0x8000)

**I2C Master Mode Selection** 

## 5.154.2.2258 I2C\_CR1\_ACK

#define I2C\_CR1\_ACK ((uint16\_t)0x0400)

Acknowledge Enable

#### 5.154.2.2259 I2C\_CR1\_ALERT

#define I2C\_CR1\_ALERT ((uint16\_t)0x2000)

SMBus Alert

### 5.154.2.2260 I2C\_CR1\_ENARP

#define I2C\_CR1\_ENARP ((uint16\_t)0x0010)

ARP Enable

## 5.154.2.2261 I2C\_CR1\_ENGC

#define I2C\_CR1\_ENGC ((uint16\_t)0x0040)

General Call Enable

#### 5.154.2.2262 I2C\_CR1\_ENPEC

#define I2C\_CR1\_ENPEC ((uint16\_t)0x0020)

PEC Enable

## 5.154.2.2263 I2C\_CR1\_NOSTRETCH

#define I2C\_CR1\_NOSTRETCH ((uint16\_t)0x0080)

Clock Stretching Disable (Slave mode)

## 5.154.2.2264 I2C\_CR1\_PE

#define I2C\_CR1\_PE ((uint16\_t)0x0001)

Peripheral Enable

#### 5.154.2.2265 I2C\_CR1\_PEC

#define I2C\_CR1\_PEC ((uint16\_t)0x1000)

Packet Error Checking

## 5.154.2.2266 I2C\_CR1\_POS

#define I2C\_CR1\_POS ((uint16\_t)0x0800)

Acknowledge/PEC Position (for data reception)

## 5.154.2.2267 I2C\_CR1\_SMBTYPE

#define I2C\_CR1\_SMBTYPE ((uint16\_t)0x0008)

SMBus Type

## 5.154.2.2268 I2C\_CR1\_SMBUS

#define I2C\_CR1\_SMBUS ((uint16\_t)0x0002)

SMBus Mode

## 5.154.2.2269 I2C\_CR1\_START

#define I2C\_CR1\_START ((uint16\_t)0x0100)

Start Generation

#### 5.154.2.2270 I2C\_CR1\_STOP

#define I2C\_CR1\_STOP ((uint16\_t)0x0200)

Stop Generation

## 5.154.2.2271 I2C\_CR1\_SWRST

#define I2C\_CR1\_SWRST ((uint16\_t)0x8000)

Software Reset

## 5.154.2.2272 I2C\_CR2\_DMAEN

#define I2C\_CR2\_DMAEN ((uint16\_t)0x0800)

DMA Requests Enable

#### 5.154.2.2273 I2C\_CR2\_FREQ

#define I2C\_CR2\_FREQ ((uint16\_t)0x003F)

FREQ[5:0] bits (Peripheral Clock Frequency)

## 5.154.2.2274 I2C\_CR2\_FREQ\_0

 $\texttt{\#define I2C\_CR2\_FREQ\_0 ((uint16\_t)0x0001)}$ 

Bit 0

#### 5.154.2.2275 I2C\_CR2\_FREQ\_1

#define I2C\_CR2\_FREQ\_1 ((uint16\_t)0x0002)

Bit 1

# 5.154.2.2276 I2C\_CR2\_FREQ\_2

#define I2C\_CR2\_FREQ\_2 ((uint16\_t)0x0004)

Bit 2

## 5.154.2.2277 I2C\_CR2\_FREQ\_3

#define I2C\_CR2\_FREQ\_3 ((uint16\_t)0x0008)

# 5.154.2.2278 I2C\_CR2\_FREQ\_4

#define I2C\_CR2\_FREQ\_4 ((uint16\_t)0x0010)

Bit 4

## 5.154.2.2279 I2C\_CR2\_FREQ\_5

#define I2C\_CR2\_FREQ\_5 ((uint16\_t)0x0020)

Bit 5

## 5.154.2.2280 I2C\_CR2\_ITBUFEN

#define I2C\_CR2\_ITBUFEN ((uint16\_t)0x0400)

Buffer Interrupt Enable

#### 5.154.2.2281 I2C\_CR2\_ITERREN

#define I2C\_CR2\_ITERREN ((uint16\_t)0x0100)

Error Interrupt Enable

## 5.154.2.2282 I2C\_CR2\_ITEVTEN

#define I2C\_CR2\_ITEVTEN ((uint16\_t)0x0200)

Event Interrupt Enable

## 5.154.2.2283 I2C\_CR2\_LAST

#define I2C\_CR2\_LAST ((uint16\_t)0x1000)

**DMA Last Transfer** 

# 5.154.2.2284 I2C\_DR\_DR

#define I2C\_DR\_DR ((uint8\_t)0xFF)

8-bit Data Register

## 5.154.2.2285 I2C\_OAR1\_ADD0

#define I2C\_OAR1\_ADD0 ((uint16\_t)0x0001)

## 5.154.2.2286 I2C\_OAR1\_ADD1

#define I2C\_OAR1\_ADD1 ((uint16\_t)0x0002)

Bit 1

## 

#define I2C\_OAR1\_ADD1\_7 ((uint16\_t)0x00FE)

Interface Address

## 5.154.2.2288 I2C\_OAR1\_ADD2

#define I2C\_OAR1\_ADD2 ((uint16\_t)0x0004)

Bit 2

#### 5.154.2.2289 I2C\_OAR1\_ADD3

#define I2C\_OAR1\_ADD3 ((uint16\_t)0x0008)

Bit 3

## 5.154.2.2290 I2C\_OAR1\_ADD4

#define I2C\_OAR1\_ADD4 ((uint16\_t)0x0010)

Bit 4

## 5.154.2.2291 I2C\_OAR1\_ADD5

#define I2C\_OAR1\_ADD5 ((uint16\_t)0x0020)

Bit 5

# 5.154.2.2292 I2C\_OAR1\_ADD6

#define I2C\_OAR1\_ADD6 ((uint16\_t)0x0040)

Bit 6

#### 5.154.2.2293 I2C\_OAR1\_ADD7

#define I2C\_OAR1\_ADD7 ((uint16\_t)0x0080)

#### 5.154.2.2294 I2C\_OAR1\_ADD8

#define I2C\_OAR1\_ADD8 ((uint16\_t)0x0100)

Bit 8

## 5.154.2.2295 I2C\_OAR1\_ADD8\_9

#define I2C\_OAR1\_ADD8\_9 ((uint16\_t)0x0300)

Interface Address

## 5.154.2.2296 I2C\_OAR1\_ADD9

#define I2C\_OAR1\_ADD9 ((uint16\_t)0x0200)

Bit 9

#### 5.154.2.2297 I2C\_OAR1\_ADDMODE

#define I2C\_OAR1\_ADDMODE ((uint16\_t)0x8000)

Addressing Mode (Slave mode)

## 5.154.2.2298 I2C\_OAR2\_ADD2

#define I2C\_OAR2\_ADD2 ((uint8\_t)0xFE)

Interface address

#### 5.154.2.2299 I2C\_OAR2\_ENDUAL

#define I2C\_OAR2\_ENDUAL ((uint8\_t)0x01)

Dual addressing mode enable

## 5.154.2.2300 I2C\_SR1\_ADD10

#define I2C\_SR1\_ADD10 ((uint16\_t)0x0008)

10-bit header sent (Master mode)

## 5.154.2.2301 I2C\_SR1\_ADDR

#define I2C\_SR1\_ADDR ((uint16\_t)0x0002)

Address sent (master mode)/matched (slave mode)

#### 5.154.2.2302 I2C\_SR1\_AF

#define I2C\_SR1\_AF ((uint16\_t)0x0400)

Acknowledge Failure

## 5.154.2.2303 I2C\_SR1\_ARLO

#define I2C\_SR1\_ARLO ((uint16\_t)0x0200)

Arbitration Lost (master mode)

## 5.154.2.2304 I2C\_SR1\_BERR

#define I2C\_SR1\_BERR ((uint16\_t)0x0100)

Bus Error

#### 5.154.2.2305 I2C\_SR1\_BTF

#define I2C\_SR1\_BTF ((uint16\_t)0x0004)

Byte Transfer Finished

## 5.154.2.2306 I2C\_SR1\_OVR

#define I2C\_SR1\_OVR ((uint16\_t)0x0800)

Overrun/Underrun

# 5.154.2.2307 I2C\_SR1\_PECERR

#define I2C\_SR1\_PECERR ((uint16\_t)0x1000)

PEC Error in reception

# 5.154.2.2308 I2C\_SR1\_RXNE

#define I2C\_SR1\_RXNE ((uint16\_t)0x0040)

Data Register not Empty (receivers)

# 5.154.2.2309 I2C\_SR1\_SB

#define I2C\_SR1\_SB ((uint16\_t)0x0001)

Start Bit (Master mode)

#### 5.154.2.2310 I2C\_SR1\_SMBALERT

```
#define I2C_SR1_SMBALERT ((uint16_t)0x8000)
```

SMBus Alert

## 5.154.2.2311 I2C\_SR1\_STOPF

```
#define I2C_SR1_STOPF ((uint16_t)0x0010)
```

Stop detection (Slave mode)

## 

```
#define I2C_SR1_TIMEOUT ((uint16_t)0x4000)
```

Timeout or Tlow Error

#### 5.154.2.2313 I2C\_SR1\_TXE

```
#define I2C_SR1_TXE ((uint16_t)0x0080)
```

Data Register Empty (transmitters)

## 5.154.2.2314 I2C\_SR2\_BUSY

```
#define I2C_SR2_BUSY ((uint16_t)0x0002)
```

Bus Busy

## 5.154.2.2315 I2C\_SR2\_DUALF

```
#define I2C_SR2_DUALF ((uint16_t)0x0080)
```

Dual Flag (Slave mode)

## 5.154.2.2316 I2C\_SR2\_GENCALL

```
#define I2C_SR2_GENCALL ((uint16_t)0x0010)
```

General Call Address (Slave mode)

# 5.154.2.2317 I2C\_SR2\_MSL

```
#define I2C_SR2_MSL ((uint16_t)0x0001)
```

Master/Slave

#### 5.154.2.2318 I2C\_SR2\_PEC

```
#define I2C_SR2_PEC ((uint16_t)0xFF00)
```

Packet Error Checking Register

## 5.154.2.2319 I2C\_SR2\_SMBDEFAULT

```
#define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020)
```

SMBus Device Default Address (Slave mode)

## 5.154.2.2320 I2C\_SR2\_SMBHOST

```
#define I2C_SR2_SMBHOST ((uint16_t)0x0040)
```

SMBus Host Header (Slave mode)

#### 5.154.2.2321 I2C\_SR2\_TRA

```
#define I2C_SR2_TRA ((uint16_t)0x0004)
```

Transmitter/Receiver

## 5.154.2.2322 I2C\_TRISE\_TRISE

```
#define I2C_TRISE_TRISE ((uint8_t)0x3F)
```

Maximum Rise Time in Fast/Standard mode (Master mode)

#### 5.154.2.2323 IWDG KR KEY

```
#define IWDG_KR_KEY ((uint16_t)0xFFFF)
```

Key value (write only, read 0000h)

### 5.154.2.2324 IWDG\_PR\_PR

```
#define IWDG_PR_PR ((uint8_t)0x07)
```

PR[2:0] (Prescaler divider)

# 5.154.2.2325 IWDG\_PR\_PR\_0

```
\#define IWDG_PR_PR_0 ((uint8_t)0x01)
```

#### 5.154.2.2326 IWDG\_PR\_PR\_1

#define IWDG\_PR\_PR\_1 ((uint8\_t)0x02)

Bit 1

## 5.154.2.2327 IWDG\_PR\_PR\_2

#define IWDG\_PR\_PR\_2 ((uint8\_t)0x04)

Bit 2

## 5.154.2.2328 IWDG\_RLR\_RL

#define IWDG\_RLR\_RL ((uint16\_t)0x0FFF)

Watchdog counter reload value

#### 5.154.2.2329 IWDG\_SR\_PVU

#define IWDG\_SR\_PVU ((uint8\_t)0x01)

Watchdog prescaler value update

## 5.154.2.2330 IWDG\_SR\_RVU

#define IWDG\_SR\_RVU ((uint8\_t)0x02)

Watchdog counter reload value update

## 5.154.2.2331 PWR\_CR\_CSBF

#define PWR\_CR\_CSBF ((uint16\_t)0x0008)

Clear Standby Flag

## 5.154.2.2332 PWR\_CR\_CWUF

#define PWR\_CR\_CWUF ((uint16\_t)0x0004)

Clear Wakeup Flag

#### 5.154.2.2333 PWR\_CR\_DBP

#define PWR\_CR\_DBP ((uint16\_t)0x0100)

Disable Backup Domain write protection

#### 5.154.2.2334 PWR\_CR\_FPDS

#define PWR\_CR\_FPDS ((uint16\_t)0x0200)

Flash power down in Stop mode

## 5.154.2.2335 PWR\_CR\_LPDS

#define PWR\_CR\_LPDS ((uint16\_t)0x0001)

Low-Power Deepsleep

## 5.154.2.2336 PWR\_CR\_PDDS

#define PWR\_CR\_PDDS ((uint16\_t)0x0002)

Power Down Deepsleep

#### 5.154.2.2337 PWR\_CR\_PLS

#define PWR\_CR\_PLS ((uint16\_t)0x00E0)

PLS[2:0] bits (PVD Level Selection)

## 5.154.2.2338 PWR\_CR\_PLS\_0

 $\#define PWR\_CR\_PLS\_0 ((uint16\_t)0x0020)$ 

Bit 0

#### 5.154.2.2339 PWR\_CR\_PLS\_1

#define PWR\_CR\_PLS\_1 ((uint16\_t)0x0040)

Bit 1

## 5.154.2.2340 PWR\_CR\_PLS\_2

#define PWR\_CR\_PLS\_2 ((uint16\_t)0x0080)

Bit 2 PVD level configuration

# 5.154.2.2341 PWR\_CR\_PLS\_LEV0

#define PWR\_CR\_PLS\_LEV0 ((uint16\_t)0x0000)

PVD level 0

#### 5.154.2.2342 PWR\_CR\_PLS\_LEV1

#define PWR\_CR\_PLS\_LEV1 ((uint16\_t)0x0020)

PVD level 1

## 5.154.2.2343 PWR\_CR\_PLS\_LEV2

#define PWR\_CR\_PLS\_LEV2 ((uint16\_t)0x0040)

PVD level 2

## 5.154.2.2344 PWR\_CR\_PLS\_LEV3

#define PWR\_CR\_PLS\_LEV3 ((uint16\_t)0x0060)

PVD level 3

#### 5.154.2.2345 PWR\_CR\_PLS\_LEV4

#define PWR\_CR\_PLS\_LEV4 ((uint16\_t)0x0080)

PVD level 4

## 5.154.2.2346 PWR\_CR\_PLS\_LEV5

PVD level 5

## 5.154.2.2347 PWR\_CR\_PLS\_LEV6

#define PWR\_CR\_PLS\_LEV6 ((uint16\_t)0x00C0)

PVD level 6

# 5.154.2.2348 PWR\_CR\_PLS\_LEV7

#define PWR\_CR\_PLS\_LEV7 ((uint16\_t)0x00E0)

PVD level 7

### 5.154.2.2349 PWR\_CR\_PVDE

#define PWR\_CR\_PVDE ((uint16\_t)0x0010)

Power Voltage Detector Enable

#### 5.154.2.2350 PWR\_CR\_VOS

```
#define PWR_CR_VOS ((uint16_t)0x4000)
```

Regulator voltage scaling output selection

## 5.154.2.2351 PWR\_CSR\_BRE

```
#define PWR_CSR_BRE ((uint16_t)0x0200)
```

Backup regulator enable

## 5.154.2.2352 PWR\_CSR\_BRR

```
#define PWR_CSR_BRR ((uint16_t)0x0008)
```

Backup regulator ready

#### 5.154.2.2353 PWR\_CSR\_EWUP

```
#define PWR_CSR_EWUP ((uint16_t)0x0100)
```

Enable WKUP pin

## 5.154.2.2354 PWR\_CSR\_PVDO

```
#define PWR_CSR_PVDO ((uint16_t)0x0004)
```

**PVD** Output

#### 5.154.2.2355 PWR\_CSR\_SBF

```
#define PWR_CSR_SBF ((uint16_t)0x0002)
```

Standby Flag

## 5.154.2.2356 PWR\_CSR\_VOSRDY

```
#define PWR_CSR_VOSRDY ((uint16_t)0x4000)
```

Regulator voltage scaling output selection ready

## 5.154.2.2357 PWR\_CSR\_WUF

```
#define PWR_CSR_WUF ((uint16_t)0x0001)
```

Wakeup Flag

#### 5.154.2.2358 RCC\_CFGR\_HPRE

#define RCC\_CFGR\_HPRE ((uint32\_t)0x000000F0)

HPRE[3:0] bits (AHB prescaler)

## 5.154.2.2359 RCC\_CFGR\_HPRE\_0

#define RCC\_CFGR\_HPRE\_0 ((uint32\_t)0x00000010)

Bit 0

## 5.154.2.2360 RCC\_CFGR\_HPRE\_1

#define RCC\_CFGR\_HPRE\_1 ((uint32\_t)0x00000020)

Bit 1

#### 5.154.2.2361 RCC\_CFGR\_HPRE\_2

#define RCC\_CFGR\_HPRE\_2 ((uint32\_t)0x00000040)

Bit 2

## 5.154.2.2362 RCC\_CFGR\_HPRE\_3

#define RCC\_CFGR\_HPRE\_3 ((uint32\_t)0x00000080)

Bit 3

#### 5.154.2.2363 RCC\_CFGR\_HPRE\_DIV1

#define RCC\_CFGR\_HPRE\_DIV1 ((uint32\_t)0x00000000)

SYSCLK not divided

## 5.154.2.2364 RCC\_CFGR\_HPRE\_DIV128

#define RCC\_CFGR\_HPRE\_DIV128 ((uint32\_t)0x000000D0)

SYSCLK divided by 128

# 5.154.2.2365 RCC\_CFGR\_HPRE\_DIV16

#define RCC\_CFGR\_HPRE\_DIV16 ((uint32\_t)0x000000B0)

SYSCLK divided by 16

#### 5.154.2.2366 RCC\_CFGR\_HPRE\_DIV2

#define RCC\_CFGR\_HPRE\_DIV2 ((uint32\_t)0x00000080)

SYSCLK divided by 2

## 5.154.2.2367 RCC\_CFGR\_HPRE\_DIV256

#define RCC\_CFGR\_HPRE\_DIV256 ((uint32\_t)0x000000E0)

SYSCLK divided by 256

## 5.154.2.2368 RCC\_CFGR\_HPRE\_DIV4

#define RCC\_CFGR\_HPRE\_DIV4 ((uint32\_t)0x00000090)

SYSCLK divided by 4

#### 5.154.2.2369 RCC\_CFGR\_HPRE\_DIV512

#define RCC\_CFGR\_HPRE\_DIV512 ((uint32\_t)0x000000F0)

SYSCLK divided by 512 PPRE1 configuration

## 5.154.2.2370 RCC\_CFGR\_HPRE\_DIV64

#define RCC\_CFGR\_HPRE\_DIV64 ((uint32\_t)0x000000C0)

SYSCLK divided by 64

#### 5.154.2.2371 RCC\_CFGR\_HPRE\_DIV8

#define RCC\_CFGR\_HPRE\_DIV8 ((uint32\_t)0x000000A0)

SYSCLK divided by 8

# 5.154.2.2372 RCC\_CFGR\_PPRE1

#define RCC\_CFGR\_PPRE1 ((uint32\_t)0x00001C00)

PRE1[2:0] bits (APB1 prescaler)

#### 5.154.2.2373 RCC\_CFGR\_PPRE1\_0

 $\#define\ RCC\_CFGR\_PPRE1\_0\ ((uint32\_t))0x00000400)$ 

#### 5.154.2.2374 RCC\_CFGR\_PPRE1\_1

#define RCC\_CFGR\_PPRE1\_1 ((uint32\_t)0x00000800)

Bit 1

## 5.154.2.2375 RCC\_CFGR\_PPRE1\_2

#define RCC\_CFGR\_PPRE1\_2 ((uint32\_t)0x00001000)

Bit 2

## 5.154.2.2376 RCC\_CFGR\_PPRE1\_DIV1

#define RCC\_CFGR\_PPRE1\_DIV1 ((uint32\_t)0x00000000)

HCLK not divided

#### 5.154.2.2377 RCC\_CFGR\_PPRE1\_DIV16

#define RCC\_CFGR\_PPRE1\_DIV16 ((uint32\_t)0x00001C00)

HCLK divided by 16 PPRE2 configuration

## 5.154.2.2378 RCC\_CFGR\_PPRE1\_DIV2

#define RCC\_CFGR\_PPRE1\_DIV2 ((uint32\_t)0x00001000)

HCLK divided by 2

#### 5.154.2.2379 RCC\_CFGR\_PPRE1\_DIV4

#define RCC\_CFGR\_PPRE1\_DIV4 ((uint32\_t)0x00001400)

HCLK divided by 4

## 5.154.2.2380 RCC\_CFGR\_PPRE1\_DIV8

#define RCC\_CFGR\_PPRE1\_DIV8 ((uint32\_t)0x00001800)

HCLK divided by 8

#### 5.154.2.2381 RCC\_CFGR\_PPRE2

#define RCC\_CFGR\_PPRE2 ((uint32\_t)0x0000E000)

PRE2[2:0] bits (APB2 prescaler)

#### 5.154.2.2382 RCC\_CFGR\_PPRE2\_0

#define RCC\_CFGR\_PPRE2\_0 ((uint32\_t)0x00002000)

Bit 0

## 5.154.2.2383 RCC\_CFGR\_PPRE2\_1

#define RCC\_CFGR\_PPRE2\_1 ((uint32\_t)0x00004000)

Bit 1

## 5.154.2.2384 RCC\_CFGR\_PPRE2\_2

#define RCC\_CFGR\_PPRE2\_2 ((uint32\_t)0x00008000)

Bit 2

#### 5.154.2.2385 RCC\_CFGR\_PPRE2\_DIV1

#define RCC\_CFGR\_PPRE2\_DIV1 ((uint32\_t)0x00000000)

HCLK not divided

#### 5.154.2.2386 RCC\_CFGR\_PPRE2\_DIV16

 $\texttt{\#define RCC\_CFGR\_PPRE2\_DIV16 ((uint32\_t)0x0000E000)}$ 

HCLK divided by 16 RTCPRE configuration

# 5.154.2.2387 RCC\_CFGR\_PPRE2\_DIV2

#define RCC\_CFGR\_PPRE2\_DIV2 ((uint32\_t)0x00008000)

HCLK divided by 2

### 5.154.2.2388 RCC\_CFGR\_PPRE2\_DIV4

#define RCC\_CFGR\_PPRE2\_DIV4 ((uint32\_t)0x0000A000)

HCLK divided by 4

#### 5.154.2.2389 RCC\_CFGR\_PPRE2\_DIV8

#define RCC\_CFGR\_PPRE2\_DIV8 ((uint32\_t)0x0000C000)

HCLK divided by 8

#### 5.154.2.2390 RCC\_CFGR\_RTCPRE\_4

```
#define RCC_CFGR_RTCPRE_4 ((uint32_t)0x00100000)
```

MCO1 configuration

## 5.154.2.2391 RCC\_CFGR\_SW

```
#define RCC_CFGR_SW ((uint32_t)0x00000003)
```

< SW configuration SW[1:0] bits (System clock Switch)

## 5.154.2.2392 RCC\_CFGR\_SW\_0

```
#define RCC_CFGR_SW_0 ((uint32_t)0x00000001)
```

Bit 0

#### 5.154.2.2393 RCC\_CFGR\_SW\_1

```
#define RCC_CFGR_SW_1 ((uint32_t)0x00000002)
```

Bit 1

## 5.154.2.2394 RCC\_CFGR\_SW\_HSE

```
#define RCC_CFGR_SW_HSE ((uint32_t)0x00000001)
```

HSE selected as system clock

#### 5.154.2.2395 RCC\_CFGR\_SW\_HSI

```
#define RCC_CFGR_SW_HSI ((uint32_t)0x00000000)
```

HSI selected as system clock

### 5.154.2.2396 RCC\_CFGR\_SW\_PLL

```
#define RCC_CFGR_SW_PLL ((uint32_t)0x00000002)
```

PLL selected as system clock SWS configuration

# 5.154.2.2397 RCC\_CFGR\_SWS

```
#define RCC_CFGR_SWS ((uint32_t)0x000000C)
```

SWS[1:0] bits (System Clock Switch Status)

#### 5.154.2.2398 RCC\_CFGR\_SWS\_0

#define RCC\_CFGR\_SWS\_0 ((uint32\_t)0x00000004)

Bit 0

## 5.154.2.2399 RCC\_CFGR\_SWS\_1

#define RCC\_CFGR\_SWS\_1 ((uint32\_t)0x00000008)

Bit 1

## 5.154.2.2400 RCC\_CFGR\_SWS\_HSE

#define RCC\_CFGR\_SWS\_HSE ((uint32\_t)0x00000004)

HSE oscillator used as system clock

#### 5.154.2.2401 RCC\_CFGR\_SWS\_HSI

#define RCC\_CFGR\_SWS\_HSI ((uint32\_t)0x0000000)

HSI oscillator used as system clock

## 5.154.2.2402 RCC\_CFGR\_SWS\_PLL

#define RCC\_CFGR\_SWS\_PLL ((uint32\_t)0x00000008)

PLL used as system clock HPRE configuration

#### 5.154.2.2403 RCC\_CR\_HSICAL\_0

#define RCC\_CR\_HSICAL\_0 ((uint32\_t)0x00000100)

Bit 0

### 5.154.2.2404 RCC\_CR\_HSICAL\_1

#define RCC\_CR\_HSICAL\_1 ((uint32\_t)0x00000200)

Bit 1

#### 5.154.2.2405 RCC\_CR\_HSICAL\_2

#define RCC\_CR\_HSICAL\_2 ((uint32\_t)0x00000400)

# 5.154.2.2406 RCC\_CR\_HSICAL\_3

#define RCC\_CR\_HSICAL\_3 ((uint32\_t)0x00000800)

Bit 3

## 5.154.2.2407 RCC\_CR\_HSICAL\_4

#define RCC\_CR\_HSICAL\_4 ((uint32\_t)0x00001000)

Bit 4

## 5.154.2.2408 RCC\_CR\_HSICAL\_5

#define RCC\_CR\_HSICAL\_5 ((uint32\_t)0x00002000)

Bit 5

#### 5.154.2.2409 RCC\_CR\_HSICAL\_6

#define RCC\_CR\_HSICAL\_6 ((uint32\_t)0x00004000)

Bit 6

# 5.154.2.2410 RCC\_CR\_HSICAL\_7

#define RCC\_CR\_HSICAL\_7 ((uint32\_t)0x00008000)

Bit 7

# 5.154.2.2411 RCC\_CR\_HSITRIM\_0

#define RCC\_CR\_HSITRIM\_0 ((uint32\_t)0x00000008)

Bit 0

## 5.154.2.2412 RCC\_CR\_HSITRIM\_1

#define RCC\_CR\_HSITRIM\_1 ((uint32\_t)0x00000010)

Bit 1

#### 5.154.2.2413 RCC\_CR\_HSITRIM\_2

#define RCC\_CR\_HSITRIM\_2 ((uint32\_t)0x00000020)

#### 5.154.2.2414 RCC\_CR\_HSITRIM\_3

#define RCC\_CR\_HSITRIM\_3 ((uint32\_t)0x00000040)

Bit 3

## 5.154.2.2415 RCC\_CR\_HSITRIM\_4

#define RCC\_CR\_HSITRIM\_4 ((uint32\_t)0x00000080)

Bit 4

### 5.154.2.2416 SDIO\_ARG\_CMDARG

#define SDIO\_ARG\_CMDARG ((uint32\_t)0xFFFFFFFF)

Command argument

#### 5.154.2.2417 SDIO\_CLKCR\_BYPASS

#define SDIO\_CLKCR\_BYPASS ((uint16\_t)0x0400)

Clock divider bypass enable bit

## 5.154.2.2418 SDIO\_CLKCR\_CLKDIV

#define SDIO\_CLKCR\_CLKDIV ((uint16\_t)0x00FF)

Clock divide factor

#### 5.154.2.2419 SDIO\_CLKCR\_CLKEN

#define SDIO\_CLKCR\_CLKEN ((uint16\_t)0x0100)

Clock enable bit

### 5.154.2.2420 SDIO\_CLKCR\_HWFC\_EN

#define SDIO\_CLKCR\_HWFC\_EN ((uint16\_t)0x4000)

HW Flow Control enable

# 5.154.2.2421 SDIO\_CLKCR\_NEGEDGE

#define SDIO\_CLKCR\_NEGEDGE ((uint16\_t)0x2000)

SDIO\_CK dephasing selection bit

#### 5.154.2.2422 SDIO\_CLKCR\_PWRSAV

#define SDIO\_CLKCR\_PWRSAV ((uint16\_t)0x0200)

Power saving configuration bit

#### 5.154.2.2423 SDIO\_CLKCR\_WIDBUS

#define SDIO\_CLKCR\_WIDBUS ((uint16\_t)0x1800)

WIDBUS[1:0] bits (Wide bus mode enable bit)

## 5.154.2.2424 SDIO\_CLKCR\_WIDBUS\_0

#define SDIO\_CLKCR\_WIDBUS\_0 ((uint16\_t)0x0800)

Bit 0

#### 5.154.2.2425 SDIO\_CLKCR\_WIDBUS\_1

#define SDIO\_CLKCR\_WIDBUS\_1 ((uint16\_t)0x1000)

Bit 1

## 5.154.2.2426 SDIO\_CMD\_CEATACMD

#define SDIO\_CMD\_CEATACMD ((uint16\_t)0x4000)

**CE-ATA** command

### 5.154.2.2427 SDIO CMD CMDINDEX

#define SDIO\_CMD\_CMDINDEX ((uint16\_t)0x003F)

Command Index

### 5.154.2.2428 SDIO\_CMD\_CPSMEN

#define SDIO\_CMD\_CPSMEN ((uint16\_t)0x0400)

Command path state machine (CPSM) Enable bit

# 5.154.2.2429 SDIO\_CMD\_ENCMDCOMPL

#define SDIO\_CMD\_ENCMDCOMPL ((uint16\_t)0x1000)

Enable CMD completion

#### 5.154.2.2430 SDIO\_CMD\_NIEN

#define SDIO\_CMD\_NIEN ((uint16\_t)0x2000)

Not Interrupt Enable

#### 5.154.2.2431 SDIO\_CMD\_SDIOSUSPEND

#define SDIO\_CMD\_SDIOSUSPEND ((uint16\_t)0x0800)

SD I/O suspend command

## 5.154.2.2432 SDIO\_CMD\_WAITINT

#define SDIO\_CMD\_WAITINT ((uint16\_t)0x0100)

**CPSM Waits for Interrupt Request** 

#### 5.154.2.2433 SDIO\_CMD\_WAITPEND

#define SDIO\_CMD\_WAITPEND ((uint16\_t)0x0200)

CPSM Waits for ends of data transfer (CmdPend internal signal)

## 5.154.2.2434 SDIO\_CMD\_WAITRESP

#define SDIO\_CMD\_WAITRESP ((uint16\_t)0x00C0)

WAITRESP[1:0] bits (Wait for response bits)

#### 5.154.2.2435 SDIO\_CMD\_WAITRESP\_0

#define SDIO\_CMD\_WAITRESP\_0 ((uint16\_t)0x0040)

Bit 0

# 5.154.2.2436 SDIO\_CMD\_WAITRESP\_1

#define SDIO\_CMD\_WAITRESP\_1 ((uint16\_t)0x0080)

Bit 1

### 5.154.2.2437 SDIO\_DCOUNT\_DATACOUNT

#define SDIO\_DCOUNT\_DATACOUNT ((uint32\_t)0x01FFFFFF)

Data count value

#### 5.154.2.2438 SDIO\_DCTRL\_DBLOCKSIZE

#define SDIO\_DCTRL\_DBLOCKSIZE ((uint16\_t)0x00F0)

DBLOCKSIZE[3:0] bits (Data block size)

## 5.154.2.2439 SDIO\_DCTRL\_DBLOCKSIZE\_0

#define SDIO\_DCTRL\_DBLOCKSIZE\_0 ((uint16\_t)0x0010)

Bit 0

## 5.154.2.2440 SDIO\_DCTRL\_DBLOCKSIZE\_1

#define SDIO\_DCTRL\_DBLOCKSIZE\_1 ((uint16\_t)0x0020)

Bit 1

#### 5.154.2.2441 SDIO\_DCTRL\_DBLOCKSIZE\_2

#define SDIO\_DCTRL\_DBLOCKSIZE\_2 ((uint16\_t)0x0040)

Bit 2

## 5.154.2.2442 SDIO\_DCTRL\_DBLOCKSIZE\_3

 $\#define SDIO\_DCTRL\_DBLOCKSIZE\_3 ((uint16\_t)0x0080)$ 

Bit 3

#### 5.154.2.2443 SDIO DCTRL DMAEN

#define SDIO\_DCTRL\_DMAEN ((uint16\_t)0x0008)

DMA enabled bit

## 5.154.2.2444 SDIO\_DCTRL\_DTDIR

#define SDIO\_DCTRL\_DTDIR ((uint16\_t)0x0002)

Data transfer direction selection

#### 5.154.2.2445 SDIO\_DCTRL\_DTEN

#define SDIO\_DCTRL\_DTEN ((uint16\_t)0x0001)

Data transfer enabled bit

#### 5.154.2.2446 SDIO\_DCTRL\_DTMODE

#define SDIO\_DCTRL\_DTMODE ((uint16\_t)0x0004)

Data transfer mode selection

## 5.154.2.2447 SDIO\_DCTRL\_RWMOD

#define SDIO\_DCTRL\_RWMOD ((uint16\_t)0x0400)

Read wait mode

## 5.154.2.2448 SDIO\_DCTRL\_RWSTART

#define SDIO\_DCTRL\_RWSTART ((uint16\_t)0x0100)

Read wait start

#### 5.154.2.2449 SDIO\_DCTRL\_RWSTOP

#define SDIO\_DCTRL\_RWSTOP ((uint16\_t)0x0200)

Read wait stop

## 5.154.2.2450 SDIO\_DCTRL\_SDIOEN

#define SDIO\_DCTRL\_SDIOEN ((uint16\_t)0x0800)

SD I/O enable functions

#### 5.154.2.2451 SDIO\_DLEN\_DATALENGTH

#define SDIO\_DLEN\_DATALENGTH ((uint32\_t)0x01FFFFFF)

Data length value

### 5.154.2.2452 SDIO\_DTIMER\_DATATIME

#define SDIO\_DTIMER\_DATATIME ((uint32\_t)0xFFFFFFFF)

Data timeout period.

# 5.154.2.2453 SDIO\_FIFO\_FIFODATA

#define SDIO\_FIFO\_FIFODATA ((uint32\_t)0xFFFFFFF)

Receive and transmit FIFO data

#### 5.154.2.2454 SDIO\_FIFOCNT\_FIFOCOUNT

```
#define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF)
```

Remaining number of words to be written to or read from the FIFO

## 5.154.2.2455 SDIO\_ICR\_CCRCFAILC

```
#define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001)
```

CCRCFAIL flag clear bit

## 5.154.2.2456 SDIO\_ICR\_CEATAENDC

```
#define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000)
```

CEATAEND flag clear bit

#### 5.154.2.2457 SDIO\_ICR\_CMDRENDC

```
#define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040)
```

CMDREND flag clear bit

## 5.154.2.2458 SDIO\_ICR\_CMDSENTC

```
#define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080)
```

CMDSENT flag clear bit

#### 5.154.2.2459 SDIO\_ICR\_CTIMEOUTC

```
#define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004)
```

CTIMEOUT flag clear bit

### 5.154.2.2460 SDIO\_ICR\_DATAENDC

```
#define SDIO_ICR_DATAENDC ((uint32_t)0x00000100)
```

DATAEND flag clear bit

### 5.154.2.2461 SDIO\_ICR\_DBCKENDC

```
#define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400)
```

DBCKEND flag clear bit

#### 5.154.2.2462 SDIO\_ICR\_DCRCFAILC

#define SDIO\_ICR\_DCRCFAILC ((uint32\_t)0x00000002)

DCRCFAIL flag clear bit

## 5.154.2.2463 SDIO\_ICR\_DTIMEOUTC

#define SDIO\_ICR\_DTIMEOUTC ((uint32\_t)0x00000008)

DTIMEOUT flag clear bit

#### 5.154.2.2464 SDIO\_ICR\_RXOVERRC

#define SDIO\_ICR\_RXOVERRC ((uint32\_t)0x00000020)

RXOVERR flag clear bit

#### 5.154.2.2465 SDIO\_ICR\_SDIOITC

#define SDIO\_ICR\_SDIOITC ((uint32\_t)0x00400000)

SDIOIT flag clear bit

# 5.154.2.2466 SDIO\_ICR\_STBITERRC

#define SDIO\_ICR\_STBITERRC ((uint32\_t)0x00000200)

STBITERR flag clear bit

#### 5.154.2.2467 SDIO\_ICR\_TXUNDERRC

#define SDIO\_ICR\_TXUNDERRC ((uint32\_t)0x00000010)

TXUNDERR flag clear bit

### 5.154.2.2468 SDIO\_MASK\_CCRCFAILIE

#define SDIO\_MASK\_CCRCFAILIE ((uint32\_t)0x00000001)

Command CRC Fail Interrupt Enable

## 5.154.2.2469 SDIO\_MASK\_CEATAENDIE

#define SDIO\_MASK\_CEATAENDIE ((uint32\_t)0x00800000)

CE-ATA command completion signal received Interrupt Enable

#### 5.154.2.2470 SDIO\_MASK\_CMDACTIE

#define SDIO\_MASK\_CMDACTIE ((uint32\_t)0x00000800)

CCommand Acting Interrupt Enable

#### 5.154.2.2471 SDIO\_MASK\_CMDRENDIE

#define SDIO\_MASK\_CMDRENDIE ((uint32\_t)0x00000040)

Command Response Received Interrupt Enable

## 5.154.2.2472 SDIO\_MASK\_CMDSENTIE

#define SDIO\_MASK\_CMDSENTIE ((uint32\_t)0x00000080)

Command Sent Interrupt Enable

#### 5.154.2.2473 SDIO\_MASK\_CTIMEOUTIE

#define SDIO\_MASK\_CTIMEOUTIE ((uint32\_t)0x00000004)

Command TimeOut Interrupt Enable

## 5.154.2.2474 SDIO\_MASK\_DATAENDIE

#define SDIO\_MASK\_DATAENDIE ((uint32\_t)0x00000100)

Data End Interrupt Enable

#### 5.154.2.2475 SDIO\_MASK\_DBCKENDIE

#define SDIO\_MASK\_DBCKENDIE ((uint32\_t)0x00000400)

Data Block End Interrupt Enable

### 5.154.2.2476 SDIO\_MASK\_DCRCFAILIE

#define SDIO\_MASK\_DCRCFAILIE ((uint32\_t)0x00000002)

Data CRC Fail Interrupt Enable

#### 5.154.2.2477 SDIO\_MASK\_DTIMEOUTIE

#define SDIO\_MASK\_DTIMEOUTIE ((uint32\_t)0x00000008)

Data TimeOut Interrupt Enable

#### 5.154.2.2478 SDIO\_MASK\_RXACTIE

#define SDIO\_MASK\_RXACTIE ((uint32\_t)0x00002000)

Data receive acting interrupt enabled

#### 5.154.2.2479 SDIO\_MASK\_RXDAVLIE

#define SDIO\_MASK\_RXDAVLIE ((uint32\_t)0x00200000)

Data available in Rx FIFO interrupt Enable

#### 5.154.2.2480 SDIO\_MASK\_RXFIFOEIE

#define SDIO\_MASK\_RXFIFOEIE ((uint32\_t)0x00080000)

Rx FIFO Empty interrupt Enable

#### 5.154.2.2481 SDIO\_MASK\_RXFIFOFIE

#define SDIO\_MASK\_RXFIFOFIE ((uint32\_t)0x00020000)

Rx FIFO Full interrupt Enable

# 5.154.2.2482 SDIO\_MASK\_RXFIFOHFIE

#define SDIO\_MASK\_RXFIFOHFIE ((uint32\_t)0x00008000)

Rx FIFO Half Full interrupt Enable

#### 5.154.2.2483 SDIO\_MASK\_RXOVERRIE

#define SDIO\_MASK\_RXOVERRIE ((uint32\_t)0x00000020)

Rx FIFO OverRun Error Interrupt Enable

### 5.154.2.2484 SDIO\_MASK\_SDIOITIE

#define SDIO\_MASK\_SDIOITIE ((uint32\_t)0x00400000)

SDIO Mode Interrupt Received interrupt Enable

# 5.154.2.2485 SDIO\_MASK\_STBITERRIE

#define SDIO\_MASK\_STBITERRIE ((uint32\_t)0x00000200)

Start Bit Error Interrupt Enable

#### 5.154.2.2486 SDIO\_MASK\_TXACTIE

#define SDIO\_MASK\_TXACTIE ((uint32\_t)0x00001000)

Data Transmit Acting Interrupt Enable

#### 5.154.2.2487 SDIO\_MASK\_TXDAVLIE

```
#define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000)
```

Data available in Tx FIFO interrupt Enable

## 5.154.2.2488 SDIO\_MASK\_TXFIFOEIE

```
#define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000)
```

Tx FIFO Empty interrupt Enable

# 5.154.2.2489 SDIO\_MASK\_TXFIFOFIE

```
#define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000)
```

Tx FIFO Full interrupt Enable

#### 5.154.2.2490 SDIO\_MASK\_TXFIFOHEIE

```
#define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000)
```

Tx FIFO Half Empty interrupt Enable

#### 5.154.2.2491 SDIO MASK TXUNDERRIE

```
#define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010)
```

Tx FIFO UnderRun Error Interrupt Enable

## 5.154.2.2492 SDIO\_POWER\_PWRCTRL

```
#define SDIO_POWER_PWRCTRL ((uint8_t)0x03)
```

PWRCTRL[1:0] bits (Power supply control bits)

# 5.154.2.2493 SDIO\_POWER\_PWRCTRL\_0

```
#define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01)
```

#### 5.154.2.2494 SDIO\_POWER\_PWRCTRL\_1

#define SDIO\_POWER\_PWRCTRL\_1 ((uint8\_t)0x02)

Bit 1

#### 5.154.2.2495 SDIO\_RESP0\_CARDSTATUS0

#define SDIO\_RESPO\_CARDSTATUSO ((uint32\_t)0xffffffff)

Card Status

#### 5.154.2.2496 SDIO\_RESP1\_CARDSTATUS1

#define SDIO\_RESP1\_CARDSTATUS1 ((uint32\_t)0xFFFFFFFF)

Card Status

#### 5.154.2.2497 SDIO\_RESP2\_CARDSTATUS2

#define SDIO\_RESP2\_CARDSTATUS2 ((uint32\_t)0xFFFFFFFF)

Card Status

## 5.154.2.2498 SDIO\_RESP3\_CARDSTATUS3

#define SDIO\_RESP3\_CARDSTATUS3 ((uint32\_t)0xFFFFFFF)

Card Status

#### 5.154.2.2499 SDIO RESP4 CARDSTATUS4

#define SDIO\_RESP4\_CARDSTATUS4 ((uint32\_t)0xFFFFFFFF)

Card Status

### 5.154.2.2500 SDIO\_RESPCMD\_RESPCMD

#define SDIO\_RESPCMD\_RESPCMD ((uint8\_t)0x3F)

Response command index

## 5.154.2.2501 SDIO\_STA\_CCRCFAIL

#define SDIO\_STA\_CCRCFAIL ((uint32\_t)0x00000001)

Command response received (CRC check failed)

#### 5.154.2.2502 SDIO\_STA\_CEATAEND

#define SDIO\_STA\_CEATAEND ((uint32\_t)0x00800000)

CE-ATA command completion signal received for CMD61

## 5.154.2.2503 SDIO\_STA\_CMDACT

```
#define SDIO_STA_CMDACT ((uint32_t)0x00000800)
```

Command transfer in progress

## 5.154.2.2504 SDIO\_STA\_CMDREND

```
#define SDIO_STA_CMDREND ((uint32_t)0x00000040)
```

Command response received (CRC check passed)

#### 5.154.2.2505 SDIO\_STA\_CMDSENT

```
#define SDIO_STA_CMDSENT ((uint32_t)0x00000080)
```

Command sent (no response required)

## 5.154.2.2506 SDIO\_STA\_CTIMEOUT

```
#define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004)
```

Command response timeout

#### 5.154.2.2507 SDIO\_STA\_DATAEND

```
#define SDIO_STA_DATAEND ((uint32_t)0x00000100)
```

Data end (data counter, SDIDCOUNT, is zero)

### 5.154.2.2508 SDIO\_STA\_DBCKEND

```
#define SDIO_STA_DBCKEND ((uint32_t)0x00000400)
```

Data block sent/received (CRC check passed)

# 5.154.2.2509 SDIO\_STA\_DCRCFAIL

```
#define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002)
```

Data block sent/received (CRC check failed)

#### 5.154.2.2510 SDIO\_STA\_DTIMEOUT

#define SDIO\_STA\_DTIMEOUT ((uint32\_t)0x00000008)

Data timeout

## 5.154.2.2511 SDIO\_STA\_RXACT

#define SDIO\_STA\_RXACT ((uint32\_t)0x00002000)

Data receive in progress

## 5.154.2.2512 SDIO\_STA\_RXDAVL

#define SDIO\_STA\_RXDAVL ((uint32\_t)0x00200000)

Data available in receive FIFO

#### 5.154.2.2513 SDIO\_STA\_RXFIFOE

#define SDIO\_STA\_RXFIFOE ((uint32\_t)0x00080000)

Receive FIFO empty

## 5.154.2.2514 SDIO\_STA\_RXFIFOF

#define SDIO\_STA\_RXFIFOF ((uint32\_t)0x00020000)

Receive FIFO full

#### 5.154.2.2515 SDIO STA RXFIFOHF

#define SDIO\_STA\_RXFIFOHF ((uint32\_t)0x00008000)

Receive FIFO Half Full: there are at least 8 words in the FIFO

# 5.154.2.2516 SDIO\_STA\_RXOVERR

#define SDIO\_STA\_RXOVERR ((uint32\_t)0x00000020)

Received FIFO overrun error

# 5.154.2.2517 SDIO\_STA\_SDIOIT

#define SDIO\_STA\_SDIOIT ((uint32\_t)0x00400000)

SDIO interrupt received

#### 5.154.2.2518 SDIO\_STA\_STBITERR

```
#define SDIO_STA_STBITERR ((uint32_t)0x00000200)
```

Start bit not detected on all data signals in wide bus mode

## 5.154.2.2519 SDIO\_STA\_TXACT

```
#define SDIO_STA_TXACT ((uint32_t)0x00001000)
```

Data transmit in progress

## 5.154.2.2520 SDIO\_STA\_TXDAVL

```
#define SDIO_STA_TXDAVL ((uint32_t)0x00100000)
```

Data available in transmit FIFO

#### 5.154.2.2521 SDIO\_STA\_TXFIFOE

```
#define SDIO_STA_TXFIFOE ((uint32_t)0x00040000)
```

Transmit FIFO empty

## 5.154.2.2522 SDIO\_STA\_TXFIFOF

```
#define SDIO_STA_TXFIFOF ((uint32_t)0x00010000)
```

Transmit FIFO full

#### 5.154.2.2523 SDIO\_STA\_TXFIFOHE

```
#define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000)
```

Transmit FIFO Half Empty: at least 8 words can be written into the FIFO

# 5.154.2.2524 SDIO\_STA\_TXUNDERR

```
#define SDIO_STA_TXUNDERR ((uint32_t)0x0000010)
```

Transmit FIFO underrun error

### 5.154.2.2525 SPI\_CR1\_BIDIMODE

```
#define SPI_CR1_BIDIMODE ((uint16_t)0x8000)
```

Bidirectional data mode enable

#### 5.154.2.2526 SPI\_CR1\_BIDIOE

```
#define SPI_CR1_BIDIOE ((uint16_t)0x4000)
```

Output enable in bidirectional mode

## 5.154.2.2527 SPI\_CR1\_BR

```
#define SPI_CR1_BR ((uint16_t)0x0038)
```

BR[2:0] bits (Baud Rate Control)

## 5.154.2.2528 SPI\_CR1\_BR\_0

```
#define SPI_CR1_BR_0 ((uint16_t)0x0008)
```

Bit 0

#### 5.154.2.2529 SPI\_CR1\_BR\_1

```
#define SPI_CR1_BR_1 ((uint16_t)0x0010)
```

Bit 1

## 5.154.2.2530 SPI\_CR1\_BR\_2

```
\#define SPI_CR1_BR_2 ((uint16_t)0x0020)
```

Bit 2

#### 5.154.2.2531 SPI\_CR1\_CPHA

```
#define SPI_CR1_CPHA ((uint16_t)0x0001)
```

Clock Phase

## 5.154.2.2532 SPI\_CR1\_CPOL

```
#define SPI_CR1_CPOL ((uint16_t)0x0002)
```

**Clock Polarity** 

# 5.154.2.2533 SPI\_CR1\_CRCEN

```
#define SPI_CR1_CRCEN ((uint16_t)0x2000)
```

Hardware CRC calculation enable

#### 5.154.2.2534 SPI\_CR1\_CRCNEXT

```
#define SPI_CR1_CRCNEXT ((uint16_t)0x1000)
```

Transmit CRC next

## 5.154.2.2535 SPI\_CR1\_DFF

```
#define SPI_CR1_DFF ((uint16_t)0x0800)
```

Data Frame Format

## 5.154.2.2536 SPI\_CR1\_LSBFIRST

```
#define SPI_CR1_LSBFIRST ((uint16_t)0x0080)
```

Frame Format

#### 5.154.2.2537 SPI\_CR1\_MSTR

```
#define SPI_CR1_MSTR ((uint16_t)0x0004)
```

Master Selection

## 5.154.2.2538 SPI\_CR1\_RXONLY

```
#define SPI_CR1_RXONLY ((uint16_t)0x0400)
```

Receive only

#### 5.154.2.2539 SPI\_CR1\_SPE

```
#define SPI_CR1_SPE ((uint16_t)0x0040)
```

SPI Enable

## 5.154.2.2540 SPI\_CR1\_SSI

```
#define SPI_CR1_SSI ((uint16_t)0x0100)
```

Internal slave select

# 5.154.2.2541 SPI\_CR1\_SSM

```
#define SPI_CR1_SSM ((uint16_t)0x0200)
```

Software slave management

#### 5.154.2.2542 SPI\_CR2\_ERRIE

#define SPI\_CR2\_ERRIE ((uint8\_t)0x20)

Error Interrupt Enable

### 5.154.2.2543 SPI\_CR2\_RXDMAEN

#define SPI\_CR2\_RXDMAEN ((uint8\_t)0x01)

Rx Buffer DMA Enable

### 5.154.2.2544 SPI\_CR2\_RXNEIE

#define SPI\_CR2\_RXNEIE ((uint8\_t)0x40)

RX buffer Not Empty Interrupt Enable

#### 5.154.2.2545 SPI\_CR2\_SSOE

#define SPI\_CR2\_SSOE ((uint8\_t)0x04)

SS Output Enable

### 5.154.2.2546 SPI\_CR2\_TXDMAEN

#define SPI\_CR2\_TXDMAEN ((uint8\_t)0x02)

Tx Buffer DMA Enable

# 5.154.2.2547 SPI\_CR2\_TXEIE

#define SPI\_CR2\_TXEIE ((uint8\_t)0x80)

Tx buffer Empty Interrupt Enable

### 5.154.2.2548 SPI\_CRCPR\_CRCPOLY

#define SPI\_CRCPR\_CRCPOLY ((uint16\_t)0xFFFF)

CRC polynomial register

#### 5.154.2.2549 SPI\_DR\_DR

#define SPI\_DR\_DR ((uint16\_t)0xFFFF)

Data Register

#### 5.154.2.2550 SPI\_I2SCFGR\_CHLEN

```
#define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001)
```

Channel length (number of bits per audio channel)

#### 5.154.2.2551 SPI\_I2SCFGR\_CKPOL

```
#define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008)
```

steady state clock polarity

### 5.154.2.2552 SPI\_I2SCFGR\_DATLEN

```
#define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006)
```

DATLEN[1:0] bits (Data length to be transferred)

#### 5.154.2.2553 SPI\_I2SCFGR\_DATLEN\_0

```
#define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002)
```

Bit 0

### 5.154.2.2554 SPI\_I2SCFGR\_DATLEN\_1

```
\#define SPI\_I2SCFGR\_DATLEN\_1 ((uint16\_t)0x0004)
```

Bit 1

#### 5.154.2.2555 SPI I2SCFGR I2SCFG

```
#define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300)
```

I2SCFG[1:0] bits (I2S configuration mode)

### 5.154.2.2556 SPI\_I2SCFGR\_I2SCFG\_0

```
#define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100)
```

Bit 0

#### 5.154.2.2557 SPI\_I2SCFGR\_I2SCFG\_1

```
#define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200)
```

Bit 1

#### 5.154.2.2558 SPI\_I2SCFGR\_I2SE

#define SPI\_I2SCFGR\_I2SE ((uint16\_t)0x0400)

**I2S Enable** 

#### 5.154.2.2559 SPI\_I2SCFGR\_I2SMOD

#define SPI\_I2SCFGR\_I2SMOD ((uint16\_t)0x0800)

I2S mode selection

### 5.154.2.2560 SPI\_I2SCFGR\_I2SSTD

#define SPI\_I2SCFGR\_I2SSTD ((uint16\_t)0x0030)

I2SSTD[1:0] bits (I2S standard selection)

#### 5.154.2.2561 SPI\_I2SCFGR\_I2SSTD\_0

#define SPI\_I2SCFGR\_I2SSTD\_0 ((uint16\_t)0x0010)

Bit 0

### 5.154.2.2562 SPI\_I2SCFGR\_I2SSTD\_1

 $\#define \ SPI\_I2SCFGR\_I2SSTD\_1 \ ((uint16\_t)0x0020)$ 

Bit 1

#### 5.154.2.2563 SPI I2SCFGR PCMSYNC

#define SPI\_I2SCFGR\_PCMSYNC ((uint16\_t)0x0080)

PCM frame synchronization

### 5.154.2.2564 SPI\_I2SPR\_I2SDIV

#define SPI\_I2SPR\_I2SDIV ((uint16\_t)0x00FF)

I2S Linear prescaler

#### 5.154.2.2565 SPI\_I2SPR\_MCKOE

#define SPI\_I2SPR\_MCKOE ((uint16\_t)0x0200)

Master Clock Output Enable

#### 5.154.2.2566 SPI\_I2SPR\_ODD

#define SPI\_I2SPR\_ODD ((uint16\_t)0x0100)

Odd factor for the prescaler

### 5.154.2.2567 SPI\_RXCRCR\_RXCRC

#define SPI\_RXCRCR\_RXCRC ((uint16\_t)0xFFFF)

Rx CRC Register

### 5.154.2.2568 SPI\_SR\_BSY

#define SPI\_SR\_BSY ((uint8\_t)0x80)

Busy flag

#### 5.154.2.2569 SPI\_SR\_CHSIDE

#define SPI\_SR\_CHSIDE ((uint8\_t)0x04)

Channel side

### 5.154.2.2570 SPI\_SR\_CRCERR

#define SPI\_SR\_CRCERR ((uint8\_t)0x10)

**CRC** Error flag

# 5.154.2.2571 SPI\_SR\_MODF

#define SPI\_SR\_MODF ((uint8\_t)0x20)

Mode fault

# 5.154.2.2572 SPI\_SR\_OVR

#define SPI\_SR\_OVR ((uint8\_t)0x40)

Overrun flag

## 5.154.2.2573 SPI\_SR\_RXNE

#define SPI\_SR\_RXNE ((uint8\_t)0x01)

Receive buffer Not Empty

# 5.154.2.2574 SPI\_SR\_TXE

#define SPI\_SR\_TXE ((uint8\_t)0x02)

Transmit buffer Empty

### 5.154.2.2575 SPI\_SR\_UDR

#define SPI\_SR\_UDR ((uint8\_t)0x08)

Underrun flag

### 5.154.2.2576 SPI\_TXCRCR\_TXCRC

#define SPI\_TXCRCR\_TXCRC ((uint16\_t)0xFFFF)

Tx CRC Register

#### 5.154.2.2577 SYSCFG\_CMPCR\_CMP\_PD

#define SYSCFG\_CMPCR\_CMP\_PD ((uint32\_t)0x0000001)

Compensation cell ready flag

# 5.154.2.2578 SYSCFG\_CMPCR\_READY

#define SYSCFG\_CMPCR\_READY ((uint32\_t)0x00000100)

Compensation cell power-down

#### 5.154.2.2579 SYSCFG\_EXTICR1\_EXTIO

#define SYSCFG\_EXTICR1\_EXTIO ((uint16\_t)0x000F)

EXTI 0 configuration

### 5.154.2.2580 SYSCFG\_EXTICR1\_EXTIO\_PA

#define SYSCFG\_EXTICR1\_EXTIO\_PA ((uint16\_t)0x0000)

EXTI0 configuration

PA[0] pin

#### 5.154.2.2581 SYSCFG\_EXTICR1\_EXTIO\_PB

#define SYSCFG\_EXTICR1\_EXTIO\_PB ((uint16\_t)0x0001)

PB[0] pin

### 5.154.2.2582 SYSCFG\_EXTICR1\_EXTIO\_PC

#define SYSCFG\_EXTICR1\_EXTIO\_PC ((uint16\_t)0x0002)

PC[0] pin

### 5.154.2.2583 SYSCFG\_EXTICR1\_EXTIO\_PD

#define SYSCFG\_EXTICR1\_EXTIO\_PD ((uint16\_t)0x0003)

PD[0] pin

#### 5.154.2.2584 SYSCFG\_EXTICR1\_EXTIO\_PE

#define SYSCFG\_EXTICR1\_EXTIO\_PE ((uint16\_t)0x0004)

PE[0] pin

#### 5.154.2.2585 SYSCFG\_EXTICR1\_EXTIO\_PF

#define SYSCFG\_EXTICR1\_EXTIO\_PF ((uint16\_t)0x0005)

PF[0] pin

#### 5.154.2.2586 SYSCFG\_EXTICR1\_EXTIO\_PG

#define SYSCFG\_EXTICR1\_EXTIO\_PG ((uint16\_t)0x0006)

PG[0] pin

## 5.154.2.2587 SYSCFG\_EXTICR1\_EXTIO\_PH

#define SYSCFG\_EXTICR1\_EXTIO\_PH ((uint16\_t)0x0007)

PH[0] pin

### 5.154.2.2588 SYSCFG\_EXTICR1\_EXTIO\_PI

#define SYSCFG\_EXTICR1\_EXTIO\_PI ((uint16\_t)0x0008)

PI[0] pin

#### 5.154.2.2589 SYSCFG\_EXTICR1\_EXTI1

#define SYSCFG\_EXTICR1\_EXTI1 ((uint16\_t)0x00F0)

EXTI 1 configuration

### 5.154.2.2590 SYSCFG\_EXTICR1\_EXTI1\_PA

#define SYSCFG\_EXTICR1\_EXTI1\_PA ((uint16\_t)0x0000)

**EXTI1** configuration

PA[1] pin

#### 5.154.2.2591 SYSCFG\_EXTICR1\_EXTI1\_PB

#define SYSCFG\_EXTICR1\_EXTI1\_PB ((uint16\_t)0x0010)

PB[1] pin

## 5.154.2.2592 SYSCFG\_EXTICR1\_EXTI1\_PC

#define SYSCFG\_EXTICR1\_EXTI1\_PC ((uint16\_t)0x0020)

PC[1] pin

#### 5.154.2.2593 SYSCFG\_EXTICR1\_EXTI1\_PD

#define SYSCFG\_EXTICR1\_EXTI1\_PD ((uint16\_t)0x0030)

PD[1] pin

### 5.154.2.2594 SYSCFG\_EXTICR1\_EXTI1\_PE

#define SYSCFG\_EXTICR1\_EXTI1\_PE ((uint16\_t)0x0040)

PE[1] pin

### 5.154.2.2595 SYSCFG\_EXTICR1\_EXTI1\_PF

#define SYSCFG\_EXTICR1\_EXTI1\_PF ((uint16\_t)0x0050)

PF[1] pin

### 5.154.2.2596 SYSCFG\_EXTICR1\_EXTI1\_PG

#define SYSCFG\_EXTICR1\_EXTI1\_PG ((uint16\_t)0x0060)

PG[1] pin

### 5.154.2.2597 SYSCFG\_EXTICR1\_EXTI1\_PH

#define SYSCFG\_EXTICR1\_EXTI1\_PH ((uint16\_t)0x0070)

PH[1] pin

### 5.154.2.2598 SYSCFG\_EXTICR1\_EXTI1\_PI

#define SYSCFG\_EXTICR1\_EXTI1\_PI ((uint16\_t)0x0080)

PI[1] pin

#### 5.154.2.2599 SYSCFG\_EXTICR1\_EXTI2

#define SYSCFG\_EXTICR1\_EXTI2 ((uint16\_t)0x0F00)

EXTI 2 configuration

# 5.154.2.2600 SYSCFG\_EXTICR1\_EXTI2\_PA

#define SYSCFG\_EXTICR1\_EXTI2\_PA ((uint16\_t)0x0000)

EXTI2 configuration

PA[2] pin

### 5.154.2.2601 SYSCFG\_EXTICR1\_EXTI2\_PB

#define SYSCFG\_EXTICR1\_EXTI2\_PB ((uint16\_t)0x0100)

PB[2] pin

### 5.154.2.2602 SYSCFG\_EXTICR1\_EXTI2\_PC

#define SYSCFG\_EXTICR1\_EXTI2\_PC ((uint16\_t)0x0200)

PC[2] pin

#### 5.154.2.2603 SYSCFG\_EXTICR1\_EXTI2\_PD

#define SYSCFG\_EXTICR1\_EXTI2\_PD ((uint16\_t)0x0300)

PD[2] pin

### 5.154.2.2604 SYSCFG\_EXTICR1\_EXTI2\_PE

#define SYSCFG\_EXTICR1\_EXTI2\_PE ((uint16\_t)0x0400)

PE[2] pin

### 5.154.2.2605 SYSCFG\_EXTICR1\_EXTI2\_PF

#define SYSCFG\_EXTICR1\_EXTI2\_PF ((uint16\_t)0x0500)

PF[2] pin

#### 5.154.2.2606 SYSCFG\_EXTICR1\_EXTI2\_PG

#define SYSCFG\_EXTICR1\_EXTI2\_PG ((uint16\_t)0x0600)

PG[2] pin

# 5.154.2.2607 SYSCFG\_EXTICR1\_EXTI2\_PH

#define SYSCFG\_EXTICR1\_EXTI2\_PH ((uint16\_t)0x0700)

PH[2] pin

# 5.154.2.2608 SYSCFG\_EXTICR1\_EXTI2\_PI

 ${\tt \#define \ SYSCFG\_EXTICR1\_EXTI2\_PI \ ((uint16\_t)0x0800)}$ 

PI[2] pin

### 5.154.2.2609 SYSCFG\_EXTICR1\_EXTI3

#define SYSCFG\_EXTICR1\_EXTI3 ((uint16\_t)0xF000)

EXTI 3 configuration

### 5.154.2.2610 SYSCFG\_EXTICR1\_EXTI3\_PA

#define SYSCFG\_EXTICR1\_EXTI3\_PA ((uint16\_t)0x0000)

EXTI3 configuration

PA[3] pin

### 5.154.2.2611 SYSCFG\_EXTICR1\_EXTI3\_PB

#define SYSCFG\_EXTICR1\_EXTI3\_PB ((uint16\_t)0x1000)

PB[3] pin

#### 5.154.2.2612 SYSCFG\_EXTICR1\_EXTI3\_PC

#define SYSCFG\_EXTICR1\_EXTI3\_PC ((uint16\_t)0x2000)

PC[3] pin

### 5.154.2.2613 SYSCFG\_EXTICR1\_EXTI3\_PD

#define SYSCFG\_EXTICR1\_EXTI3\_PD ((uint16\_t)0x3000)

PD[3] pin

#### 5.154.2.2614 SYSCFG\_EXTICR1\_EXTI3\_PE

#define SYSCFG\_EXTICR1\_EXTI3\_PE ((uint16\_t)0x4000)

PE[3] pin

### 5.154.2.2615 SYSCFG\_EXTICR1\_EXTI3\_PF

#define SYSCFG\_EXTICR1\_EXTI3\_PF ((uint16\_t)0x5000)

PF[3] pin

### 5.154.2.2616 SYSCFG\_EXTICR1\_EXTI3\_PG

#define SYSCFG\_EXTICR1\_EXTI3\_PG ((uint16\_t)0x6000)

PG[3] pin

# 5.154.2.2617 SYSCFG\_EXTICR1\_EXTI3\_PH

#define SYSCFG\_EXTICR1\_EXTI3\_PH ((uint16\_t)0x7000)

PH[3] pin

### 5.154.2.2618 SYSCFG\_EXTICR1\_EXTI3\_PI

#define SYSCFG\_EXTICR1\_EXTI3\_PI ((uint16\_t)0x8000)

PI[3] pin

#### 5.154.2.2619 SYSCFG\_EXTICR2\_EXTI4

#define SYSCFG\_EXTICR2\_EXTI4 ((uint16\_t)0x000F)

**EXTI 4 configuration** 

#### 5.154.2.2620 SYSCFG\_EXTICR2\_EXTI4\_PA

#define SYSCFG\_EXTICR2\_EXTI4\_PA ((uint16\_t)0x0000)

**EXTI4** configuration

PA[4] pin

#### 5.154.2.2621 SYSCFG\_EXTICR2\_EXTI4\_PB

#define SYSCFG\_EXTICR2\_EXTI4\_PB ((uint16\_t)0x0001)

PB[4] pin

### 5.154.2.2622 SYSCFG\_EXTICR2\_EXTI4\_PC

#define SYSCFG\_EXTICR2\_EXTI4\_PC ((uint16\_t)0x0002)

PC[4] pin

#### 5.154.2.2623 SYSCFG\_EXTICR2\_EXTI4\_PD

#define SYSCFG\_EXTICR2\_EXTI4\_PD ((uint16\_t)0x0003)

PD[4] pin

#### 5.154.2.2624 SYSCFG\_EXTICR2\_EXTI4\_PE

#define SYSCFG\_EXTICR2\_EXTI4\_PE ((uint16\_t)0x0004)

PE[4] pin

### 5.154.2.2625 SYSCFG\_EXTICR2\_EXTI4\_PF

#define SYSCFG\_EXTICR2\_EXTI4\_PF ((uint16\_t)0x0005)

PF[4] pin

### 5.154.2.2626 SYSCFG\_EXTICR2\_EXTI4\_PG

#define SYSCFG\_EXTICR2\_EXTI4\_PG ((uint16\_t)0x0006)

PG[4] pin

#### 5.154.2.2627 SYSCFG\_EXTICR2\_EXTI4\_PH

#define SYSCFG\_EXTICR2\_EXTI4\_PH ((uint16\_t)0x0007)

PH[4] pin

# 5.154.2.2628 SYSCFG\_EXTICR2\_EXTI4\_PI

#define SYSCFG\_EXTICR2\_EXTI4\_PI ((uint16\_t)0x0008)

PI[4] pin

# 5.154.2.2629 SYSCFG\_EXTICR2\_EXTI5

#define SYSCFG\_EXTICR2\_EXTI5 ((uint16\_t)0x00F0)

EXTI 5 configuration

### 5.154.2.2630 SYSCFG\_EXTICR2\_EXTI5\_PA

#define SYSCFG\_EXTICR2\_EXTI5\_PA ((uint16\_t)0x0000)

EXTI5 configuration

PA[5] pin

#### 5.154.2.2631 SYSCFG\_EXTICR2\_EXTI5\_PB

#define SYSCFG\_EXTICR2\_EXTI5\_PB ((uint16\_t)0x0010)

PB[5] pin

### 5.154.2.2632 SYSCFG\_EXTICR2\_EXTI5\_PC

#define SYSCFG\_EXTICR2\_EXTI5\_PC ((uint16\_t)0x0020)

PC[5] pin

### 5.154.2.2633 SYSCFG\_EXTICR2\_EXTI5\_PD

#define SYSCFG\_EXTICR2\_EXTI5\_PD ((uint16\_t)0x0030)

PD[5] pin

#### 5.154.2.2634 SYSCFG\_EXTICR2\_EXTI5\_PE

#define SYSCFG\_EXTICR2\_EXTI5\_PE ((uint16\_t)0x0040)

PE[5] pin

#### 5.154.2.2635 SYSCFG\_EXTICR2\_EXTI5\_PF

#define SYSCFG\_EXTICR2\_EXTI5\_PF ((uint16\_t)0x0050)

PF[5] pin

#### 5.154.2.2636 SYSCFG EXTICR2 EXTI5 PG

#define SYSCFG\_EXTICR2\_EXTI5\_PG ((uint16\_t)0x0060)

PG[5] pin

### 5.154.2.2637 SYSCFG\_EXTICR2\_EXTI5\_PH

#define SYSCFG\_EXTICR2\_EXTI5\_PH ((uint16\_t)0x0070)

PH[5] pin

# 5.154.2.2638 SYSCFG\_EXTICR2\_EXTI5\_PI

#define SYSCFG\_EXTICR2\_EXTI5\_PI ((uint16\_t)0x0080)

PI[5] pin

#### 5.154.2.2639 SYSCFG\_EXTICR2\_EXTI6

#define SYSCFG\_EXTICR2\_EXTI6 ((uint16\_t)0x0F00)

EXTI 6 configuration

### 5.154.2.2640 SYSCFG\_EXTICR2\_EXTI6\_PA

#define SYSCFG\_EXTICR2\_EXTI6\_PA ((uint16\_t)0x0000)

EXTI6 configuration

PA[6] pin

#### 5.154.2.2641 SYSCFG\_EXTICR2\_EXTI6\_PB

#define SYSCFG\_EXTICR2\_EXTI6\_PB ((uint16\_t)0x0100)

PB[6] pin

### 5.154.2.2642 SYSCFG\_EXTICR2\_EXTI6\_PC

#define SYSCFG\_EXTICR2\_EXTI6\_PC ((uint16\_t)0x0200)

PC[6] pin

#### 5.154.2.2643 SYSCFG\_EXTICR2\_EXTI6\_PD

#define SYSCFG\_EXTICR2\_EXTI6\_PD ((uint16\_t)0x0300)

PD[6] pin

### 5.154.2.2644 SYSCFG\_EXTICR2\_EXTI6\_PE

#define SYSCFG\_EXTICR2\_EXTI6\_PE ((uint16\_t)0x0400)

PE[6] pin

### 5.154.2.2645 SYSCFG\_EXTICR2\_EXTI6\_PF

#define SYSCFG\_EXTICR2\_EXTI6\_PF ((uint16\_t)0x0500)

PF[6] pin

#### 5.154.2.2646 SYSCFG\_EXTICR2\_EXTI6\_PG

#define SYSCFG\_EXTICR2\_EXTI6\_PG ((uint16\_t)0x0600)

PG[6] pin

### 5.154.2.2647 SYSCFG\_EXTICR2\_EXTI6\_PH

#define SYSCFG\_EXTICR2\_EXTI6\_PH ((uint16\_t)0x0700)

PH[6] pin

#### 5.154.2.2648 SYSCFG\_EXTICR2\_EXTI6\_PI

#define SYSCFG\_EXTICR2\_EXTI6\_PI ((uint16\_t)0x0800)

PI[6] pin

#### 5.154.2.2649 SYSCFG\_EXTICR2\_EXTI7

#define SYSCFG\_EXTICR2\_EXTI7 ((uint16\_t)0xF000)

EXTI 7 configuration

# 5.154.2.2650 SYSCFG\_EXTICR2\_EXTI7\_PA

#define SYSCFG\_EXTICR2\_EXTI7\_PA ((uint16\_t)0x0000)

**EXTI7** configuration

PA[7] pin

### 5.154.2.2651 SYSCFG\_EXTICR2\_EXTI7\_PB

#define SYSCFG\_EXTICR2\_EXTI7\_PB ((uint16\_t)0x1000)

PB[7] pin

#### 5.154.2.2652 SYSCFG\_EXTICR2\_EXTI7\_PC

#define SYSCFG\_EXTICR2\_EXTI7\_PC ((uint16\_t)0x2000)

PC[7] pin

### 5.154.2.2653 SYSCFG\_EXTICR2\_EXTI7\_PD

#define SYSCFG\_EXTICR2\_EXTI7\_PD ((uint16\_t)0x3000)

PD[7] pin

### 5.154.2.2654 SYSCFG\_EXTICR2\_EXTI7\_PE

#define SYSCFG\_EXTICR2\_EXTI7\_PE ((uint16\_t)0x4000)

PE[7] pin

### 5.154.2.2655 SYSCFG\_EXTICR2\_EXTI7\_PF

#define SYSCFG\_EXTICR2\_EXTI7\_PF ((uint16\_t)0x5000)

PF[7] pin

#### 5.154.2.2656 SYSCFG\_EXTICR2\_EXTI7\_PG

#define SYSCFG\_EXTICR2\_EXTI7\_PG ((uint16\_t)0x6000)

PG[7] pin

# 5.154.2.2657 SYSCFG\_EXTICR2\_EXTI7\_PH

#define SYSCFG\_EXTICR2\_EXTI7\_PH ((uint16\_t)0x7000)

PH[7] pin

#### 5.154.2.2658 SYSCFG\_EXTICR2\_EXTI7\_PI

#define SYSCFG\_EXTICR2\_EXTI7\_PI ((uint16\_t)0x8000)

PI[7] pin

### 5.154.2.2659 SYSCFG\_EXTICR3\_EXTI10

#define SYSCFG\_EXTICR3\_EXTI10 ((uint16\_t)0x0F00)

EXTI 10 configuration

#### 5.154.2.2660 SYSCFG\_EXTICR3\_EXTI10\_PA

#define SYSCFG\_EXTICR3\_EXTI10\_PA ((uint16\_t)0x0000)

EXTI10 configuration

PA[10] pin

### 5.154.2.2661 SYSCFG\_EXTICR3\_EXTI10\_PB

#define SYSCFG\_EXTICR3\_EXTI10\_PB ((uint16\_t)0x0100)

PB[10] pin

#### 5.154.2.2662 SYSCFG\_EXTICR3\_EXTI10\_PC

#define SYSCFG\_EXTICR3\_EXTI10\_PC ((uint16\_t)0x0200)

PC[10] pin

### 5.154.2.2663 SYSCFG\_EXTICR3\_EXTI10\_PD

#define SYSCFG\_EXTICR3\_EXTI10\_PD ((uint16\_t)0x0300)

PD[10] pin

#### 5.154.2.2664 SYSCFG\_EXTICR3\_EXTI10\_PE

#define SYSCFG\_EXTICR3\_EXTI10\_PE ((uint16\_t)0x0400)

PE[10] pin

### 5.154.2.2665 SYSCFG\_EXTICR3\_EXTI10\_PF

#define SYSCFG\_EXTICR3\_EXTI10\_PF ((uint16\_t)0x0500)

PF[10] pin

### 5.154.2.2666 SYSCFG\_EXTICR3\_EXTI10\_PG

#define SYSCFG\_EXTICR3\_EXTI10\_PG ((uint16\_t)0x0600)

PG[10] pin

### 5.154.2.2667 SYSCFG\_EXTICR3\_EXTI10\_PH

#define SYSCFG\_EXTICR3\_EXTI10\_PH ((uint16\_t)0x0700)

PH[10] pin

### 5.154.2.2668 SYSCFG\_EXTICR3\_EXTI10\_PI

#define SYSCFG\_EXTICR3\_EXTI10\_PI ((uint16\_t)0x0800)

PI[10] pin

### 5.154.2.2669 SYSCFG\_EXTICR3\_EXTI11

#define SYSCFG\_EXTICR3\_EXTI11 ((uint16\_t)0xF000)

EXTI 11 configuration

### 5.154.2.2670 SYSCFG\_EXTICR3\_EXTI11\_PA

#define SYSCFG\_EXTICR3\_EXTI11\_PA ((uint16\_t)0x0000)

**EXTI11** configuration

PA[11] pin

#### 5.154.2.2671 SYSCFG\_EXTICR3\_EXTI11\_PB

#define SYSCFG\_EXTICR3\_EXTI11\_PB ((uint16\_t)0x1000)

PB[11] pin

### 5.154.2.2672 SYSCFG\_EXTICR3\_EXTI11\_PC

#define SYSCFG\_EXTICR3\_EXTI11\_PC ((uint16\_t)0x2000)

PC[11] pin

### 5.154.2.2673 SYSCFG\_EXTICR3\_EXTI11\_PD

#define SYSCFG\_EXTICR3\_EXTI11\_PD ((uint16\_t)0x3000)

PD[11] pin

#### 5.154.2.2674 SYSCFG\_EXTICR3\_EXTI11\_PE

#define SYSCFG\_EXTICR3\_EXTI11\_PE ((uint16\_t)0x4000)

PE[11] pin

### 5.154.2.2675 SYSCFG\_EXTICR3\_EXTI11\_PF

#define SYSCFG\_EXTICR3\_EXTI11\_PF ((uint16\_t)0x5000)

PF[11] pin

### 5.154.2.2676 SYSCFG\_EXTICR3\_EXTI11\_PG

#define SYSCFG\_EXTICR3\_EXTI11\_PG ((uint16\_t)0x6000)

PG[11] pin

#### 5.154.2.2677 SYSCFG\_EXTICR3\_EXTI11\_PH

#define SYSCFG\_EXTICR3\_EXTI11\_PH ((uint16\_t)0x7000)

PH[11] pin

#### 5.154.2.2678 SYSCFG\_EXTICR3\_EXTI11\_PI

#define SYSCFG\_EXTICR3\_EXTI11\_PI ((uint16\_t)0x8000)

PI[11] pin

#### 5.154.2.2679 SYSCFG EXTICR3 EXTI12 PH

#define SYSCFG\_EXTICR3\_EXTI12\_PH ((uint16\_t)0x0007)

PH[12] pin

### 5.154.2.2680 SYSCFG\_EXTICR3\_EXTI13\_PH

#define SYSCFG\_EXTICR3\_EXTI13\_PH ((uint16\_t)0x0070)

PH[13] pin

# 5.154.2.2681 SYSCFG\_EXTICR3\_EXTI14\_PH

#define SYSCFG\_EXTICR3\_EXTI14\_PH ((uint16\_t)0x0700)

PH[14] pin

### 5.154.2.2682 SYSCFG\_EXTICR3\_EXTI15\_PH

#define SYSCFG\_EXTICR3\_EXTI15\_PH ((uint16\_t)0x7000)

PH[15] pin

### 5.154.2.2683 SYSCFG\_EXTICR3\_EXTI8

#define SYSCFG\_EXTICR3\_EXTI8 ((uint16\_t)0x000F)

**EXTI 8 configuration** 

### 5.154.2.2684 SYSCFG\_EXTICR3\_EXTI8\_PA

#define SYSCFG\_EXTICR3\_EXTI8\_PA ((uint16\_t)0x0000)

**EXTI8** configuration

PA[8] pin

### 5.154.2.2685 SYSCFG\_EXTICR3\_EXTI8\_PB

#define SYSCFG\_EXTICR3\_EXTI8\_PB ((uint16\_t)0x0001)

PB[8] pin

### 5.154.2.2686 SYSCFG\_EXTICR3\_EXTI8\_PC

#define SYSCFG\_EXTICR3\_EXTI8\_PC ((uint16\_t)0x0002)

PC[8] pin

### 5.154.2.2687 SYSCFG\_EXTICR3\_EXTI8\_PD

#define SYSCFG\_EXTICR3\_EXTI8\_PD ((uint16\_t)0x0003)

PD[8] pin

### 5.154.2.2688 SYSCFG\_EXTICR3\_EXTI8\_PE

#define SYSCFG\_EXTICR3\_EXTI8\_PE ((uint16\_t)0x0004)

PE[8] pin

#### 5.154.2.2689 SYSCFG\_EXTICR3\_EXTI8\_PF

#define SYSCFG\_EXTICR3\_EXTI8\_PF ((uint16\_t)0x0005)

PF[8] pin

### 5.154.2.2690 SYSCFG\_EXTICR3\_EXTI8\_PG

#define SYSCFG\_EXTICR3\_EXTI8\_PG ((uint16\_t)0x0006)

PG[8] pin

### 5.154.2.2691 SYSCFG\_EXTICR3\_EXTI8\_PH

#define SYSCFG\_EXTICR3\_EXTI8\_PH ((uint16\_t)0x0007)

PH[8] pin

#### 5.154.2.2692 SYSCFG\_EXTICR3\_EXTI8\_PI

#define SYSCFG\_EXTICR3\_EXTI8\_PI ((uint16\_t)0x0008)

PI[8] pin

# 5.154.2.2693 SYSCFG\_EXTICR3\_EXTI9

#define SYSCFG\_EXTICR3\_EXTI9 ((uint16\_t)0x00F0)

**EXTI 9 configuration** 

#### 5.154.2.2694 SYSCFG\_EXTICR3\_EXTI9\_PA

#define SYSCFG\_EXTICR3\_EXTI9\_PA ((uint16\_t)0x0000)

EXTI9 configuration

PA[9] pin

#### 5.154.2.2695 SYSCFG\_EXTICR3\_EXTI9\_PB

#define SYSCFG\_EXTICR3\_EXTI9\_PB ((uint16\_t)0x0010)

PB[9] pin

#### 5.154.2.2696 SYSCFG\_EXTICR3\_EXTI9\_PC

#define SYSCFG\_EXTICR3\_EXTI9\_PC ((uint16\_t)0x0020)

PC[9] pin

#### 5.154.2.2697 SYSCFG\_EXTICR3\_EXTI9\_PD

#define SYSCFG\_EXTICR3\_EXTI9\_PD ((uint16\_t)0x0030)

PD[9] pin

### 5.154.2.2698 SYSCFG\_EXTICR3\_EXTI9\_PE

#define SYSCFG\_EXTICR3\_EXTI9\_PE ((uint16\_t)0x0040)

PE[9] pin

#### 5.154.2.2699 SYSCFG\_EXTICR3\_EXTI9\_PF

#define SYSCFG\_EXTICR3\_EXTI9\_PF ((uint16\_t)0x0050)

PF[9] pin

#### 5.154.2.2700 SYSCFG\_EXTICR3\_EXTI9\_PG

#define SYSCFG\_EXTICR3\_EXTI9\_PG ((uint16\_t)0x0060)

PG[9] pin

### 5.154.2.2701 SYSCFG\_EXTICR3\_EXTI9\_PH

#define SYSCFG\_EXTICR3\_EXTI9\_PH ((uint16\_t)0x0070)

PH[9] pin

## 5.154.2.2702 SYSCFG\_EXTICR3\_EXTI9\_PI

#define SYSCFG\_EXTICR3\_EXTI9\_PI ((uint16\_t)0x0080)

PI[9] pin

#### 5.154.2.2703 SYSCFG\_EXTICR4\_EXTI12

#define SYSCFG\_EXTICR4\_EXTI12 ((uint16\_t)0x000F)

EXTI 12 configuration

#### 5.154.2.2704 SYSCFG\_EXTICR4\_EXTI12\_PA

#define SYSCFG\_EXTICR4\_EXTI12\_PA ((uint16\_t)0x0000)

EXTI12 configuration

PA[12] pin

## 5.154.2.2705 SYSCFG\_EXTICR4\_EXTI12\_PB

#define SYSCFG\_EXTICR4\_EXTI12\_PB ((uint16\_t)0x0001)

PB[12] pin

#### 5.154.2.2706 SYSCFG\_EXTICR4\_EXTI12\_PC

#define SYSCFG\_EXTICR4\_EXTI12\_PC ((uint16\_t)0x0002)

PC[12] pin

### 5.154.2.2707 SYSCFG\_EXTICR4\_EXTI12\_PD

#define SYSCFG\_EXTICR4\_EXTI12\_PD ((uint16\_t)0x0003)

PD[12] pin

#### 5.154.2.2708 SYSCFG\_EXTICR4\_EXTI12\_PE

#define SYSCFG\_EXTICR4\_EXTI12\_PE ((uint16\_t)0x0004)

PE[12] pin

### 5.154.2.2709 SYSCFG\_EXTICR4\_EXTI12\_PF

#define SYSCFG\_EXTICR4\_EXTI12\_PF ((uint16\_t)0x0005)

PF[12] pin

### 5.154.2.2710 SYSCFG\_EXTICR4\_EXTI12\_PG

#define SYSCFG\_EXTICR4\_EXTI12\_PG ((uint16\_t)0x0006)

PG[12] pin

#### 5.154.2.2711 SYSCFG\_EXTICR4\_EXTI13

#define SYSCFG\_EXTICR4\_EXTI13 ((uint16\_t)0x00F0)

EXTI 13 configuration

### 5.154.2.2712 SYSCFG\_EXTICR4\_EXTI13\_PA

#define SYSCFG\_EXTICR4\_EXTI13\_PA ((uint16\_t)0x0000)

**EXTI13** configuration

PA[13] pin

#### 5.154.2.2713 SYSCFG\_EXTICR4\_EXTI13\_PB

#define SYSCFG\_EXTICR4\_EXTI13\_PB ((uint16\_t)0x0010)

PB[13] pin

### 5.154.2.2714 SYSCFG\_EXTICR4\_EXTI13\_PC

#define SYSCFG\_EXTICR4\_EXTI13\_PC ((uint16\_t)0x0020)

PC[13] pin

#### 5.154.2.2715 SYSCFG\_EXTICR4\_EXTI13\_PD

#define SYSCFG\_EXTICR4\_EXTI13\_PD ((uint16\_t)0x0030)

PD[13] pin

### 5.154.2.2716 SYSCFG\_EXTICR4\_EXTI13\_PE

#define SYSCFG\_EXTICR4\_EXTI13\_PE ((uint16\_t)0x0040)

PE[13] pin

### 5.154.2.2717 SYSCFG\_EXTICR4\_EXTI13\_PF

#define SYSCFG\_EXTICR4\_EXTI13\_PF ((uint16\_t)0x0050)

PF[13] pin

#### 5.154.2.2718 SYSCFG\_EXTICR4\_EXTI13\_PG

#define SYSCFG\_EXTICR4\_EXTI13\_PG ((uint16\_t)0x0060)

PG[13] pin

#### 5.154.2.2719 SYSCFG\_EXTICR4\_EXTI14

#define SYSCFG\_EXTICR4\_EXTI14 ((uint16\_t)0x0F00)

EXTI 14 configuration

#### 5.154.2.2720 SYSCFG\_EXTICR4\_EXTI14\_PA

#define SYSCFG\_EXTICR4\_EXTI14\_PA ((uint16\_t)0x0000)

**EXTI14** configuration

PA[14] pin

## 5.154.2.2721 SYSCFG\_EXTICR4\_EXTI14\_PB

#define SYSCFG\_EXTICR4\_EXTI14\_PB ((uint16\_t)0x0100)

PB[14] pin

#### 5.154.2.2722 SYSCFG\_EXTICR4\_EXTI14\_PC

#define SYSCFG\_EXTICR4\_EXTI14\_PC ((uint16\_t)0x0200)

PC[14] pin

### 5.154.2.2723 SYSCFG\_EXTICR4\_EXTI14\_PD

#define SYSCFG\_EXTICR4\_EXTI14\_PD ((uint16\_t)0x0300)

PD[14] pin

#### 5.154.2.2724 SYSCFG\_EXTICR4\_EXTI14\_PE

#define SYSCFG\_EXTICR4\_EXTI14\_PE ((uint16\_t)0x0400)

PE[14] pin

#### 5.154.2.2725 SYSCFG\_EXTICR4\_EXTI14\_PF

#define SYSCFG\_EXTICR4\_EXTI14\_PF ((uint16\_t)0x0500)

PF[14] pin

### 5.154.2.2726 SYSCFG\_EXTICR4\_EXTI14\_PG

#define SYSCFG\_EXTICR4\_EXTI14\_PG ((uint16\_t)0x0600)

PG[14] pin

### 5.154.2.2727 SYSCFG\_EXTICR4\_EXTI15

#define SYSCFG\_EXTICR4\_EXTI15 ((uint16\_t)0xF000)

EXTI 15 configuration

#### 5.154.2.2728 SYSCFG\_EXTICR4\_EXTI15\_PA

#define SYSCFG\_EXTICR4\_EXTI15\_PA ((uint16\_t)0x0000)

EXTI15 configuration

PA[15] pin

#### 5.154.2.2729 SYSCFG\_EXTICR4\_EXTI15\_PB

#define SYSCFG\_EXTICR4\_EXTI15\_PB ((uint16\_t)0x1000)

PB[15] pin

### 5.154.2.2730 SYSCFG\_EXTICR4\_EXTI15\_PC

#define SYSCFG\_EXTICR4\_EXTI15\_PC ((uint16\_t)0x2000)

PC[15] pin

### 5.154.2.2731 SYSCFG\_EXTICR4\_EXTI15\_PD

#define SYSCFG\_EXTICR4\_EXTI15\_PD ((uint16\_t)0x3000)

PD[15] pin

#### 5.154.2.2732 SYSCFG\_EXTICR4\_EXTI15\_PE

#define SYSCFG\_EXTICR4\_EXTI15\_PE ((uint16\_t)0x4000)

PE[15] pin

### 5.154.2.2733 SYSCFG\_EXTICR4\_EXTI15\_PF

#define SYSCFG\_EXTICR4\_EXTI15\_PF ((uint16\_t)0x5000)

PF[15] pin

### 5.154.2.2734 SYSCFG\_EXTICR4\_EXTI15\_PG

#define SYSCFG\_EXTICR4\_EXTI15\_PG ((uint16\_t)0x6000)

PG[15] pin

#### 5.154.2.2735 SYSCFG\_MEMRMP\_MEM\_MODE

#define SYSCFG\_MEMRMP\_MEM\_MODE ((uint32\_t)0x00000003)

SYSCFG\_Memory Remap Config

### 5.154.2.2736 SYSCFG\_PMC\_MII\_RMII\_SEL

#define SYSCFG\_PMC\_MII\_RMII\_SEL ((uint32\_t)0x00800000)

Ethernet PHY interface selection

### 5.154.2.2737 TIM ARR ARR

#define TIM\_ARR\_ARR ((uint16\_t)0xFFFF)

actual auto-reload Value

# 5.154.2.2738 TIM\_BDTR\_AOE

#define TIM\_BDTR\_AOE ((uint16\_t)0x4000)

Automatic Output enable

# 5.154.2.2739 TIM\_BDTR\_BKE

#define TIM\_BDTR\_BKE ((uint16\_t)0x1000)

Break enable

### 5.154.2.2740 TIM\_BDTR\_BKP

```
#define TIM_BDTR_BKP ((uint16_t)0x2000)
```

**Break Polarity** 

### 5.154.2.2741 TIM\_BDTR\_DTG

```
#define TIM_BDTR_DTG ((uint16_t)0x00FF)
```

DTG[0:7] bits (Dead-Time Generator set-up)

# 5.154.2.2742 TIM\_BDTR\_DTG\_0

```
#define TIM_BDTR_DTG_0 ((uint16_t)0x0001)
```

Bit 0

#### 5.154.2.2743 TIM\_BDTR\_DTG\_1

```
#define TIM_BDTR_DTG_1 ((uint16_t)0x0002)
```

Bit 1

# 5.154.2.2744 TIM\_BDTR\_DTG\_2

```
\texttt{\#define TIM\_BDTR\_DTG\_2} \quad \texttt{((uint16\_t)0x0004)}
```

Bit 2

### 5.154.2.2745 TIM\_BDTR\_DTG\_3

```
#define TIM_BDTR_DTG_3 ((uint16_t)0x0008)
```

Bit 3

# 5.154.2.2746 TIM\_BDTR\_DTG\_4

```
#define TIM_BDTR_DTG_4 ((uint16_t)0x0010)
```

Bit 4

### 5.154.2.2747 TIM\_BDTR\_DTG\_5

```
\#define TIM_BDTR_DTG_5 ((uint16_t)0x0020)
```

Bit 5

#### 5.154.2.2748 TIM\_BDTR\_DTG\_6

#define TIM\_BDTR\_DTG\_6 ((uint16\_t)0x0040)

Bit 6

### 5.154.2.2749 TIM\_BDTR\_DTG\_7

 $\#define\ TIM\_BDTR\_DTG\_7\ ((uint16\_t)0x0080)$ 

Bit 7

### 5.154.2.2750 TIM\_BDTR\_LOCK

#define TIM\_BDTR\_LOCK ((uint16\_t)0x0300)

LOCK[1:0] bits (Lock Configuration)

#### 5.154.2.2751 TIM\_BDTR\_LOCK\_0

#define TIM\_BDTR\_LOCK\_0 ((uint16\_t)0x0100)

Bit 0

### 5.154.2.2752 TIM\_BDTR\_LOCK\_1

 $\texttt{\#define TIM\_BDTR\_LOCK\_1 ((uint16\_t)0x0200)}$ 

Bit 1

#### 5.154.2.2753 TIM\_BDTR\_MOE

#define TIM\_BDTR\_MOE ((uint16\_t)0x8000)

Main Output enable

### 5.154.2.2754 TIM\_BDTR\_OSSI

#define TIM\_BDTR\_OSSI ((uint16\_t)0x0400)

Off-State Selection for Idle mode

#### 5.154.2.2755 TIM\_BDTR\_OSSR

#define TIM\_BDTR\_OSSR ((uint16\_t)0x0800)

Off-State Selection for Run mode

#### 5.154.2.2756 TIM\_CCER\_CC1E

#define TIM\_CCER\_CC1E ((uint16\_t)0x0001)

Capture/Compare 1 output enable

### 5.154.2.2757 TIM\_CCER\_CC1NE

```
#define TIM_CCER_CC1NE ((uint16_t)0x0004)
```

Capture/Compare 1 Complementary output enable

### 5.154.2.2758 TIM\_CCER\_CC1NP

```
#define TIM_CCER_CC1NP ((uint16_t)0x0008)
```

Capture/Compare 1 Complementary output Polarity

#### 5.154.2.2759 TIM\_CCER\_CC1P

```
#define TIM_CCER_CC1P ((uint16_t)0x0002)
```

Capture/Compare 1 output Polarity

### 5.154.2.2760 TIM\_CCER\_CC2E

```
#define TIM_CCER_CC2E ((uint16_t)0x0010)
```

Capture/Compare 2 output enable

# 5.154.2.2761 TIM\_CCER\_CC2NE

```
#define TIM_CCER_CC2NE ((uint16_t)0x0040)
```

Capture/Compare 2 Complementary output enable

### 5.154.2.2762 TIM\_CCER\_CC2NP

```
#define TIM_CCER_CC2NP ((uint16_t)0x0080)
```

Capture/Compare 2 Complementary output Polarity

# 5.154.2.2763 TIM\_CCER\_CC2P

```
#define TIM_CCER_CC2P ((uint16_t)0x0020)
```

Capture/Compare 2 output Polarity

#### 5.154.2.2764 TIM\_CCER\_CC3E

#define TIM\_CCER\_CC3E ((uint16\_t)0x0100)

Capture/Compare 3 output enable

### 5.154.2.2765 TIM\_CCER\_CC3NE

#define TIM\_CCER\_CC3NE ((uint16\_t)0x0400)

Capture/Compare 3 Complementary output enable

### 5.154.2.2766 TIM\_CCER\_CC3NP

#define TIM\_CCER\_CC3NP ((uint16\_t)0x0800)

Capture/Compare 3 Complementary output Polarity

#### 5.154.2.2767 TIM\_CCER\_CC3P

#define TIM\_CCER\_CC3P ((uint16\_t)0x0200)

Capture/Compare 3 output Polarity

### 5.154.2.2768 TIM\_CCER\_CC4E

#define TIM\_CCER\_CC4E ((uint16\_t)0x1000)

Capture/Compare 4 output enable

#### 5.154.2.2769 TIM\_CCER\_CC4NP

#define TIM\_CCER\_CC4NP ((uint16\_t)0x8000)

Capture/Compare 4 Complementary output Polarity

### 5.154.2.2770 TIM\_CCER\_CC4P

#define TIM\_CCER\_CC4P ((uint16\_t)0x2000)

Capture/Compare 4 output Polarity

# 5.154.2.2771 TIM\_CCMR1\_CC1S

#define TIM\_CCMR1\_CC1S ((uint16\_t)0x0003)

CC1S[1:0] bits (Capture/Compare 1 Selection)

# 5.154.2.2772 TIM\_CCMR1\_CC1S\_0

#define TIM\_CCMR1\_CC1S\_0 ((uint16\_t)0x0001)

Bit 0

### 5.154.2.2773 TIM\_CCMR1\_CC1S\_1

#define TIM\_CCMR1\_CC1S\_1 ((uint16\_t)0x0002)

Bit 1

### 5.154.2.2774 TIM\_CCMR1\_CC2S

#define TIM\_CCMR1\_CC2S ((uint16\_t)0x0300)

CC2S[1:0] bits (Capture/Compare 2 Selection)

#### 5.154.2.2775 TIM\_CCMR1\_CC2S\_0

#define TIM\_CCMR1\_CC2S\_0 ((uint16\_t)0x0100)

Bit 0

### 5.154.2.2776 TIM\_CCMR1\_CC2S\_1

 $\texttt{\#define TIM\_CCMR1\_CC2S\_1 ((uint16\_t)0x0200)}$ 

Bit 1

# 5.154.2.2777 TIM\_CCMR1\_IC1F

#define TIM\_CCMR1\_IC1F ((uint16\_t)0x00F0)

IC1F[3:0] bits (Input Capture 1 Filter)

# 5.154.2.2778 TIM\_CCMR1\_IC1F\_0

 $\texttt{\#define TIM\_CCMR1\_IC1F\_0 ((uint16\_t)0x0010)}$ 

Bit 0

## 5.154.2.2779 TIM\_CCMR1\_IC1F\_1

#define TIM\_CCMR1\_IC1F\_1 ((uint16\_t)0x0020)

Bit 1

#### 5.154.2.2780 TIM\_CCMR1\_IC1F\_2

#define TIM\_CCMR1\_IC1F\_2 ((uint16\_t)0x0040)

Bit 2

### 5.154.2.2781 TIM\_CCMR1\_IC1F\_3

#define TIM\_CCMR1\_IC1F\_3 ((uint16\_t)0x0080)

Bit 3

### 5.154.2.2782 TIM\_CCMR1\_IC1PSC

#define TIM\_CCMR1\_IC1PSC ((uint16\_t)0x000C)

IC1PSC[1:0] bits (Input Capture 1 Prescaler)

#### 5.154.2.2783 TIM\_CCMR1\_IC1PSC\_0

#define TIM\_CCMR1\_IC1PSC\_0 ((uint16\_t)0x0004)

Bit 0

### 5.154.2.2784 TIM\_CCMR1\_IC1PSC\_1

#define TIM\_CCMR1\_IC1PSC\_1 ((uint16\_t)0x0008)

Bit 1

# 5.154.2.2785 TIM\_CCMR1\_IC2F

#define TIM\_CCMR1\_IC2F ((uint16\_t)0xF000)

IC2F[3:0] bits (Input Capture 2 Filter)

### 5.154.2.2786 TIM\_CCMR1\_IC2F\_0

#define TIM\_CCMR1\_IC2F\_0 ((uint16\_t)0x1000)

Bit 0

#### 5.154.2.2787 TIM\_CCMR1\_IC2F\_1

#define TIM\_CCMR1\_IC2F\_1 ((uint16\_t)0x2000)

Bit 1

### 5.154.2.2788 TIM\_CCMR1\_IC2F\_2

#define TIM\_CCMR1\_IC2F\_2 ((uint16\_t)0x4000)

Bit 2

### 5.154.2.2789 TIM\_CCMR1\_IC2F\_3

#define TIM\_CCMR1\_IC2F\_3 ((uint16\_t)0x8000)

Bit 3

### 5.154.2.2790 TIM\_CCMR1\_IC2PSC

#define TIM\_CCMR1\_IC2PSC ((uint16\_t)0x0C00)

IC2PSC[1:0] bits (Input Capture 2 Prescaler)

#### 5.154.2.2791 TIM\_CCMR1\_IC2PSC\_0

#define TIM\_CCMR1\_IC2PSC\_0 ((uint16\_t)0x0400)

Bit 0

### 5.154.2.2792 TIM\_CCMR1\_IC2PSC\_1

 $\texttt{\#define TIM\_CCMR1\_IC2PSC\_1 ((uint16\_t)0x0800)}$ 

Bit 1

### 5.154.2.2793 TIM\_CCMR1\_OC1CE

#define TIM\_CCMR1\_OC1CE ((uint16\_t)0x0080)

Output Compare 1Clear Enable

## 5.154.2.2794 TIM\_CCMR1\_OC1FE

#define TIM\_CCMR1\_OC1FE ((uint16\_t)0x0004)

Output Compare 1 Fast enable

# 5.154.2.2795 TIM\_CCMR1\_OC1M

#define TIM\_CCMR1\_OC1M ((uint16\_t)0x0070)

OC1M[2:0] bits (Output Compare 1 Mode)

### 5.154.2.2796 TIM\_CCMR1\_OC1M\_0

#define TIM\_CCMR1\_OC1M\_0 ((uint16\_t)0x0010)

Bit 0

### 5.154.2.2797 TIM\_CCMR1\_OC1M\_1

#define TIM\_CCMR1\_OC1M\_1 ((uint16\_t)0x0020)

Bit 1

### 5.154.2.2798 TIM\_CCMR1\_OC1M\_2

#define TIM\_CCMR1\_OC1M\_2 ((uint16\_t)0x0040)

Bit 2

#### 5.154.2.2799 TIM\_CCMR1\_OC1PE

#define TIM\_CCMR1\_OC1PE ((uint16\_t)0x0008)

Output Compare 1 Preload enable

### 5.154.2.2800 TIM\_CCMR1\_OC2CE

#define TIM\_CCMR1\_OC2CE ((uint16\_t)0x8000)

Output Compare 2 Clear Enable

# 5.154.2.2801 TIM\_CCMR1\_OC2FE

#define TIM\_CCMR1\_OC2FE ((uint16\_t)0x0400)

Output Compare 2 Fast enable

### 5.154.2.2802 TIM\_CCMR1\_OC2M

#define TIM\_CCMR1\_OC2M ((uint16\_t)0x7000)

OC2M[2:0] bits (Output Compare 2 Mode)

### 5.154.2.2803 TIM\_CCMR1\_OC2M\_0

#define TIM\_CCMR1\_OC2M\_0 ((uint16\_t)0x1000)

Bit 0

### 5.154.2.2804 TIM\_CCMR1\_OC2M\_1

#define TIM\_CCMR1\_OC2M\_1 ((uint16\_t)0x2000)

Bit 1

### 5.154.2.2805 TIM\_CCMR1\_OC2M\_2

#define TIM\_CCMR1\_OC2M\_2 ((uint16\_t)0x4000)

Bit 2

### 5.154.2.2806 TIM\_CCMR1\_OC2PE

#define TIM\_CCMR1\_OC2PE ((uint16\_t)0x0800)

Output Compare 2 Preload enable

#### 5.154.2.2807 TIM\_CCMR2\_CC3S

#define TIM\_CCMR2\_CC3S ((uint16\_t)0x0003)

CC3S[1:0] bits (Capture/Compare 3 Selection)

### 5.154.2.2808 TIM\_CCMR2\_CC3S\_0

 $\#define\ TIM\_CCMR2\_CC3S\_0\ ((uint16\_t)0x0001)$ 

Bit 0

### 5.154.2.2809 TIM\_CCMR2\_CC3S\_1

#define TIM\_CCMR2\_CC3S\_1 ((uint16\_t)0x0002)

Bit 1

## 5.154.2.2810 TIM\_CCMR2\_CC4S

#define TIM\_CCMR2\_CC4S ((uint16\_t)0x0300)

CC4S[1:0] bits (Capture/Compare 4 Selection)

# 5.154.2.2811 TIM\_CCMR2\_CC4S\_0

#define TIM\_CCMR2\_CC4S\_0 ((uint16\_t)0x0100)

Bit 0

## 5.154.2.2812 TIM\_CCMR2\_CC4S\_1

#define TIM\_CCMR2\_CC4S\_1 ((uint16\_t)0x0200)

Bit 1

## 5.154.2.2813 TIM\_CCMR2\_IC3F

#define TIM\_CCMR2\_IC3F ((uint16\_t)0x00F0)

IC3F[3:0] bits (Input Capture 3 Filter)

## 5.154.2.2814 TIM\_CCMR2\_IC3F\_0

#define TIM\_CCMR2\_IC3F\_0 ((uint16\_t)0x0010)

Bit 0

#### 5.154.2.2815 TIM\_CCMR2\_IC3F\_1

#define TIM\_CCMR2\_IC3F\_1 ((uint16\_t)0x0020)

Bit 1

# 5.154.2.2816 TIM\_CCMR2\_IC3F\_2

#define TIM\_CCMR2\_IC3F\_2 ((uint16\_t)0x0040)

Bit 2

# 5.154.2.2817 TIM\_CCMR2\_IC3F\_3

#define TIM\_CCMR2\_IC3F\_3 ((uint16\_t)0x0080)

Bit 3

# 5.154.2.2818 TIM\_CCMR2\_IC3PSC

#define TIM\_CCMR2\_IC3PSC ((uint16\_t)0x000C)

IC3PSC[1:0] bits (Input Capture 3 Prescaler)

#### 5.154.2.2819 TIM\_CCMR2\_IC3PSC\_0

 $\#define\ TIM\_CCMR2\_IC3PSC\_0\ ((uint16\_t)0x0004)$ 

```
5.154.2.2820 TIM_CCMR2_IC3PSC_1
#define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008)
Bit 1
5.154.2.2821 TIM_CCMR2_IC4F
#define TIM_CCMR2_IC4F ((uint16_t)0xF000)
IC4F[3:0] bits (Input Capture 4 Filter)
5.154.2.2822 TIM_CCMR2_IC4F_0
#define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000)
Bit 0
5.154.2.2823 TIM_CCMR2_IC4F_1
#define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000)
Bit 1
5.154.2.2824 TIM_CCMR2_IC4F_2
\#define\ TIM\_CCMR2\_IC4F\_2\ ((uint16\_t)0x4000)
Bit 2
5.154.2.2825 TIM_CCMR2_IC4F_3
#define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000)
Bit 3
5.154.2.2826 TIM_CCMR2_IC4PSC
#define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00)
IC4PSC[1:0] bits (Input Capture 4 Prescaler)
5.154.2.2827 TIM_CCMR2_IC4PSC_0
```

#define TIM\_CCMR2\_IC4PSC\_0 ((uint16\_t)0x0400)

#### 5.154.2.2828 TIM\_CCMR2\_IC4PSC\_1

#define TIM\_CCMR2\_IC4PSC\_1 ((uint16\_t)0x0800)

Bit 1

## 5.154.2.2829 TIM\_CCMR2\_OC3CE

#define TIM\_CCMR2\_OC3CE ((uint16\_t)0x0080)

Output Compare 3 Clear Enable

## 5.154.2.2830 TIM\_CCMR2\_OC3FE

#define TIM\_CCMR2\_OC3FE ((uint16\_t)0x0004)

Output Compare 3 Fast enable

#### 5.154.2.2831 TIM\_CCMR2\_OC3M

#define TIM\_CCMR2\_OC3M ((uint16\_t)0x0070)

OC3M[2:0] bits (Output Compare 3 Mode)

# 5.154.2.2832 TIM\_CCMR2\_OC3M\_0

 $\texttt{\#define TIM\_CCMR2\_OC3M\_O ((uint16\_t)0x0010)}$ 

Bit 0

#### 5.154.2.2833 TIM\_CCMR2\_OC3M\_1

#define TIM\_CCMR2\_OC3M\_1 ((uint16\_t)0x0020)

Bit 1

# 5.154.2.2834 TIM\_CCMR2\_OC3M\_2

#define TIM\_CCMR2\_OC3M\_2 ((uint16\_t)0x0040)

Bit 2

#### 5.154.2.2835 TIM\_CCMR2\_OC3PE

#define TIM\_CCMR2\_OC3PE ((uint16\_t)0x0008)

Output Compare 3 Preload enable

## 5.154.2.2836 TIM\_CCMR2\_OC4CE

#define TIM\_CCMR2\_OC4CE ((uint16\_t)0x8000)

Output Compare 4 Clear Enable

## 5.154.2.2837 TIM\_CCMR2\_OC4FE

#define TIM\_CCMR2\_OC4FE ((uint16\_t)0x0400)

Output Compare 4 Fast enable

## 5.154.2.2838 TIM\_CCMR2\_OC4M

#define TIM\_CCMR2\_OC4M ((uint16\_t)0x7000)

OC4M[2:0] bits (Output Compare 4 Mode)

#### 5.154.2.2839 TIM\_CCMR2\_OC4M\_0

#define TIM\_CCMR2\_OC4M\_0 ((uint16\_t)0x1000)

Bit 0

# 5.154.2.2840 TIM\_CCMR2\_OC4M\_1

 $\texttt{\#define TIM\_CCMR2\_OC4M\_1 ((uint16\_t)0x2000)}$ 

Bit 1

## 5.154.2.2841 TIM\_CCMR2\_OC4M\_2

#define TIM\_CCMR2\_OC4M\_2 ((uint16\_t)0x4000)

Bit 2

# 5.154.2.2842 TIM\_CCMR2\_OC4PE

#define TIM\_CCMR2\_OC4PE ((uint16\_t)0x0800)

Output Compare 4 Preload enable

# 5.154.2.2843 TIM\_CCR1\_CCR1

#define TIM\_CCR1\_CCR1 ((uint16\_t)0xFFFF)

Capture/Compare 1 Value

## 5.154.2.2844 TIM\_CCR2\_CCR2

#define TIM\_CCR2\_CCR2 ((uint16\_t)0xFFFF)

Capture/Compare 2 Value

## 5.154.2.2845 TIM\_CCR3\_CCR3

#define TIM\_CCR3\_CCR3 ((uint16\_t)0xFFFF)

Capture/Compare 3 Value

## 5.154.2.2846 TIM\_CCR4\_CCR4

#define TIM\_CCR4\_CCR4 ((uint16\_t)0xFFFF)

Capture/Compare 4 Value

#### 5.154.2.2847 TIM\_CNT\_CNT

#define TIM\_CNT\_CNT ((uint16\_t)0xFFFF)

Counter Value

# 5.154.2.2848 TIM\_CR1\_ARPE

#define TIM\_CR1\_ARPE ((uint16\_t)0x0080)

Auto-reload preload enable

#### 5.154.2.2849 TIM\_CR1\_CEN

#define TIM\_CR1\_CEN ((uint16\_t)0x0001)

Counter enable

## 5.154.2.2850 TIM\_CR1\_CKD

#define TIM\_CR1\_CKD ((uint16\_t)0x0300)

CKD[1:0] bits (clock division)

# 5.154.2.2851 TIM\_CR1\_CKD\_0

#define TIM\_CR1\_CKD\_0 ((uint16\_t)0x0100)

# 5.154.2.2852 TIM\_CR1\_CKD\_1

#define TIM\_CR1\_CKD\_1 ((uint16\_t)0x0200)

Bit 1

## 5.154.2.2853 TIM\_CR1\_CMS

#define TIM\_CR1\_CMS ((uint16\_t)0x0060)

CMS[1:0] bits (Center-aligned mode selection)

## 5.154.2.2854 TIM\_CR1\_CMS\_0

#define TIM\_CR1\_CMS\_0 ((uint16\_t)0x0020)

Bit 0

# 5.154.2.2855 TIM\_CR1\_CMS\_1

#define TIM\_CR1\_CMS\_1 ((uint16\_t)0x0040)

Bit 1

# 5.154.2.2856 TIM\_CR1\_DIR

#define TIM\_CR1\_DIR ((uint16\_t)0x0010)

Direction

## 5.154.2.2857 TIM\_CR1\_OPM

#define TIM\_CR1\_OPM ((uint16\_t)0x0008)

One pulse mode

# 5.154.2.2858 TIM\_CR1\_UDIS

#define TIM\_CR1\_UDIS ((uint16\_t)0x0002)

Update disable

# 5.154.2.2859 TIM\_CR1\_URS

#define TIM\_CR1\_URS ((uint16\_t)0x0004)

Update request source

#### 5.154.2.2860 TIM\_CR2\_CCDS

```
#define TIM_CR2_CCDS ((uint16_t)0x0008)
```

Capture/Compare DMA Selection

## 5.154.2.2861 TIM\_CR2\_CCPC

```
#define TIM_CR2_CCPC ((uint16_t)0x0001)
```

Capture/Compare Preloaded Control

## 5.154.2.2862 TIM\_CR2\_CCUS

```
#define TIM_CR2_CCUS ((uint16_t)0x0004)
```

Capture/Compare Control Update Selection

#### 5.154.2.2863 TIM\_CR2\_MMS

```
#define TIM_CR2_MMS ((uint16_t)0x0070)
```

MMS[2:0] bits (Master Mode Selection)

# 5.154.2.2864 TIM\_CR2\_MMS\_0

```
\texttt{\#define TIM\_CR2\_MMS\_0 ((uint16\_t)0x0010)}
```

Bit 0

#### 5.154.2.2865 TIM\_CR2\_MMS\_1

```
#define TIM_CR2_MMS_1 ((uint16_t)0x0020)
```

Bit 1

## 5.154.2.2866 TIM\_CR2\_MMS\_2

```
#define TIM_CR2_MMS_2 ((uint16_t)0x0040)
```

Bit 2

#### 5.154.2.2867 TIM\_CR2\_OIS1

```
#define TIM_CR2_OIS1 ((uint16_t)0x0100)
```

Output Idle state 1 (OC1 output)

## 5.154.2.2868 TIM\_CR2\_OIS1N

#define TIM\_CR2\_OIS1N ((uint16\_t)0x0200)

Output Idle state 1 (OC1N output)

## 5.154.2.2869 TIM\_CR2\_OIS2

#define TIM\_CR2\_OIS2 ((uint16\_t)0x0400)

Output Idle state 2 (OC2 output)

## 5.154.2.2870 TIM\_CR2\_OIS2N

#define TIM\_CR2\_OIS2N ((uint16\_t)0x0800)

Output Idle state 2 (OC2N output)

#### 5.154.2.2871 TIM\_CR2\_OIS3

#define TIM\_CR2\_OIS3 ((uint16\_t)0x1000)

Output Idle state 3 (OC3 output)

# 5.154.2.2872 TIM\_CR2\_OIS3N

#define TIM\_CR2\_OIS3N ((uint16\_t)0x2000)

Output Idle state 3 (OC3N output)

# 5.154.2.2873 TIM\_CR2\_OIS4

#define TIM\_CR2\_OIS4 ((uint16\_t)0x4000)

Output Idle state 4 (OC4 output)

# 5.154.2.2874 TIM\_CR2\_TI1S

#define TIM\_CR2\_TI1S ((uint16\_t)0x0080)

TI1 Selection

#### 5.154.2.2875 TIM\_DCR\_DBA

#define TIM\_DCR\_DBA ((uint16\_t)0x001F)

DBA[4:0] bits (DMA Base Address)

# 5.154.2.2876 TIM\_DCR\_DBA\_0

#define TIM\_DCR\_DBA\_0 ((uint16\_t)0x0001)

Bit 0

## 5.154.2.2877 TIM\_DCR\_DBA\_1

#define TIM\_DCR\_DBA\_1 ((uint16\_t)0x0002)

Bit 1

## 5.154.2.2878 TIM\_DCR\_DBA\_2

#define TIM\_DCR\_DBA\_2 ((uint16\_t)0x0004)

Bit 2

#### 5.154.2.2879 TIM\_DCR\_DBA\_3

#define TIM\_DCR\_DBA\_3 ((uint16\_t)0x0008)

Bit 3

# 5.154.2.2880 TIM\_DCR\_DBA\_4

 $\texttt{\#define TIM\_DCR\_DBA\_4 ((uint16\_t)0x0010)}$ 

Bit 4

## 5.154.2.2881 TIM\_DCR\_DBL

#define TIM\_DCR\_DBL ((uint16\_t)0x1F00)

DBL[4:0] bits (DMA Burst Length)

# 5.154.2.2882 TIM\_DCR\_DBL\_0

#define TIM\_DCR\_DBL\_0 ((uint16\_t)0x0100)

Bit 0

# 5.154.2.2883 TIM\_DCR\_DBL\_1

#define TIM\_DCR\_DBL\_1 ((uint16\_t)0x0200)

## 5.154.2.2884 TIM\_DCR\_DBL\_2

#define TIM\_DCR\_DBL\_2 ((uint16\_t)0x0400)

Bit 2

## 5.154.2.2885 TIM\_DCR\_DBL\_3

#define TIM\_DCR\_DBL\_3 ((uint16\_t)0x0800)

Bit 3

## 5.154.2.2886 TIM\_DCR\_DBL\_4

#define TIM\_DCR\_DBL\_4 ((uint16\_t)0x1000)

Bit 4

#### 5.154.2.2887 TIM\_DIER\_BIE

#define TIM\_DIER\_BIE ((uint16\_t)0x0080)

Break interrupt enable

# 5.154.2.2888 TIM\_DIER\_CC1DE

#define TIM\_DIER\_CC1DE ((uint16\_t)0x0200)

Capture/Compare 1 DMA request enable

## 5.154.2.2889 TIM\_DIER\_CC1IE

#define TIM\_DIER\_CC1IE ((uint16\_t)0x0002)

Capture/Compare 1 interrupt enable

# 5.154.2.2890 TIM\_DIER\_CC2DE

#define TIM\_DIER\_CC2DE ((uint16\_t)0x0400)

Capture/Compare 2 DMA request enable

# 5.154.2.2891 TIM\_DIER\_CC2IE

#define TIM\_DIER\_CC2IE ((uint16\_t)0x0004)

Capture/Compare 2 interrupt enable

#### 5.154.2.2892 TIM\_DIER\_CC3DE

```
#define TIM_DIER_CC3DE ((uint16_t)0x0800)
```

Capture/Compare 3 DMA request enable

## 5.154.2.2893 TIM\_DIER\_CC3IE

```
#define TIM_DIER_CC3IE ((uint16_t)0x0008)
```

Capture/Compare 3 interrupt enable

## 5.154.2.2894 TIM\_DIER\_CC4DE

```
#define TIM_DIER_CC4DE ((uint16_t)0x1000)
```

Capture/Compare 4 DMA request enable

#### 5.154.2.2895 TIM\_DIER\_CC4IE

```
#define TIM_DIER_CC4IE ((uint16_t)0x0010)
```

Capture/Compare 4 interrupt enable

# 5.154.2.2896 TIM\_DIER\_COMDE

```
#define TIM_DIER_COMDE ((uint16_t)0x2000)
```

COM DMA request enable

# 5.154.2.2897 TIM\_DIER\_COMIE

```
#define TIM_DIER_COMIE ((uint16_t)0x0020)
```

COM interrupt enable

#### 5.154.2.2898 TIM\_DIER\_TDE

```
#define TIM_DIER_TDE ((uint16_t)0x4000)
```

Trigger DMA request enable

# 5.154.2.2899 TIM\_DIER\_TIE

```
#define TIM_DIER_TIE ((uint16_t)0x0040)
```

Trigger interrupt enable

#### 5.154.2.2900 TIM\_DIER\_UDE

#define TIM\_DIER\_UDE ((uint16\_t)0x0100)

Update DMA request enable

## 5.154.2.2901 TIM\_DIER\_UIE

#define TIM\_DIER\_UIE ((uint16\_t)0x0001)

Update interrupt enable

## 5.154.2.2902 TIM\_DMAR\_DMAB

#define TIM\_DMAR\_DMAB ((uint16\_t)0xFFFF)

DMA register for burst accesses

#### 5.154.2.2903 TIM\_EGR\_BG

#define TIM\_EGR\_BG ((uint8\_t)0x80)

**Break Generation** 

# 5.154.2.2904 TIM\_EGR\_CC1G

#define TIM\_EGR\_CC1G ((uint8\_t)0x02)

Capture/Compare 1 Generation

## 5.154.2.2905 TIM\_EGR\_CC2G

#define TIM\_EGR\_CC2G ((uint8\_t)0x04)

Capture/Compare 2 Generation

# 5.154.2.2906 TIM\_EGR\_CC3G

#define TIM\_EGR\_CC3G ((uint8\_t)0x08)

Capture/Compare 3 Generation

# 5.154.2.2907 TIM\_EGR\_CC4G

#define TIM\_EGR\_CC4G ((uint8\_t)0x10)

Capture/Compare 4 Generation

#### 5.154.2.2908 TIM\_EGR\_COMG

```
#define TIM_EGR_COMG ((uint8_t)0x20)
```

Capture/Compare Control Update Generation

## 5.154.2.2909 TIM\_EGR\_TG

```
#define TIM_EGR_TG ((uint8_t)0x40)
```

**Trigger Generation** 

## 5.154.2.2910 TIM\_EGR\_UG

```
#define TIM_EGR_UG ((uint8_t)0x01)
```

**Update Generation** 

#### 5.154.2.2911 TIM\_OR\_ITR1\_RMP

```
#define TIM_OR_ITR1_RMP ((uint16_t)0x0C00)
```

ITR1\_RMP[1:0] bits (TIM2 Internal trigger 1 remap)

# 5.154.2.2912 TIM\_OR\_ITR1\_RMP\_0

```
\label{local_total_map} \mbox{\#define TIM\_OR\_ITR1\_RMP\_O ((uint16\_t)0x0400)}
```

Bit 0

#### 5.154.2.2913 TIM\_OR\_ITR1\_RMP\_1

```
#define TIM_OR_ITR1_RMP_1 ((uint16_t)0x0800)
```

Bit 1

#### 5.154.2.2914 TIM\_OR\_TI4\_RMP

```
#define TIM_OR_TI4_RMP ((uint16_t)0x00C0)
```

TI4\_RMP[1:0] bits (TIM5 Input 4 remap)

# 5.154.2.2915 TIM\_OR\_TI4\_RMP\_0

```
\#define\ TIM\_OR\_TI4\_RMP\_0\ ((uint16\_t)0x0040)
```

# 5.154.2.2916 TIM\_OR\_TI4\_RMP\_1

#define TIM\_OR\_TI4\_RMP\_1 ((uint16\_t)0x0080)

Bit 1

## 5.154.2.2917 TIM\_PSC\_PSC

#define TIM\_PSC\_PSC ((uint16\_t)0xFFFF)

Prescaler Value

## 5.154.2.2918 TIM\_RCR\_REP

#define TIM\_RCR\_REP ((uint8\_t)0xFF)

Repetition Counter Value

#### 5.154.2.2919 TIM\_SMCR\_ECE

#define TIM\_SMCR\_ECE ((uint16\_t)0x4000)

External clock enable

# 5.154.2.2920 TIM\_SMCR\_ETF

#define TIM\_SMCR\_ETF ((uint16\_t)0x0F00)

ETF[3:0] bits (External trigger filter)

## 5.154.2.2921 TIM\_SMCR\_ETF\_0

#define TIM\_SMCR\_ETF\_0 ((uint16\_t)0x0100)

Bit 0

# 5.154.2.2922 TIM\_SMCR\_ETF\_1

#define TIM\_SMCR\_ETF\_1 ((uint16\_t)0x0200)

Bit 1

# 5.154.2.2923 TIM\_SMCR\_ETF\_2

#define TIM\_SMCR\_ETF\_2 ((uint16\_t)0x0400)

#### 5.154.2.2924 TIM\_SMCR\_ETF\_3

#define TIM\_SMCR\_ETF\_3 ((uint16\_t)0x0800)

Bit 3

## 5.154.2.2925 TIM\_SMCR\_ETP

#define TIM\_SMCR\_ETP ((uint16\_t)0x8000)

External trigger polarity

## 5.154.2.2926 TIM\_SMCR\_ETPS

#define TIM\_SMCR\_ETPS ((uint16\_t)0x3000)

ETPS[1:0] bits (External trigger prescaler)

#### 5.154.2.2927 TIM\_SMCR\_ETPS\_0

#define TIM\_SMCR\_ETPS\_0 ((uint16\_t)0x1000)

Bit 0

# 5.154.2.2928 TIM\_SMCR\_ETPS\_1

 $\texttt{\#define TIM\_SMCR\_ETPS\_1 ((uint16\_t)0x2000)}$ 

Bit 1

#### 5.154.2.2929 TIM\_SMCR\_MSM

#define TIM\_SMCR\_MSM ((uint16\_t)0x0080)

Master/slave mode

#### 5.154.2.2930 TIM\_SMCR\_SMS

#define TIM\_SMCR\_SMS ((uint16\_t)0x0007)

SMS[2:0] bits (Slave mode selection)

# 5.154.2.2931 TIM\_SMCR\_SMS\_0

#define TIM\_SMCR\_SMS\_0 ((uint16\_t)0x0001)

## 5.154.2.2932 TIM\_SMCR\_SMS\_1

#define TIM\_SMCR\_SMS\_1 ((uint16\_t)0x0002)

Bit 1

## 5.154.2.2933 TIM\_SMCR\_SMS\_2

#define TIM\_SMCR\_SMS\_2 ((uint16\_t)0x0004)

Bit 2

## 5.154.2.2934 TIM\_SMCR\_TS

#define TIM\_SMCR\_TS ((uint16\_t)0x0070)

TS[2:0] bits (Trigger selection)

#### 5.154.2.2935 TIM\_SMCR\_TS\_0

#define TIM\_SMCR\_TS\_0 ((uint16\_t)0x0010)

Bit 0

# 5.154.2.2936 TIM\_SMCR\_TS\_1

 $\texttt{\#define TIM\_SMCR\_TS\_1 ((uint16\_t)0x0020)}$ 

Bit 1

## 5.154.2.2937 TIM\_SMCR\_TS\_2

#define TIM\_SMCR\_TS\_2 ((uint16\_t)0x0040)

Bit 2

# 5.154.2.2938 TIM\_SR\_BIF

#define TIM\_SR\_BIF ((uint16\_t)0x0080)

Break interrupt Flag

#### 5.154.2.2939 TIM\_SR\_CC1IF

#define TIM\_SR\_CC1IF ((uint16\_t)0x0002)

Capture/Compare 1 interrupt Flag

#### 5.154.2.2940 TIM\_SR\_CC1OF

#define TIM\_SR\_CC1OF ((uint16\_t)0x0200)

Capture/Compare 1 Overcapture Flag

## 5.154.2.2941 TIM\_SR\_CC2IF

#define TIM\_SR\_CC2IF ((uint16\_t)0x0004)

Capture/Compare 2 interrupt Flag

## 5.154.2.2942 TIM\_SR\_CC2OF

#define TIM\_SR\_CC2OF ((uint16\_t)0x0400)

Capture/Compare 2 Overcapture Flag

#### 5.154.2.2943 TIM\_SR\_CC3IF

#define TIM\_SR\_CC3IF ((uint16\_t)0x0008)

Capture/Compare 3 interrupt Flag

# 5.154.2.2944 TIM\_SR\_CC3OF

#define TIM\_SR\_CC3OF ((uint16\_t)0x0800)

Capture/Compare 3 Overcapture Flag

# 5.154.2.2945 TIM\_SR\_CC4IF

#define TIM\_SR\_CC4IF ((uint16\_t)0x0010)

Capture/Compare 4 interrupt Flag

## 5.154.2.2946 TIM\_SR\_CC4OF

#define TIM\_SR\_CC4OF ((uint16\_t)0x1000)

Capture/Compare 4 Overcapture Flag

# 5.154.2.2947 TIM\_SR\_COMIF

#define TIM\_SR\_COMIF ((uint16\_t)0x0020)

COM interrupt Flag

#### 5.154.2.2948 TIM\_SR\_TIF

#define TIM\_SR\_TIF ((uint16\_t)0x0040)

Trigger interrupt Flag

## 5.154.2.2949 TIM\_SR\_UIF

#define TIM\_SR\_UIF ((uint16\_t)0x0001)

Update interrupt Flag

## 5.154.2.2950 USART\_BRR\_DIV\_Fraction

#define USART\_BRR\_DIV\_Fraction ((uint16\_t)0x000F)

Fraction of USARTDIV

#### 5.154.2.2951 USART\_BRR\_DIV\_Mantissa

#define USART\_BRR\_DIV\_Mantissa ((uint16\_t)0xFFF0)

Mantissa of USARTDIV

# 5.154.2.2952 USART\_CR1\_IDLEIE

#define USART\_CR1\_IDLEIE ((uint16\_t)0x0010)

IDLE Interrupt Enable

#### 5.154.2.2953 USART\_CR1\_M

#define USART\_CR1\_M ((uint16\_t)0x1000)

Word length

#### 5.154.2.2954 USART\_CR1\_OVER8

#define USART\_CR1\_OVER8 ((uint16\_t)0x8000)

USART Oversampling by 8 enable

# 5.154.2.2955 USART\_CR1\_PCE

#define USART\_CR1\_PCE ((uint16\_t)0x0400)

Parity Control Enable

#### 5.154.2.2956 USART\_CR1\_PEIE

#define USART\_CR1\_PEIE ((uint16\_t)0x0100)

PE Interrupt Enable

## 5.154.2.2957 USART\_CR1\_PS

#define USART\_CR1\_PS ((uint16\_t)0x0200)

Parity Selection

## 5.154.2.2958 USART\_CR1\_RE

#define USART\_CR1\_RE ((uint16\_t)0x0004)

Receiver Enable

#### 5.154.2.2959 USART\_CR1\_RWU

#define USART\_CR1\_RWU ((uint16\_t)0x0002)

Receiver wakeup

# 5.154.2.2960 USART\_CR1\_RXNEIE

#define USART\_CR1\_RXNEIE ((uint16\_t)0x0020)

**RXNE** Interrupt Enable

#### 5.154.2.2961 USART\_CR1\_SBK

#define USART\_CR1\_SBK ((uint16\_t)0x0001)

Send Break

## 5.154.2.2962 USART\_CR1\_TCIE

#define USART\_CR1\_TCIE ((uint16\_t)0x0040)

Transmission Complete Interrupt Enable

# 5.154.2.2963 USART\_CR1\_TE

#define USART\_CR1\_TE ((uint16\_t)0x0008)

Transmitter Enable

## 5.154.2.2964 USART\_CR1\_TXEIE

#define USART\_CR1\_TXEIE ((uint16\_t)0x0080)

PE Interrupt Enable

## 5.154.2.2965 USART\_CR1\_UE

#define USART\_CR1\_UE ((uint16\_t)0x2000)

**USART Enable** 

## 5.154.2.2966 USART\_CR1\_WAKE

#define USART\_CR1\_WAKE ((uint16\_t)0x0800)

Wakeup method

#### 5.154.2.2967 USART\_CR2\_ADD

#define USART\_CR2\_ADD ((uint16\_t)0x000F)

Address of the USART node

# 5.154.2.2968 USART\_CR2\_CLKEN

#define USART\_CR2\_CLKEN ((uint16\_t)0x0800)

Clock Enable

#### 5.154.2.2969 USART\_CR2\_CPHA

#define USART\_CR2\_CPHA ((uint16\_t)0x0200)

Clock Phase

# 5.154.2.2970 USART\_CR2\_CPOL

#define USART\_CR2\_CPOL ((uint16\_t)0x0400)

**Clock Polarity** 

# 5.154.2.2971 USART\_CR2\_LBCL

#define USART\_CR2\_LBCL ((uint16\_t)0x0100)

Last Bit Clock pulse

#### 5.154.2.2972 USART\_CR2\_LBDIE

#define USART\_CR2\_LBDIE ((uint16\_t)0x0040)

LIN Break Detection Interrupt Enable

## 5.154.2.2973 USART\_CR2\_LBDL

#define USART\_CR2\_LBDL ((uint16\_t)0x0020)

LIN Break Detection Length

## 5.154.2.2974 USART\_CR2\_LINEN

#define USART\_CR2\_LINEN ((uint16\_t)0x4000)

LIN mode enable

#### 5.154.2.2975 USART\_CR2\_STOP

#define USART\_CR2\_STOP ((uint16\_t)0x3000)

STOP[1:0] bits (STOP bits)

# 5.154.2.2976 USART\_CR2\_STOP\_0

#define USART\_CR2\_STOP\_0 ((uint16\_t)0x1000)

Bit 0

# 5.154.2.2977 USART\_CR2\_STOP\_1

#define USART\_CR2\_STOP\_1 ((uint16\_t)0x2000)

Bit 1

#### 5.154.2.2978 USART\_CR3\_CTSE

#define USART\_CR3\_CTSE ((uint16\_t)0x0200)

CTS Enable

# 5.154.2.2979 USART\_CR3\_CTSIE

#define USART\_CR3\_CTSIE ((uint16\_t)0x0400)

CTS Interrupt Enable

#### 5.154.2.2980 USART\_CR3\_DMAR

#define USART\_CR3\_DMAR ((uint16\_t)0x0040)

DMA Enable Receiver

## 5.154.2.2981 USART\_CR3\_DMAT

#define USART\_CR3\_DMAT ((uint16\_t)0x0080)

**DMA Enable Transmitter** 

## 5.154.2.2982 USART\_CR3\_EIE

#define USART\_CR3\_EIE ((uint16\_t)0x0001)

Error Interrupt Enable

#### 5.154.2.2983 USART\_CR3\_HDSEL

#define USART\_CR3\_HDSEL ((uint16\_t)0x0008)

Half-Duplex Selection

# 5.154.2.2984 USART\_CR3\_IREN

#define USART\_CR3\_IREN ((uint16\_t)0x0002)

IrDA mode Enable

## 5.154.2.2985 USART\_CR3\_IRLP

#define USART\_CR3\_IRLP ((uint16\_t)0x0004)

IrDA Low-Power

# 5.154.2.2986 USART\_CR3\_NACK

#define USART\_CR3\_NACK ((uint16\_t)0x0010)

Smartcard NACK enable

# 5.154.2.2987 USART\_CR3\_ONEBIT

#define USART\_CR3\_ONEBIT ((uint16\_t)0x0800)

USART One bit method enable

#### 5.154.2.2988 USART\_CR3\_RTSE

#define USART\_CR3\_RTSE ((uint16\_t)0x0100)

RTS Enable

## 5.154.2.2989 USART\_CR3\_SCEN

#define USART\_CR3\_SCEN ((uint16\_t)0x0020)

Smartcard mode enable

## 5.154.2.2990 USART\_DR\_DR

#define USART\_DR\_DR ((uint16\_t)0x01FF)

Data value

#### 5.154.2.2991 USART\_GTPR\_GT

#define USART\_GTPR\_GT ((uint16\_t)0xFF00)

Guard time value

# 5.154.2.2992 USART\_GTPR\_PSC

#define USART\_GTPR\_PSC ((uint16\_t)0x00FF)

PSC[7:0] bits (Prescaler value)

#### 5.154.2.2993 USART\_GTPR\_PSC\_0

#define USART\_GTPR\_PSC\_0 ((uint16\_t)0x0001)

Bit 0

## 5.154.2.2994 USART\_GTPR\_PSC\_1

#define USART\_GTPR\_PSC\_1 ((uint16\_t)0x0002)

Bit 1

# 5.154.2.2995 USART\_GTPR\_PSC\_2

#define USART\_GTPR\_PSC\_2 ((uint16\_t)0x0004)

# 5.154.2.2996 USART\_GTPR\_PSC\_3

#define USART\_GTPR\_PSC\_3 ((uint16\_t)0x0008)

Bit 3

## 5.154.2.2997 USART\_GTPR\_PSC\_4

#define USART\_GTPR\_PSC\_4 ((uint16\_t)0x0010)

Bit 4

## 5.154.2.2998 USART\_GTPR\_PSC\_5

#define USART\_GTPR\_PSC\_5 ((uint16\_t)0x0020)

Bit 5

#### 5.154.2.2999 USART\_GTPR\_PSC\_6

#define USART\_GTPR\_PSC\_6 ((uint16\_t)0x0040)

Bit 6

# 5.154.2.3000 USART\_GTPR\_PSC\_7

#define USART\_GTPR\_PSC\_7 ((uint16\_t)0x0080)

Bit 7

## 5.154.2.3001 USART\_SR\_CTS

#define USART\_SR\_CTS ((uint16\_t)0x0200)

CTS Flag

# 5.154.2.3002 USART\_SR\_FE

#define USART\_SR\_FE ((uint16\_t)0x0002)

Framing Error

# 5.154.2.3003 USART\_SR\_IDLE

#define USART\_SR\_IDLE ((uint16\_t)0x0010)

IDLE line detected

#### 5.154.2.3004 USART\_SR\_LBD

#define USART\_SR\_LBD ((uint16\_t)0x0100)

LIN Break Detection Flag

## 5.154.2.3005 USART\_SR\_NE

#define USART\_SR\_NE ((uint16\_t)0x0004)

Noise Error Flag

## 5.154.2.3006 USART\_SR\_ORE

#define USART\_SR\_ORE ((uint16\_t)0x0008)

OverRun Error

#### 5.154.2.3007 USART\_SR\_PE

#define USART\_SR\_PE ((uint16\_t)0x0001)

Parity Error

# 5.154.2.3008 USART\_SR\_RXNE

#define USART\_SR\_RXNE ((uint16\_t)0x0020)

Read Data Register Not Empty

#### 5.154.2.3009 USART\_SR\_TC

#define USART\_SR\_TC ((uint16\_t)0x0040)

Transmission Complete

#### 5.154.2.3010 USART\_SR\_TXE

#define USART\_SR\_TXE ((uint16\_t)0x0080)

Transmit Data Register Empty

# 5.154.2.3011 WWDG\_CFR\_EWI

#define WWDG\_CFR\_EWI ((uint16\_t)0x0200)

Early Wakeup Interrupt

# 5.154.2.3012 WWDG\_CFR\_W

#define WWDG\_CFR\_W ((uint16\_t)0x007F)

W[6:0] bits (7-bit window value)

## 5.154.2.3013 WWDG\_CFR\_W0

#define WWDG\_CFR\_W0 ((uint16\_t)0x0001)

Bit 0

# 5.154.2.3014 WWDG\_CFR\_W1

#define WWDG\_CFR\_W1 ((uint16\_t)0x0002)

Bit 1

#### 5.154.2.3015 WWDG\_CFR\_W2

#define WWDG\_CFR\_W2 ((uint16\_t)0x0004)

Bit 2

# 5.154.2.3016 WWDG\_CFR\_W3

#define WWDG\_CFR\_W3 ((uint16\_t)0x0008)

Bit 3

# 5.154.2.3017 WWDG\_CFR\_W4

#define WWDG\_CFR\_W4 ((uint16\_t)0x0010)

Bit 4

# 5.154.2.3018 WWDG\_CFR\_W5

#define WWDG\_CFR\_W5 ((uint16\_t)0x0020)

Bit 5

#### 5.154.2.3019 WWDG\_CFR\_W6

#define WWDG\_CFR\_W6 ((uint16\_t)0x0040)

# 5.154.2.3020 WWDG\_CFR\_WDGTB

#define WWDG\_CFR\_WDGTB ((uint16\_t)0x0180)

WDGTB[1:0] bits (Timer Base)

## 5.154.2.3021 WWDG\_CFR\_WDGTB0

#define WWDG\_CFR\_WDGTB0 ((uint16\_t)0x0080)

Bit 0

## 5.154.2.3022 WWDG\_CFR\_WDGTB1

#define WWDG\_CFR\_WDGTB1 ((uint16\_t)0x0100)

Bit 1

#### 5.154.2.3023 WWDG\_CR\_T

#define WWDG\_CR\_T ((uint8\_t)0x7F)

T[6:0] bits (7-Bit counter (MSB to LSB))

# 5.154.2.3024 WWDG\_CR\_T0

#define WWDG\_CR\_T0 ((uint8\_t)0x01)

Bit 0

## 5.154.2.3025 WWDG\_CR\_T1

#define WWDG\_CR\_T1 ((uint8\_t)0x02)

Bit 1

# 5.154.2.3026 WWDG\_CR\_T2

#define WWDG\_CR\_T2 ((uint8\_t)0x04)

Bit 2

#### 5.154.2.3027 WWDG\_CR\_T3

#define  $WWDG\_CR\_T3$  ((uint8\_t)0x08)

#### 5.154.2.3028 WWDG\_CR\_T4

```
#define WWDG_CR_T4 ((uint8_t)0x10)
```

Bit 4

#### 5.154.2.3029 WWDG\_CR\_T5

```
#define WWDG_CR_T5 ((uint8_t)0x20)
```

Bit 5

#### 5.154.2.3030 WWDG\_CR\_T6

```
#define WWDG_CR_T6 ((uint8_t)0x40)
```

Bit 6

#### 5.154.2.3031 WWDG\_CR\_WDGA

```
#define WWDG_CR_WDGA ((uint8_t)0x80)
```

Activation bit

# 5.154.2.3032 WWDG\_SR\_EWIF

```
#define WWDG_SR_EWIF ((uint8_t)0x01)
```

Early Wakeup Interrupt Flag

# 5.155 Exported\_macro

#### **Macros**

- #define **SET\_BIT**(REG, BIT) ((REG) |= (BIT))
- #define **CLEAR\_BIT**(REG, BIT) ((REG) &=  $\sim$ (BIT))
- #define **READ\_BIT**(REG, BIT) ((REG) & (BIT))
- #define **CLEAR\_REG**(REG) ((REG) = (0x0))
- #define **WRITE\_REG**(REG, VAL) ((REG) = (VAL))
- #define READ\_REG(REG) ((REG))
- #define MODIFY\_REG(REG, CLEARMASK, SETMASK) WRITE\_REG((REG), (((READ\_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))

## 5.155.1 Detailed Description

# 5.156 Stm32f4xx\_system

\*\*

#### **Modules**

• STM32F4xx\_System\_Includes

Define to prevent recursive inclusion.

- STM32F4xx\_System\_Exported\_types
- STM32F4xx\_System\_Exported\_Constants
- STM32F4xx\_System\_Exported\_Macros
- STM32F4xx\_System\_Exported\_Functions
- STM32F4xx\_System\_Private\_Includes

\*\*

• STM32F4xx\_System\_Private\_TypesDefinitions

\*\*

• STM32F4xx\_System\_Private\_Defines

\*\*

- STM32F4xx\_System\_Private\_Macros
- STM32F4xx\_System\_Private\_Variables
- STM32F4xx\_System\_Private\_FunctionPrototypes
- STM32F4xx\_System\_Private\_Functions

## 5.156.1 Detailed Description

\*\*

# 5.157 STM32F4xx\_System\_Includes

Define to prevent recursive inclusion.

Define to prevent recursive inclusion.

# 5.158 STM32F4xx\_System\_Exported\_types

# **Variables**

uint32\_t SystemCoreClock

## 5.158.1 Detailed Description

#### 5.158.2 Variable Documentation

#### 5.158.2.1 SystemCoreClock

```
uint32_t SystemCoreClock [extern]
```

System Clock Frequency (Core Clock)

# 5.159 STM32F4xx\_System\_Exported\_Constants

# 5.160 STM32F4xx\_System\_Exported\_Macros

# 5.161 STM32F4xx\_System\_Exported\_Functions

#### **Functions**

void SystemInit (void)

Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

# 5.161.1 Detailed Description

## 5.161.2 Function Documentation

#### 5.161.2.1 SystemCoreClockUpdate()

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

Note

Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.

- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:
- If SYSCLK source is HSI, SystemCoreClock will contain the HSI\_VALUE(\*)
- If SYSCLK source is HSE, SystemCoreClock will contain the HSE\_VALUE(\*\*)
- If SYSCLK source is PLL, SystemCoreClock will contain the HSE\_VALUE(\*\*) or HSI\_VALUE(\*) multiplied/divided by the PLL factors.
- (\*) HSI\_VALUE is a constant defined in stm32f4xx.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (\*\*) HSE\_VALUE is a constant defined in stm32f4xx.h file (default value 25 MHz), user has to ensure that HSE\_← VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.
  - The result of this function could be not correct when using fractional value for HSE crystal.

Parameters
None
Return values
None
5.161.2.2 SystemInit()
<pre>void SystemInit (</pre>
void )
Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.
Parameters
None
Return values
None
5.162 STM32F4xx_System_Private_Includes
**
**
5.163 STM32F4xx_System_Private_TypesDefinitions
**
**
**

5.164 STM32F4xx\_System\_Private\_Defines

\*\*

#### **Macros**

- #define VECT\_TAB\_OFFSET 0x00
- #define PLL\_M 8
- #define PLL N 336
- #define PLL\_P 2
- #define PLL\_Q 7

# 5.164.1 Detailed Description

\*\*

\*\*

#### 5.164.2 Macro Definition Documentation

#### 5.164.2.1 VECT\_TAB\_OFFSET

```
#define VECT_TAB_OFFSET 0x00
```

- < Uncomment the following line if you need to use external SRAM mounted on STM324xG\_EVAL board as data memory
- < Uncomment the following line if you need to relocate your vector Table in Internal SRAM. Vector Table base offset field. This value must be a multiple of 0x200.

# 5.165 STM32F4xx\_System\_Private\_Macros

# 5.166 STM32F4xx\_System\_Private\_Variables

#### **Variables**

- uint32\_t SystemCoreClock = 168000000
- \_\_l uint8\_t **AHBPrescTable** [16] =  $\{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}$

## 5.166.1 Detailed Description

#### 5.166.2 Variable Documentation

#### 5.166.2.1 SystemCoreClock

```
uint32_t SystemCoreClock = 168000000
System Clock Frequency (Core Clock)
```

# 5.167 STM32F4xx\_System\_Private\_FunctionPrototypes

#### 5.167.1 Detailed Description

# 5.168 STM32F4xx\_System\_Private\_Functions

#### **Functions**

void SystemInit (void)

Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

# 5.168.1 Detailed Description

#### 5.168.2 Function Documentation

#### 5.168.2.1 SystemCoreClockUpdate()

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

Note

Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.

- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:
- If SYSCLK source is HSI, SystemCoreClock will contain the HSI VALUE(\*)
- If SYSCLK source is HSE, SystemCoreClock will contain the HSE\_VALUE(\*\*)
- If SYSCLK source is PLL, SystemCoreClock will contain the HSE\_VALUE(\*\*) or HSI\_VALUE(\*) multiplied/divided by the PLL factors.
- (\*) HSI\_VALUE is a constant defined in stm32f4xx.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (\*\*) HSE\_VALUE is a constant defined in stm32f4xx.h file (default value 25 MHz), user has to ensure that HSE\_ VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.
  - · The result of this function could be not correct when using fractional value for HSE crystal.

Parameters
None
Return values  None
5.168.2.2 SystemInit()
<pre>void SystemInit (     void )</pre>
Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.
Parameters  None
Return values  None

# **Chapter 6**

# **Data Structure Documentation**

# 6.1 ADC\_Common\_TypeDef Struct Reference

## **Data Fields**

- \_\_IO uint32\_t CSR
- \_\_IO uint32\_t CCR
- \_\_IO uint32\_t CDR

## 6.1.1 Field Documentation

## 6.1.1.1 CCR

```
___IO uint32_t CCR
```

ADC common control register, Address offset: ADC1 base address + 0x304

#### 6.1.1.2 CDR

```
__IO uint32_t CDR
```

ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308

#### 6.1.1.3 CSR

```
__IO uint32_t CSR
```

ADC Common status register, Address offset: ADC1 base address + 0x300

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.2 ADC\_TypeDef Struct Reference

Analog to Digital Converter

#include <stm32f4xx.h>

## **Data Fields**

- \_\_IO uint32\_t SR
- \_\_IO uint32\_t CR1
- \_\_IO uint32\_t CR2
- \_\_IO uint32\_t SMPR1
- \_\_IO uint32\_t SMPR2
- \_\_IO uint32\_t JOFR1
- \_\_IO uint32\_t JOFR2
- \_\_IO uint32\_t JOFR3
- \_\_IO uint32\_t JOFR4
- \_\_IO uint32\_t HTR
- \_\_IO uint32\_t LTR
- \_\_IO uint32\_t SQR1
- \_\_IO uint32\_t SQR2
- \_IO uint32\_t SQR3
- \_IO uint32\_t JSQR
- \_\_IO uint32\_t JDR1
- \_\_IO uint32\_t JDR2
- \_\_IO uint32\_t JDR3
- \_\_IO uint32\_t JDR4
- \_\_IO uint32\_t DR

## 6.2.1 Detailed Description

Analog to Digital Converter

## 6.2.2 Field Documentation

#### 6.2.2.1 CR1

\_\_IO uint32\_t CR1

ADC control register 1, Address offset: 0x04

## 6.2.2.2 CR2

```
__IO uint32_t CR2
```

ADC control register 2, Address offset: 0x08

#### 6.2.2.3 DR

```
__IO uint32_t DR
```

ADC regular data register, Address offset: 0x4C

## 6.2.2.4 HTR

```
__IO uint32_t HTR
```

ADC watchdog higher threshold register, Address offset: 0x24

#### 6.2.2.5 JDR1

```
___IO uint32_t JDR1
```

ADC injected data register 1, Address offset: 0x3C

## 6.2.2.6 JDR2

```
__IO uint32_t JDR2
```

ADC injected data register 2, Address offset: 0x40

### 6.2.2.7 JDR3

```
__IO uint32_t JDR3
```

ADC injected data register 3, Address offset: 0x44

## 6.2.2.8 JDR4

```
___IO uint32_t JDR4
```

ADC injected data register 4, Address offset: 0x48

## 6.2.2.9 JOFR1

```
__IO uint32_t JOFR1
```

ADC injected channel data offset register 1, Address offset: 0x14

## 6.2.2.10 JOFR2

```
___IO uint32_t JOFR2
```

ADC injected channel data offset register 2, Address offset: 0x18

#### 6.2.2.11 JOFR3

```
__IO uint32_t JOFR3
```

ADC injected channel data offset register 3, Address offset: 0x1C

## 6.2.2.12 JOFR4

```
___IO uint32_t JOFR4
```

ADC injected channel data offset register 4, Address offset: 0x20

#### 6.2.2.13 JSQR

```
___IO uint32_t JSQR
```

ADC injected sequence register, Address offset: 0x38

## 6.2.2.14 LTR

```
__IO uint32_t LTR
```

ADC watchdog lower threshold register, Address offset: 0x28

### 6.2.2.15 SMPR1

```
__IO uint32_t SMPR1
```

ADC sample time register 1, Address offset: 0x0C

## 6.2.2.16 SMPR2

```
___IO uint32_t SMPR2
```

ADC sample time register 2, Address offset: 0x10

## 6.2.2.17 SQR1

```
__IO uint32_t SQR1
```

ADC regular sequence register 1, Address offset: 0x2C

## 6.2.2.18 SQR2

```
__IO uint32_t SQR2
```

ADC regular sequence register 2, Address offset: 0x30

#### 6.2.2.19 SQR3

```
__IO uint32_t SQR3
```

ADC regular sequence register 3, Address offset: 0x34

#### 6.2.2.20 SR

```
__IO uint32_t SR
```

ADC status register, Address offset: 0x00

The documentation for this struct was generated from the following file:

• CUBE IDE/VGA/Core/Inc/stm32f4xx.h

## 6.3 APSR\_Type Union Reference

Union type to access the Application Program Status Register (APSR).

```
#include <core_cm4.h>
```

#### **Data Fields**

```
    struct {
        uint32_t _reserved0:16
        uint32_t GE:4
        uint32_t _reserved1:7
        uint32_t Q:1
        uint32_t V:1
        uint32_t C:1
        uint32_t Z:1
        uint32_t Z:1
        uint32_t N:1
        } b
```

## 6.3.1 Detailed Description

uint32\_t w

Union type to access the Application Program Status Register (APSR).

The documentation for this union was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.4 CAN\_FIFOMailBox\_TypeDef Struct Reference

Controller Area Network FIFOMailBox.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- IO uint32 t RIR
- \_\_IO uint32\_t RDTR
- \_\_IO uint32\_t RDLR
- \_\_IO uint32\_t RDHR

## 6.4.1 Detailed Description

Controller Area Network FIFOMailBox.

#### 6.4.2 Field Documentation

## 6.4.2.1 RDHR

```
__IO uint32_t RDHR
```

CAN receive FIFO mailbox data high register

#### 6.4.2.2 RDLR

```
___IO uint32_t RDLR
```

CAN receive FIFO mailbox data low register

## 6.4.2.3 RDTR

```
___IO uint32_t RDTR
```

CAN receive FIFO mailbox data length control and time stamp register

## 6.4.2.4 RIR

```
__IO uint32_t RIR
```

CAN receive FIFO mailbox identifier register

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.5 CAN\_FilterRegister\_TypeDef Struct Reference

Controller Area Network FilterRegister.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t FR1
- \_\_IO uint32\_t FR2

## 6.5.1 Detailed Description

Controller Area Network FilterRegister.

## 6.5.2 Field Documentation

#### 6.5.2.1 FR1

```
___IO uint32_t FR1
```

CAN Filter bank register 1

## 6.5.2.2 FR2

```
__IO uint32_t FR2
```

CAN Filter bank register 1

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.6 CAN\_TxMailBox\_TypeDef Struct Reference

Controller Area Network TxMailBox.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t TIR
- \_\_IO uint32\_t TDTR
- \_\_IO uint32\_t TDLR
- \_\_IO uint32\_t TDHR

## 6.6.1 Detailed Description

Controller Area Network TxMailBox.

## 6.6.2 Field Documentation

## 6.6.2.1 TDHR

```
__IO uint32_t TDHR
```

CAN mailbox data high register

## 6.6.2.2 TDLR

```
__IO uint32_t TDLR
```

CAN mailbox data low register

## 6.6.2.3 TDTR

```
__IO uint32_t TDTR
```

CAN mailbox data length control and time stamp register

## 6.6.2.4 TIR

```
__IO uint32_t TIR
```

CAN TX mailbox identifier register

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.7 CAN\_TypeDef Struct Reference

Controller Area Network.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- IO uint32 t MCR
- \_\_IO uint32\_t MSR
- \_\_IO uint32\_t TSR
- \_\_IO uint32\_t RF0R
- \_\_IO uint32\_t RF1R
- \_\_IO uint32\_t IER
- \_\_IO uint32\_t ESR
- \_\_IO uint32\_t BTR
- uint32\_t RESERVED0 [88]
- CAN\_TxMailBox\_TypeDef sTxMailBox [3]
- CAN\_FIFOMailBox\_TypeDef sFIFOMailBox [2]
- uint32\_t RESERVED1 [12]
- \_\_IO uint32\_t FMR
- \_\_IO uint32\_t FM1R
- uint32\_t RESERVED2
- \_\_IO uint32\_t FS1R
- uint32\_t RESERVED3
- \_\_IO uint32\_t FFA1R
- uint32\_t RESERVED4
- \_\_IO uint32\_t FA1R
- uint32\_t RESERVED5 [8]
- CAN\_FilterRegister\_TypeDef sFilterRegister [28]

## 6.7.1 Detailed Description

Controller Area Network.

## 6.7.2 Field Documentation

#### 6.7.2.1 BTR

```
___IO uint32_t BTR
```

CAN bit timing register, Address offset: 0x1C

## 6.7.2.2 ESR

```
___IO uint32_t ESR
```

CAN error status register, Address offset: 0x18

## 6.7.2.3 FA1R

```
__IO uint32_t FA1R
```

CAN filter activation register, Address offset: 0x21C

#### 6.7.2.4 FFA1R

```
___IO uint32_t FFA1R
```

CAN filter FIFO assignment register, Address offset: 0x214

#### 6.7.2.5 FM1R

```
__IO uint32_t FM1R
```

CAN filter mode register, Address offset: 0x204

#### 6.7.2.6 FMR

```
___IO uint32_t FMR
```

CAN filter master register, Address offset: 0x200

## 6.7.2.7 FS1R

```
__IO uint32_t FS1R
```

CAN filter scale register, Address offset: 0x20C

## 6.7.2.8 IER

```
__IO uint32_t IER
```

CAN interrupt enable register, Address offset: 0x14

## 6.7.2.9 MCR

```
___IO uint32_t MCR
```

CAN master control register, Address offset: 0x00

## 6.7.2.10 MSR

```
__IO uint32_t MSR
```

CAN master status register, Address offset: 0x04

## 6.7.2.11 RESERVED0

```
uint32_t RESERVED0[88]
```

Reserved, 0x020 - 0x17F

## 6.7.2.12 RESERVED1

uint32\_t RESERVED1[12]

Reserved, 0x1D0 - 0x1FF

#### 6.7.2.13 RESERVED2

uint32\_t RESERVED2

Reserved, 0x208

## 6.7.2.14 RESERVED3

uint32\_t RESERVED3

Reserved, 0x210

## 6.7.2.15 RESERVED4

uint32\_t RESERVED4

Reserved, 0x218

## 6.7.2.16 RESERVED5

```
uint32_t RESERVED5[8]
```

Reserved, 0x220-0x23F

## 6.7.2.17 RF0R

```
__IO uint32_t RF0R
```

CAN receive FIFO 0 register, Address offset: 0x0C

#### 6.7.2.18 RF1R

```
___IO uint32_t RF1R
```

CAN receive FIFO 1 register, Address offset: 0x10

## 6.7.2.19 sFIFOMailBox

```
CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]
```

CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC

## 6.7.2.20 sFilterRegister

```
CAN_FilterRegister_TypeDef sFilterRegister[28]
```

CAN Filter Register, Address offset: 0x240-0x31C

## 6.7.2.21 sTxMailBox

```
CAN_TxMailBox_TypeDef sTxMailBox[3]
```

CAN Tx MailBox, Address offset: 0x180 - 0x1AC

## 6.7.2.22 TSR

```
__IO uint32_t TSR
```

CAN transmit status register, Address offset: 0x08

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

## 6.8 CONTROL\_Type Union Reference

Union type to access the Control Registers (CONTROL).

```
#include <core_cm4.h>
```

#### **Data Fields**

```
    struct {
        uint32_t nPRIV:1
        uint32_t SPSEL:1
        uint32_t FPCA:1
        uint32_t _reserved0:29
        } b
    uint32_t w
```

## 6.8.1 Detailed Description

Union type to access the Control Registers (CONTROL).

The documentation for this union was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.9 CoreDebug\_Type Struct Reference

Structure type to access the Core Debug Register (CoreDebug).

```
#include <core_cm4.h>
```

#### **Data Fields**

```
__IO uint32_t DHCSR__O uint32_t DCRSR__IO uint32_t DCRDR__IO uint32_t DEMCR
```

## 6.9.1 Detailed Description

Structure type to access the Core Debug Register (CoreDebug).

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.10 CRC\_TypeDef Struct Reference

CRC calculation unit.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t DR
- \_\_IO uint8\_t IDR
- uint8\_t RESERVED0
- uint16\_t RESERVED1
- \_\_IO uint32\_t CR

## 6.10.1 Detailed Description

CRC calculation unit.

## 6.10.2 Field Documentation

## 6.10.2.1 CR

```
__IO uint32_t CR
```

CRC Control register, Address offset: 0x08

## 6.10.2.2 DR

```
__IO uint32_t DR
```

CRC Data register, Address offset: 0x00

## 6.10.2.3 IDR

```
__IO uint8_t IDR
```

CRC Independent data register, Address offset: 0x04

## 6.10.2.4 RESERVED0

uint8\_t RESERVED0

Reserved, 0x05

## 6.10.2.5 RESERVED1

uint16\_t RESERVED1

Reserved, 0x06

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.11 CRYP\_TypeDef Struct Reference

Crypto Processor.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t SR
- \_\_IO uint32\_t DR
- \_\_IO uint32\_t DOUT
- \_\_IO uint32\_t DMACR
- \_\_IO uint32\_t IMSCR
- \_\_IO uint32\_t RISR
- \_\_IO uint32\_t MISR
- \_\_IO uint32\_t K0LR
- \_\_IO uint32\_t K0RR
- \_\_IO uint32\_t K1LR
- \_\_IO uint32\_t K1RR\_\_IO uint32\_t K2LR
- \_\_IO uint32\_t K2RR
- \_\_IO uint32\_t K3LR
- \_\_IO uint32\_t K3RR
- \_\_IO uint32\_t IV0LR
- \_\_IO uint32\_t IV0RR
- \_\_IO uint32\_t IV1LR
- \_\_IO uint32\_t IV1RR

## 6.11.1 Detailed Description

Crypto Processor.

## 6.11.2 Field Documentation

## 6.11.2.1 CR

```
__IO uint32_t CR
```

CRYP control register, Address offset: 0x00

#### 6.11.2.2 DMACR

```
___IO uint32_t DMACR
```

CRYP DMA control register, Address offset: 0x10

## 6.11.2.3 DOUT

```
___IO uint32_t DOUT
```

CRYP data output register, Address offset: 0x0C

#### 6.11.2.4 DR

```
__IO uint32_t DR
```

CRYP data input register, Address offset: 0x08

## 6.11.2.5 IMSCR

```
__IO uint32_t IMSCR
```

CRYP interrupt mask set/clear register, Address offset: 0x14

## 6.11.2.6 IV0LR

```
__IO uint32_t IV0LR
```

CRYP initialization vector left-word register 0, Address offset: 0x40

## 6.11.2.7 IVORR

```
___IO uint32_t IV0RR
```

CRYP initialization vector right-word register 0, Address offset: 0x44

## 6.11.2.8 IV1LR

```
___IO uint32_t IV1LR
```

CRYP initialization vector left-word register 1, Address offset: 0x48

## 6.11.2.9 IV1RR

```
___IO uint32_t IV1RR
```

CRYP initialization vector right-word register 1, Address offset: 0x4C

#### 6.11.2.10 K0LR

```
__IO uint32_t K0LR
```

CRYP key left register 0, Address offset: 0x20

## 6.11.2.11 KORR

```
___IO uint32_t KORR
```

CRYP key right register 0, Address offset: 0x24

#### 6.11.2.12 K1LR

```
__IO uint32_t K1LR
```

CRYP key left register 1, Address offset: 0x28

## 6.11.2.13 K1RR

```
__IO uint32_t K1RR
```

CRYP key right register 1, Address offset: 0x2C

### 6.11.2.14 K2LR

```
__IO uint32_t K2LR
```

CRYP key left register 2, Address offset: 0x30

## 6.11.2.15 K2RR

```
___IO uint32_t K2RR
```

CRYP key right register 2, Address offset: 0x34

## 6.11.2.16 K3LR

```
___IO uint32_t K3LR
```

CRYP key left register 3, Address offset: 0x38

## 6.11.2.17 K3RR

```
___IO uint32_t K3RR
```

CRYP key right register 3, Address offset: 0x3C

#### 6.11.2.18 MISR

```
__IO uint32_t MISR
```

CRYP masked interrupt status register, Address offset: 0x1C

## 6.11.2.19 RISR

```
___IO uint32_t RISR
```

CRYP raw interrupt status register, Address offset: 0x18

#### 6.11.2.20 SR

```
__IO uint32_t SR
```

CRYP status register, Address offset: 0x04

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

## 6.12 DAC\_TypeDef Struct Reference

Digital to Analog Converter.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t SWTRIGR
- \_\_IO uint32\_t DHR12R1
- \_\_IO uint32\_t DHR12L1
- \_\_IO uint32\_t DHR8R1
- \_\_IO uint32\_t DHR12R2
- \_\_IO uint32\_t DHR12L2
- \_\_IO uint32\_t DHR8R2
- \_\_IO uint32\_t DHR12RD
- \_\_IO uint32\_t DHR12LD
- \_\_IO uint32\_t DHR8RD
- \_\_IO uint32\_t DOR1
- \_\_IO uint32\_t DOR2
- \_\_IO uint32\_t SR

## 6.12.1 Detailed Description

Digital to Analog Converter.

## 6.12.2 Field Documentation

## 6.12.2.1 CR

```
__IO uint32_t CR
```

DAC control register, Address offset: 0x00

#### 6.12.2.2 DHR12L1

```
___IO uint32_t DHR12L1
```

DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C

#### 6.12.2.3 DHR12L2

```
___IO uint32_t DHR12L2
```

DAC channel2 12-bit left aligned data holding register, Address offset: 0x18

#### 6.12.2.4 DHR12LD

```
___IO uint32_t DHR12LD
```

DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24

## 6.12.2.5 DHR12R1

```
___IO uint32_t DHR12R1
```

DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08

#### 6.12.2.6 DHR12R2

```
___IO uint32_t DHR12R2
```

DAC channel2 12-bit right aligned data holding register, Address offset: 0x14

## 6.12.2.7 DHR12RD

```
__IO uint32_t DHR12RD
```

Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20

#### 6.12.2.8 DHR8R1

```
___IO uint32_t DHR8R1
```

DAC channel 18-bit right aligned data holding register, Address offset: 0x10

## 6.12.2.9 DHR8R2

```
___IO uint32_t DHR8R2
```

DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C

#### 6.12.2.10 DHR8RD

```
___IO uint32_t DHR8RD
```

DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28

## 6.12.2.11 DOR1

```
__IO uint32_t DOR1
```

DAC channel1 data output register, Address offset: 0x2C

## 6.12.2.12 DOR2

```
__IO uint32_t DOR2
```

DAC channel2 data output register, Address offset: 0x30

## 6.12.2.13 SR

```
__IO uint32_t SR
```

DAC status register, Address offset: 0x34

## 6.12.2.14 SWTRIGR

```
___IO uint32_t SWTRIGR
```

DAC software trigger register, Address offset: 0x04

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.13 DBGMCU\_TypeDef Struct Reference

## Debug MCU.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t IDCODE
- \_\_IO uint32\_t CR
- \_\_IO uint32\_t APB1FZ
- \_\_IO uint32\_t APB2FZ

## 6.13.1 Detailed Description

Debug MCU.

## 6.13.2 Field Documentation

#### 6.13.2.1 APB1FZ

```
___IO uint32_t APB1FZ
```

Debug MCU APB1 freeze register, Address offset: 0x08

## 6.13.2.2 APB2FZ

```
___IO uint32_t APB2FZ
```

Debug MCU APB2 freeze register, Address offset: 0x0C

## 6.13.2.3 CR

```
__IO uint32_t CR
```

Debug MCU configuration register, Address offset: 0x04

## 6.13.2.4 IDCODE

```
___IO uint32_t IDCODE
```

MCU device ID code, Address offset: 0x00

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.14 DCMI\_TypeDef Struct Reference

DCMI.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t SR
- \_\_IO uint32\_t RISR
- \_\_IO uint32\_t IER
- \_\_IO uint32\_t MISR
- \_\_IO uint32\_t ICR
- \_\_IO uint32\_t ESCR
- \_\_IO uint32\_t ESUR
- \_\_IO uint32\_t CWSTRTR
- \_\_IO uint32\_t CWSIZER
- \_\_IO uint32\_t DR

## 6.14.1 Detailed Description

DCMI.

## 6.14.2 Field Documentation

## 6.14.2.1 CR

```
__IO uint32_t CR
```

DCMI control register 1, Address offset: 0x00

## 6.14.2.2 CWSIZER

```
___IO uint32_t CWSIZER
```

DCMI crop window size, Address offset: 0x24

## 6.14.2.3 CWSTRTR

```
___IO uint32_t CWSTRTR
```

DCMI crop window start, Address offset: 0x20

#### 6.14.2.4 DR

```
__IO uint32_t DR
```

DCMI data register, Address offset: 0x28

## 6.14.2.5 ESCR

```
__IO uint32_t ESCR
```

DCMI embedded synchronization code register, Address offset: 0x18

## 6.14.2.6 ESUR

```
__IO uint32_t ESUR
```

DCMI embedded synchronization unmask register, Address offset: 0x1C

## 6.14.2.7 ICR

```
__IO uint32_t ICR
```

DCMI interrupt clear register, Address offset: 0x14

## 6.14.2.8 IER

```
__IO uint32_t IER
```

DCMI interrupt enable register, Address offset: 0x0C

## 6.14.2.9 MISR

```
___IO uint32_t MISR
```

DCMI masked interrupt status register, Address offset: 0x10

#### 6.14.2.10 RISR

```
___IO uint32_t RISR
```

DCMI raw interrupt status register, Address offset: 0x08

#### 6.14.2.11 SR

```
___IO uint32_t SR
```

DCMI status register, Address offset: 0x04

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

## 6.15 DMA\_InitTypeDef Struct Reference

DMA Init structure definition.

```
#include <stm32f4xx_dma.h>
```

## **Data Fields**

- uint32\_t DMA\_Channel
- uint32\_t DMA\_PeripheralBaseAddr
- · uint32 t DMA Memory0BaseAddr
- uint32\_t DMA\_DIR
- uint32\_t DMA\_BufferSize
- uint32\_t DMA\_PeripheralInc
- uint32\_t DMA\_MemoryInc
- uint32\_t DMA\_PeripheralDataSize
- uint32\_t DMA\_MemoryDataSize
- uint32\_t DMA\_Mode
- uint32\_t DMA\_Priority
- uint32\_t DMA\_FIFOMode
- uint32\_t DMA\_FIFOThreshold
- uint32\_t DMA\_MemoryBurst
- uint32\_t DMA\_PeripheralBurst

## 6.15.1 Detailed Description

DMA Init structure definition.

## 6.15.2 Field Documentation

## 6.15.2.1 DMA\_BufferSize

uint32\_t DMA\_BufferSize

Specifies the buffer size, in data unit, of the specified Stream. The data unit is equal to the configuration set in DMA\_PeripheralDataSize or DMA\_MemoryDataSize members depending in the transfer direction.

## 6.15.2.2 DMA\_Channel

uint32\_t DMA\_Channel

Specifies the channel used for the specified stream. This parameter can be a value of DMA\_channel

### 6.15.2.3 DMA\_DIR

uint32\_t DMA\_DIR

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of DMA\_data\_transfer\_direction

## 6.15.2.4 DMA\_FIFOMode

uint32\_t DMA\_FIFOMode

Specifies if the FIFO mode or Direct mode will be used for the specified Stream. This parameter can be a value of DMA\_fifo\_direct\_mode

Note

The Direct mode (FIFO mode disabled) cannot be used if the memory-to-memory data transfer is configured on the selected Stream

#### 6.15.2.5 DMA\_FIFOThreshold

uint32\_t DMA\_FIFOThreshold

Specifies the FIFO threshold level. This parameter can be a value of DMA\_fifo\_threshold\_level

#### 6.15.2.6 DMA\_Memory0BaseAddr

uint32\_t DMA\_Memory0BaseAddr

Specifies the memory 0 base address for DMAy Streamx. This memory is the default memory used when double buffer mode is not enabled.

## 6.15.2.7 DMA\_MemoryBurst

uint32\_t DMA\_MemoryBurst

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of DMA\_memory\_burst

Note

The burst mode is possible only if the address Increment mode is enabled.

## 6.15.2.8 DMA\_MemoryDataSize

uint32\_t DMA\_MemoryDataSize

Specifies the Memory data width. This parameter can be a value of DMA\_memory\_data\_size

#### 6.15.2.9 DMA\_MemoryInc

uint32\_t DMA\_MemoryInc

Specifies whether the memory address register should be incremented or not. This parameter can be a value of DMA\_memory\_incremented\_mode

## 6.15.2.10 DMA\_Mode

uint32\_t DMA\_Mode

Specifies the operation mode of the DMAy Streamx. This parameter can be a value of DMA circular normal mode

Note

The circular buffer mode cannot be used if the memory-to-memory data transfer is configured on the selected Stream

#### 6.15.2.11 DMA\_PeripheralBaseAddr

uint32\_t DMA\_PeripheralBaseAddr

Specifies the peripheral base address for DMAy Streamx.

#### 6.15.2.12 DMA\_PeripheralBurst

uint32\_t DMA\_PeripheralBurst

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of DMA\_peripheral\_burst

Note

The burst mode is possible only if the address Increment mode is enabled.

## 6.15.2.13 DMA\_PeripheralDataSize

uint32\_t DMA\_PeripheralDataSize

Specifies the Peripheral data width. This parameter can be a value of DMA\_peripheral\_data\_size

## 6.15.2.14 DMA\_PeripheralInc

uint32\_t DMA\_PeripheralInc

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of DMA\_peripheral\_incremented\_mode

## 6.15.2.15 DMA\_Priority

uint32\_t DMA\_Priority

Specifies the software priority for the DMAy Streamx. This parameter can be a value of DMA\_priority\_level

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_dma.h

# 6.16 DMA\_Stream\_TypeDef Struct Reference

DMA Controller.

#include <stm32f4xx.h>

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t NDTR
- \_\_IO uint32\_t PAR
- \_\_IO uint32\_t M0AR
- \_\_IO uint32\_t M1AR
- \_\_IO uint32\_t FCR

## 6.16.1 Detailed Description

DMA Controller.

## 6.16.2 Field Documentation

## 6.16.2.1 CR

```
__IO uint32_t CR
```

DMA stream x configuration register

## 6.16.2.2 FCR

```
__IO uint32_t FCR
```

DMA stream x FIFO control register

## 6.16.2.3 MOAR

```
__IO uint32_t MOAR
```

DMA stream x memory 0 address register

#### 6.16.2.4 M1AR

```
___IO uint32_t M1AR
```

DMA stream x memory 1 address register

## 6.16.2.5 NDTR

```
___IO uint32_t NDTR
```

DMA stream x number of data register

## 6.16.2.6 PAR

```
___IO uint32_t PAR
```

DMA stream x peripheral address register

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.17 DMA\_TypeDef Struct Reference

## **Data Fields**

- \_\_IO uint32\_t LISR
- \_\_IO uint32\_t HISR
- \_\_IO uint32\_t LIFCR
- \_\_IO uint32\_t HIFCR

## 6.17.1 Field Documentation

## 6.17.1.1 HIFCR

```
__IO uint32_t HIFCR
```

DMA high interrupt flag clear register, Address offset: 0x0C

## 6.17.1.2 HISR

```
__IO uint32_t HISR
```

DMA high interrupt status register, Address offset: 0x04

## 6.17.1.3 LIFCR

```
__IO uint32_t LIFCR
```

DMA low interrupt flag clear register, Address offset: 0x08

#### 6.17.1.4 LISR

```
__IO uint32_t LISR
```

DMA low interrupt status register, Address offset: 0x00

The documentation for this struct was generated from the following file:

• CUBE IDE/VGA/Core/Inc/stm32f4xx.h

## 6.18 ETH\_TypeDef Struct Reference

#### Ethernet MAC.

```
#include <stm32f4xx.h>
```

#### **Data Fields**

- IO uint32 t MACCR
- IO uint32 t MACFFR
- \_\_IO uint32\_t MACHTHR
- \_\_IO uint32\_t MACHTLR
- \_\_IO uint32\_t MACMIIAR
- \_\_IO uint32\_t MACMIIDR
- \_\_IO uint32\_t MACFCR
- \_\_IO uint32\_t MACVLANTR
- uint32\_t RESERVED0 [2]
- \_\_IO uint32\_t MACRWUFFR
- \_\_IO uint32\_t MACPMTCSR
- uint32\_t RESERVED1 [2]
- \_\_IO uint32\_t MACSR
- \_\_IO uint32\_t MACIMR
- \_\_IO uint32\_t MACA0HR
- \_\_IO uint32\_t MACA0LR
- \_\_IO uint32\_t MACA1HR
- \_\_IO uint32\_t MACA1LR
- \_\_IO uint32\_t MACA2HR
- \_\_IO uint32\_t MACA2LR
- \_\_IO uint32\_t MACA3HR
- \_\_IO uint32\_t MACA3LR
- uint32\_t RESERVED2 [40]
- \_\_IO uint32\_t MMCCR
- \_\_IO uint32\_t MMCRIR
- \_\_IO uint32\_t MMCTIR
- \_\_IO uint32\_t MMCRIMR
- \_\_IO uint32\_t MMCTIMR
- uint32\_t RESERVED3 [14]
- \_\_IO uint32\_t MMCTGFSCCR
- \_\_IO uint32\_t MMCTGFMSCCR
- uint32 t RESERVED4 [5]
- \_\_IO uint32\_t MMCTGFCR

- uint32\_t RESERVED5 [10]
- \_\_IO uint32\_t MMCRFCECR
- IO uint32 t MMCRFAECR
- uint32\_t RESERVED6 [10]
- \_\_IO uint32\_t MMCRGUFCR
- uint32\_t RESERVED7 [334]
- \_\_IO uint32\_t PTPTSCR
- \_\_IO uint32\_t PTPSSIR
- \_\_IO uint32\_t PTPTSHR
- IO uint32 t PTPTSLR
- \_\_IO uint32\_t PTPTSHUR
- \_\_IO uint32\_t PTPTSLUR
- \_\_IO uint32\_t PTPTSAR
- \_\_IO uint32\_t PTPTTHR
- \_\_IO uint32\_t PTPTTLR
- IO uint32 t RESERVED8
- \_\_IO uint32\_t PTPTSSR
- uint32\_t RESERVED9 [565]
- \_\_IO uint32\_t DMABMR
- \_\_IO uint32\_t DMATPDR
- \_\_IO uint32\_t DMARPDR
- \_\_IO uint32\_t DMARDLAR
- \_\_IO uint32\_t DMATDLAR
- \_\_IO uint32\_t DMASR
- \_\_IO uint32\_t DMAOMR
- IO uint32 t DMAIER
- \_\_IO uint32\_t DMAMFBOCR
- \_\_IO uint32\_t DMARSWTR
- uint32\_t RESERVED10 [8]
- \_\_lO uint32\_t DMACHTDR
- \_\_IO uint32\_t DMACHRDR
- \_\_IO uint32\_t DMACHTBAR
- \_\_IO uint32\_t DMACHRBAR

## 6.18.1 Detailed Description

Ethernet MAC.

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.19 EXTI\_TypeDef Struct Reference

External Interrupt/Event Controller.

#include <stm32f4xx.h>

## **Data Fields**

```
• __IO uint32_t IMR
```

- \_\_IO uint32\_t EMR
- \_\_IO uint32\_t RTSR
- \_\_IO uint32\_t FTSR
- \_\_IO uint32\_t SWIER
- \_\_IO uint32\_t PR

## 6.19.1 Detailed Description

External Interrupt/Event Controller.

## 6.19.2 Field Documentation

#### 6.19.2.1 EMR

```
__IO uint32_t EMR
```

EXTI Event mask register, Address offset: 0x04

#### 6.19.2.2 FTSR

```
__IO uint32_t FTSR
```

EXTI Falling trigger selection register, Address offset: 0x0C

## 6.19.2.3 IMR

```
__IO uint32_t IMR
```

EXTI Interrupt mask register, Address offset: 0x00

## 6.19.2.4 PR

```
__IO uint32_t PR
```

EXTI Pending register, Address offset: 0x14

## 6.19.2.5 RTSR

```
__IO uint32_t RTSR
```

EXTI Rising trigger selection register, Address offset: 0x08

## 6.19.2.6 SWIER

```
___IO uint32_t SWIER
```

EXTI Software interrupt event register, Address offset: 0x10

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

## 6.20 FLASH\_TypeDef Struct Reference

FLASH Registers.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t ACR
- \_\_IO uint32\_t KEYR
- \_\_IO uint32\_t OPTKEYR
- \_\_IO uint32\_t SR
- \_\_IO uint32\_t CR
- \_\_IO uint32\_t OPTCR

## 6.20.1 Detailed Description

FLASH Registers.

## 6.20.2 Field Documentation

## 6.20.2.1 ACR

```
___IO uint32_t ACR
```

FLASH access control register, Address offset: 0x00

## 6.20.2.2 CR

```
__IO uint32_t CR
```

FLASH control register, Address offset: 0x10

## 6.20.2.3 KEYR

```
___IO uint32_t KEYR
```

FLASH key register, Address offset: 0x04

## 6.20.2.4 OPTCR

```
__IO uint32_t OPTCR
```

FLASH option control register, Address offset: 0x14

#### 6.20.2.5 **OPTKEYR**

```
___IO uint32_t OPTKEYR
```

FLASH option key register, Address offset: 0x08

#### 6.20.2.6 SR

```
__IO uint32_t SR
```

FLASH status register, Address offset: 0x0C

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.21 FSMC\_Bank1\_TypeDef Struct Reference

Flexible Static Memory Controller.

```
#include <stm32f4xx.h>
```

## **Data Fields**

• \_\_IO uint32\_t BTCR [8]

## 6.21.1 Detailed Description

Flexible Static Memory Controller.

## 6.21.2 Field Documentation

#### 6.21.2.1 BTCR

```
___IO uint32_t BTCR[8]
```

NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.22 FSMC\_Bank1E\_TypeDef Struct Reference

Flexible Static Memory Controller Bank1E.

```
#include <stm32f4xx.h>
```

#### **Data Fields**

• \_\_IO uint32\_t BWTR [7]

## 6.22.1 Detailed Description

Flexible Static Memory Controller Bank1E.

## 6.22.2 Field Documentation

## 6.22.2.1 BWTR

```
___IO uint32_t BWTR[7]
```

NOR/PSRAM write timing registers, Address offset: 0x104-0x11C

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.23 FSMC\_Bank2\_TypeDef Struct Reference

Flexible Static Memory Controller Bank2.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t PCR2
- \_\_IO uint32\_t SR2
- \_\_IO uint32\_t PMEM2
- \_\_IO uint32\_t PATT2
- uint32\_t RESERVED0
- \_\_IO uint32\_t ECCR2

## 6.23.1 Detailed Description

Flexible Static Memory Controller Bank2.

#### 6.23.2 Field Documentation

## 6.23.2.1 ECCR2

```
__IO uint32_t ECCR2
```

NAND Flash ECC result registers 2, Address offset: 0x74

## 6.23.2.2 PATT2

```
__IO uint32_t PATT2
```

NAND Flash Attribute memory space timing register 2, Address offset: 0x6C

## 6.23.2.3 PCR2

```
__IO uint32_t PCR2
```

NAND Flash control register 2, Address offset: 0x60

#### 6.23.2.4 PMEM2

```
___IO uint32_t PMEM2
```

NAND Flash Common memory space timing register 2, Address offset: 0x68

#### 6.23.2.5 RESERVED0

uint32\_t RESERVED0

Reserved, 0x70

# 6.23.2.6 SR2

```
___IO uint32_t SR2
```

NAND Flash FIFO status and interrupt register 2, Address offset: 0x64

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.24 FSMC\_Bank3\_TypeDef Struct Reference

Flexible Static Memory Controller Bank3.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t PCR3
- \_\_IO uint32\_t SR3
- \_\_IO uint32\_t PMEM3
- \_\_IO uint32\_t PATT3
- uint32\_t RESERVED0
- \_\_IO uint32\_t ECCR3

# 6.24.1 Detailed Description

Flexible Static Memory Controller Bank3.

# 6.24.2 Field Documentation

#### 6.24.2.1 ECCR3

```
___IO uint32_t ECCR3
```

NAND Flash ECC result registers 3, Address offset: 0x94

## 6.24.2.2 PATT3

```
___IO uint32_t PATT3
```

NAND Flash Attribute memory space timing register 3, Address offset: 0x8C

## 6.24.2.3 PCR3

```
__IO uint32_t PCR3
```

NAND Flash control register 3, Address offset: 0x80

#### 6.24.2.4 PMEM3

```
___IO uint32_t PMEM3
```

NAND Flash Common memory space timing register 3, Address offset: 0x88

## 6.24.2.5 RESERVED0

```
uint32_t RESERVED0
```

Reserved, 0x90

#### 6.24.2.6 SR3

```
__IO uint32_t SR3
```

NAND Flash FIFO status and interrupt register 3, Address offset: 0x84

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.25 FSMC\_Bank4\_TypeDef Struct Reference

Flexible Static Memory Controller Bank4.

```
#include <stm32f4xx.h>
```

# **Data Fields**

- \_\_IO uint32\_t PCR4
- \_\_IO uint32\_t SR4
- \_\_IO uint32\_t PMEM4
- \_\_IO uint32\_t PATT4
- \_\_IO uint32\_t PIO4

# 6.25.1 Detailed Description

Flexible Static Memory Controller Bank4.

## 6.25.2 Field Documentation

#### 6.25.2.1 PATT4

```
__IO uint32_t PATT4
```

PC Card Attribute memory space timing register 4, Address offset: 0xAC

# 6.25.2.2 PCR4

```
__IO uint32_t PCR4
```

PC Card control register 4, Address offset: 0xA0

#### 6.25.2.3 PIO4

```
___IO uint32_t PIO4
```

PC Card I/O space timing register 4, Address offset: 0xB0

#### 6.25.2.4 PMEM4

```
___IO uint32_t PMEM4
```

PC Card Common memory space timing register 4, Address offset: 0xA8

## 6.25.2.5 SR4

```
__IO uint32_t SR4
```

PC Card FIFO status and interrupt register 4, Address offset: 0xA4

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.26 GPIO\_InitTypeDef Struct Reference

GPIO Init structure definition

```
#include <stm32f4xx_gpio.h>
```

## **Data Fields**

- uint32\_t GPIO\_Pin
- GPIOMode\_TypeDef GPIO\_Mode
- GPIOSpeed TypeDef GPIO Speed
- GPIOOType\_TypeDef GPIO\_OType
- GPIOPuPd\_TypeDef GPIO\_PuPd

# 6.26.1 Detailed Description

GPIO Init structure definition

#### 6.26.2 Field Documentation

# 6.26.2.1 **GPIO\_Mode**

```
GPIOMode_TypeDef GPIO_Mode
```

Specifies the operating mode for the selected pins. This parameter can be a value of GPIOMode\_TypeDef

## 6.26.2.2 **GPIO\_OType**

```
GPIOOType_TypeDef GPIO_OType
```

Specifies the operating output type for the selected pins. This parameter can be a value of GPIOOType\_TypeDef

## 6.26.2.3 GPIO\_Pin

```
uint32_t GPIO_Pin
```

Specifies the GPIO pins to be configured. This parameter can be any value of GPIO\_pins\_define

# 6.26.2.4 GPIO\_PuPd

```
GPIOPuPd_TypeDef GPIO_PuPd
```

Specifies the operating Pull-up/Pull down for the selected pins. This parameter can be a value of GPIOPuPd\_TypeDef

## 6.26.2.5 **GPIO\_Speed**

```
GPIOSpeed_TypeDef GPIO_Speed
```

Specifies the speed for the selected pins. This parameter can be a value of GPIOSpeed\_TypeDef

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_gpio.h

# 6.27 GPIO\_TypeDef Struct Reference

General Purpose I/O.

```
#include <stm32f4xx.h>
```

# **Data Fields**

- \_\_IO uint32\_t MODER
- \_\_IO uint32\_t OTYPER
- \_\_IO uint32\_t OSPEEDR
- \_\_IO uint32\_t PUPDR
- \_\_IO uint32\_t IDR
- \_\_IO uint32\_t ODR
- \_\_IO uint16\_t BSRRL
- \_\_IO uint16\_t BSRRH
- \_\_IO uint32\_t LCKR
- \_\_IO uint32\_t AFR [2]

# 6.27.1 Detailed Description

General Purpose I/O.

## 6.27.2 Field Documentation

#### 6.27.2.1 AFR

```
___IO uint32_t AFR[2]
```

GPIO alternate function registers, Address offset: 0x20-0x24

# 6.27.2.2 BSRRH

```
___IO uint16_t BSRRH
```

GPIO port bit set/reset high register, Address offset: 0x1A

## 6.27.2.3 BSRRL

```
__IO uint16_t BSRRL
```

GPIO port bit set/reset low register, Address offset: 0x18

#### 6.27.2.4 IDR

```
___IO uint32_t IDR
```

GPIO port input data register, Address offset: 0x10

#### 6.27.2.5 LCKR

```
__IO uint32_t LCKR
```

GPIO port configuration lock register, Address offset: 0x1C

#### 6.27.2.6 MODER

```
___IO uint32_t MODER
```

GPIO port mode register, Address offset: 0x00

## 6.27.2.7 ODR

```
__IO uint32_t ODR
```

GPIO port output data register, Address offset: 0x14

### 6.27.2.8 OSPEEDR

```
___IO uint32_t OSPEEDR
```

GPIO port output speed register, Address offset: 0x08

## 6.27.2.9 OTYPER

```
___IO uint32_t OTYPER
```

GPIO port output type register, Address offset: 0x04

# 6.27.2.10 PUPDR

```
___IO uint32_t PUPDR
```

GPIO port pull-up/pull-down register, Address offset: 0x0C

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.28 HASH\_TypeDef Struct Reference

HASH.

```
#include <stm32f4xx.h>
```

# **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t DIN
- \_\_IO uint32\_t STR
- \_\_IO uint32\_t HR [5]
- \_\_IO uint32\_t IMR
- \_\_IO uint32\_t SR
- uint32\_t RESERVED [52]
- \_\_IO uint32\_t CSR [51]

# 6.28.1 Detailed Description

HASH.

## 6.28.2 Field Documentation

# 6.28.2.1 CR

```
__IO uint32_t CR
```

HASH control register, Address offset: 0x00

## 6.28.2.2 CSR

```
___IO uint32_t CSR[51]
```

HASH context swap registers, Address offset: 0x0F8-0x1C0

#### 6.28.2.3 DIN

```
___IO uint32_t DIN
```

HASH data input register, Address offset: 0x04

## 6.28.2.4 HR

```
___IO uint32_t HR[5]
```

HASH digest registers, Address offset: 0x0C-0x1C

# 6.28.2.5 IMR

```
__IO uint32_t IMR
```

HASH interrupt enable register, Address offset: 0x20

## 6.28.2.6 RESERVED

```
uint32_t RESERVED[52]
```

Reserved, 0x28-0xF4

#### 6.28.2.7 SR

```
__IO uint32_t SR
```

HASH status register, Address offset: 0x24

# 6.28.2.8 STR

```
___IO uint32_t STR
```

HASH start register, Address offset: 0x08

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.29 I2C\_TypeDef Struct Reference

Inter-integrated Circuit Interface.

```
#include <stm32f4xx.h>
```

# **Data Fields**

- IO uint16 t CR1
- uint16\_t RESERVED0
- \_\_IO uint16\_t CR2
- uint16\_t RESERVED1
- \_\_IO uint16\_t OAR1
- uint16\_t RESERVED2
- \_\_IO uint16\_t OAR2
- uint16\_t RESERVED3
- \_\_IO uint16\_t DR
- uint16\_t RESERVED4
- \_\_IO uint16\_t SR1
- uint16\_t RESERVED5
- \_\_IO uint16\_t SR2
- uint16\_t RESERVED6
- \_\_IO uint16\_t CCR
- uint16\_t RESERVED7
- IO uint16 t TRISE
- uint16\_t RESERVED8

# 6.29.1 Detailed Description

Inter-integrated Circuit Interface.

## 6.29.2 Field Documentation

# 6.29.2.1 CCR

```
__IO uint16_t CCR
```

I2C Clock control register, Address offset: 0x1C

#### 6.29.2.2 CR1

```
__IO uint16_t CR1
```

I2C Control register 1, Address offset: 0x00

# 6.29.2.3 CR2

```
__IO uint16_t CR2
```

I2C Control register 2, Address offset: 0x04

#### 6.29.2.4 DR

```
__IO uint16_t DR
```

I2C Data register, Address offset: 0x10

# 6.29.2.5 OAR1

```
__IO uint16_t OAR1
```

I2C Own address register 1, Address offset: 0x08

## 6.29.2.6 OAR2

```
__IO uint16_t OAR2
```

I2C Own address register 2, Address offset: 0x0C

# 6.29.2.7 RESERVED0

uint16\_t RESERVED0

Reserved, 0x02

# 6.29.2.8 RESERVED1

uint16\_t RESERVED1

Reserved, 0x06

# 6.29.2.9 RESERVED2

uint16\_t RESERVED2

Reserved, 0x0A

# 6.29.2.10 RESERVED3

uint16\_t RESERVED3

Reserved, 0x0E

# 6.29.2.11 RESERVED4

uint16\_t RESERVED4

Reserved, 0x12

## 6.29.2.12 RESERVED5

uint16\_t RESERVED5

Reserved, 0x16

# 6.29.2.13 RESERVED6

uint16\_t RESERVED6

Reserved, 0x1A

# 6.29.2.14 RESERVED7

uint16\_t RESERVED7

Reserved, 0x1E

# 6.29.2.15 RESERVED8

```
uint16_t RESERVED8
```

Reserved, 0x22

## 6.29.2.16 SR1

```
__IO uint16_t SR1
```

I2C Status register 1, Address offset: 0x14

#### 6.29.2.17 SR2

```
__IO uint16_t SR2
```

I2C Status register 2, Address offset: 0x18

### 6.29.2.18 TRISE

```
___IO uint16_t TRISE
```

I2C TRISE register, Address offset: 0x20

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.30 IPSR\_Type Union Reference

Union type to access the Interrupt Program Status Register (IPSR).

```
#include <core_cm4.h>
```

## **Data Fields**

```
    struct {
        uint32_t ISR:9
        uint32_t _reserved0:23
        } b
```

uint32\_t w

# 6.30.1 Detailed Description

Union type to access the Interrupt Program Status Register (IPSR).

The documentation for this union was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.31 ITM\_Type Struct Reference

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

```
#include <core_cm4.h>
```

## **Data Fields**

```
    union {
        __O uint8_t u8
        __O uint16_t u16
        __O uint32_t u32
        } PORT [32]
    uint32_t RESERVED0 [864]
    __IO uint32_t TER
    uint32_t RESERVED1 [15]
    __IO uint32_t TPR
    uint32_t RESERVED2 [15]
    __IO uint32_t TCR
```

# 6.31.1 Detailed Description

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

The documentation for this struct was generated from the following file:

```
• CUBE_IDE/VGA/Core/Inc/core_cm4.h
```

# 6.32 IWDG\_TypeDef Struct Reference

```
Independent WATCHDOG.
```

```
#include <stm32f4xx.h>
```

# **Data Fields**

- \_\_IO uint32\_t KR
- \_\_IO uint32\_t PR
- \_\_IO uint32\_t RLR
- \_\_IO uint32\_t SR

# 6.32.1 Detailed Description

Independent WATCHDOG.

# 6.32.2 Field Documentation

## 6.32.2.1 KR

```
__IO uint32_t KR
```

IWDG Key register, Address offset: 0x00

## 6.32.2.2 PR

```
__IO uint32_t PR
```

IWDG Prescaler register, Address offset: 0x04

## 6.32.2.3 RLR

```
__IO uint32_t RLR
```

IWDG Reload register, Address offset: 0x08

## 6.32.2.4 SR

```
__IO uint32_t SR
```

IWDG Status register, Address offset: 0x0C

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.33 NVIC\_InitTypeDef Struct Reference

**NVIC Init Structure definition** 

#include <misc.h>

## **Data Fields**

- uint8\_t NVIC\_IRQChannel
- uint8\_t NVIC\_IRQChannelPreemptionPriority
- uint8\_t NVIC\_IRQChannelSubPriority
- FunctionalState NVIC\_IRQChannelCmd

## 6.33.1 Detailed Description

**NVIC Init Structure definition** 

#### 6.33.2 Field Documentation

## 6.33.2.1 NVIC\_IRQChannel

uint8\_t NVIC\_IRQChannel

Specifies the IRQ channel to be enabled or disabled. This parameter can be an enumerator of IRQn\_Type enumeration (For the complete STM32 Devices IRQ Channels list, please refer to stm32f4xx.h file)

# 6.33.2.2 NVIC\_IRQChannelCmd

FunctionalState NVIC\_IRQChannelCmd

Specifies whether the IRQ channel defined in NVIC\_IRQChannel will be enabled or disabled. This parameter can be set either to ENABLE or DISABLE

## 6.33.2.3 NVIC\_IRQChannelPreemptionPriority

uint8\_t NVIC\_IRQChannelPreemptionPriority

Specifies the pre-emption priority for the IRQ channel specified in NVIC\_IRQChannel. This parameter can be a value between 0 and 15 as described in the table MISC\_NVIC\_Priority\_Table A lower priority value indicates a higher priority

## 6.33.2.4 NVIC\_IRQChannelSubPriority

```
uint8_t NVIC_IRQChannelSubPriority
```

Specifies the subpriority level for the IRQ channel specified in NVIC\_IRQChannel. This parameter can be a value between 0 and 15 as described in the table MISC\_NVIC\_Priority\_Table A lower priority value indicates a higher priority

The documentation for this struct was generated from the following file:

• CUBE IDE/VGA/Core/Inc/misc.h

# 6.34 NVIC\_Type Struct Reference

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

```
#include <core_cm4.h>
```

#### **Data Fields**

```
• IO uint32 t ISER [8]
```

- uint32\_t RESERVED0 [24]
- \_\_IO uint32\_t ICER [8]
- uint32\_t RSERVED1 [24]
- \_\_IO uint32\_t ISPR [8]
- uint32 t RESERVED2 [24]
- IO uint32 t ICPR [8]
- uint32\_t RESERVED3 [24]
- \_\_IO uint32\_t IABR [8]
- uint32\_t **RESERVED4** [56]
- \_\_IO uint8\_t IP [240]
- uint32 t RESERVED5 [644]
- \_O uint32\_t STIR

# 6.34.1 Detailed Description

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.35 PARSE STORAGE Struct Reference

## **Data Fields**

- int number\_store [3]
- · int color
- int loop\_iterator
- int var\_store [6]
- int err\_code

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/logic\_layer.h

# 6.36 PWR\_TypeDef Struct Reference

Power Control.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t CSR

# 6.36.1 Detailed Description

Power Control.

### 6.36.2 Field Documentation

# 6.36.2.1 CR

```
__IO uint32_t CR
```

PWR power control register, Address offset: 0x00

#### 6.36.2.2 CSR

```
__IO uint32_t CSR
```

PWR power control/status register, Address offset: 0x04

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.37 RCC\_ClocksTypeDef Struct Reference

#### **Data Fields**

- uint32\_t SYSCLK\_Frequency
- uint32\_t HCLK\_Frequency
- uint32\_t PCLK1\_Frequency
- uint32\_t PCLK2\_Frequency

# 6.37.1 Field Documentation

## 6.37.1.1 HCLK\_Frequency

```
uint32_t HCLK_Frequency
```

HCLK clock frequency expressed in Hz

## 6.37.1.2 PCLK1\_Frequency

```
uint32_t PCLK1_Frequency
```

PCLK1 clock frequency expressed in Hz

## 6.37.1.3 PCLK2\_Frequency

```
uint32_t PCLK2_Frequency
```

PCLK2 clock frequency expressed in Hz

### 6.37.1.4 SYSCLK\_Frequency

```
uint32_t SYSCLK_Frequency
```

SYSCLK clock frequency expressed in Hz

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_rcc.h

# 6.38 RCC\_TypeDef Struct Reference

Reset and Clock Control.

#include <stm32f4xx.h>

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t PLLCFGR
- \_\_IO uint32\_t CFGR
- \_\_IO uint32\_t CIR
- \_\_IO uint32\_t AHB1RSTR
- \_\_IO uint32\_t AHB2RSTR
- \_\_IO uint32\_t AHB3RSTR
- uint32 t RESERVED0
- \_\_IO uint32\_t APB1RSTR
- \_\_IO uint32\_t APB2RSTR
- uint32\_t RESERVED1 [2]
- \_\_IO uint32\_t AHB1ENR
- \_\_IO uint32\_t AHB2ENR
- \_\_IO uint32\_t AHB3ENR
- uint32\_t RESERVED2
- \_\_IO uint32\_t APB1ENR
- \_\_IO uint32\_t APB2ENR
- uint32\_t RESERVED3 [2]
- \_\_IO uint32\_t AHB1LPENR
- \_\_IO uint32\_t AHB2LPENR
- IO uint32 t AHB3LPENR
- uint32\_t RESERVED4
- \_\_IO uint32\_t APB1LPENR
- IO uint32 t APB2LPENR
- uint32\_t RESERVED5 [2]
- \_\_IO uint32\_t BDCR
- \_\_IO uint32\_t CSR
- uint32\_t RESERVED6 [2]
- \_\_IO uint32\_t SSCGR
- \_\_IO uint32\_t PLLI2SCFGR

# 6.38.1 Detailed Description

Reset and Clock Control.

## 6.38.2 Field Documentation

## 6.38.2.1 AHB1ENR

\_\_\_IO uint32\_t AHB1ENR

RCC AHB1 peripheral clock register, Address offset: 0x30

# 6.38.2.2 AHB1LPENR

```
___IO uint32_t AHB1LPENR
```

RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50

## 6.38.2.3 AHB1RSTR

```
___IO uint32_t AHB1RSTR
```

RCC AHB1 peripheral reset register, Address offset: 0x10

## 6.38.2.4 AHB2ENR

```
___IO uint32_t AHB2ENR
```

RCC AHB2 peripheral clock register, Address offset: 0x34

#### 6.38.2.5 AHB2LPENR

```
___IO uint32_t AHB2LPENR
```

RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54

## 6.38.2.6 AHB2RSTR

```
__IO uint32_t AHB2RSTR
```

RCC AHB2 peripheral reset register, Address offset: 0x14

## 6.38.2.7 AHB3ENR

```
___IO uint32_t AHB3ENR
```

RCC AHB3 peripheral clock register, Address offset: 0x38

# 6.38.2.8 AHB3LPENR

```
___IO uint32_t AHB3LPENR
```

RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58

## 6.38.2.9 AHB3RSTR

```
___IO uint32_t AHB3RSTR
```

RCC AHB3 peripheral reset register, Address offset: 0x18

## 6.38.2.10 APB1ENR

```
___IO uint32_t APB1ENR
```

RCC APB1 peripheral clock enable register, Address offset: 0x40

#### 6.38.2.11 APB1LPENR

```
___IO uint32_t APB1LPENR
```

RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60

## 6.38.2.12 APB1RSTR

```
___IO uint32_t APB1RSTR
```

RCC APB1 peripheral reset register, Address offset: 0x20

#### 6.38.2.13 APB2ENR

```
___IO uint32_t APB2ENR
```

RCC APB2 peripheral clock enable register, Address offset: 0x44

## 6.38.2.14 APB2LPENR

```
__IO uint32_t APB2LPENR
```

RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64

### 6.38.2.15 APB2RSTR

```
___IO uint32_t APB2RSTR
```

RCC APB2 peripheral reset register, Address offset: 0x24

# 6.38.2.16 BDCR

```
___IO uint32_t BDCR
```

RCC Backup domain control register, Address offset: 0x70

## 6.38.2.17 CFGR

```
___IO uint32_t CFGR
```

RCC clock configuration register, Address offset: 0x08

## 6.38.2.18 CIR

```
__IO uint32_t CIR
```

RCC clock interrupt register, Address offset: 0x0C

#### 6.38.2.19 CR

```
___IO uint32_t CR
```

RCC clock control register, Address offset: 0x00

## 6.38.2.20 CSR

```
__IO uint32_t CSR
```

RCC clock control & status register, Address offset: 0x74

#### 6.38.2.21 PLLCFGR

```
___IO uint32_t PLLCFGR
```

RCC PLL configuration register, Address offset: 0x04

# 6.38.2.22 PLLI2SCFGR

```
___IO uint32_t PLLI2SCFGR
```

RCC PLLI2S configuration register, Address offset: 0x84

## 6.38.2.23 RESERVED0

uint32\_t RESERVED0

Reserved, 0x1C

## 6.38.2.24 RESERVED1

uint32\_t RESERVED1[2]

Reserved, 0x28-0x2C

# 6.38.2.25 RESERVED2

uint32\_t RESERVED2

Reserved, 0x3C

# 6.38.2.26 RESERVED3

uint32\_t RESERVED3[2]

Reserved, 0x48-0x4C

#### 6.38.2.27 RESERVED4

uint32\_t RESERVED4

Reserved, 0x5C

#### 6.38.2.28 RESERVED5

uint32\_t RESERVED5[2]

Reserved, 0x68-0x6C

# 6.38.2.29 RESERVED6

uint32\_t RESERVED6[2]

Reserved, 0x78-0x7C

# 6.38.2.30 SSCGR

```
__IO uint32_t SSCGR
```

RCC spread spectrum clock generation register, Address offset: 0x80

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.39 RNG\_TypeDef Struct Reference

HASH.

```
#include <stm32f4xx.h>
```

#### **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t SR
- \_\_IO uint32\_t DR

# 6.39.1 Detailed Description

HASH.

# 6.39.2 Field Documentation

## 6.39.2.1 CR

```
__IO uint32_t CR
```

RNG control register, Address offset: 0x00

# 6.39.2.2 DR

```
__IO uint32_t DR
```

RNG data register, Address offset: 0x08

#### 6.39.2.3 SR

```
__IO uint32_t SR
```

RNG status register, Address offset: 0x04

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.40 RTC TypeDef Struct Reference

#### Real-Time Clock.

#include <stm32f4xx.h>

## **Data Fields**

- \_\_IO uint32\_t TR
- \_\_IO uint32\_t DR
- \_\_IO uint32\_t CR
- \_\_IO uint32\_t ISR
- \_\_IO uint32\_t PRER
- \_\_IO uint32\_t WUTR
- \_\_IO uint32\_t CALIBR
- \_\_IO uint32\_t ALRMAR
- \_\_IO uint32\_t ALRMBR
- \_\_IO uint32\_t WPR
- \_\_IO uint32\_t SSR
- \_\_IO uint32\_t SHIFTR
- \_\_IO uint32\_t TSTR
- \_\_IO uint32\_t TSDR
- \_\_IO uint32\_t TSSSR
- \_\_IO uint32\_t CALR
- \_\_IO uint32\_t TAFCR
- \_\_IO uint32\_t ALRMASSR
- \_\_IO uint32\_t ALRMBSSR
- uint32\_t RESERVED7
- \_\_IO uint32\_t BKP0R
- \_\_IO uint32\_t BKP1R
- \_\_IO uint32\_t BKP2R
- \_\_IO uint32\_t BKP3R
- \_\_IO uint32\_t BKP4R
- \_\_IO uint32\_t BKP5R
- \_\_IO uint32\_t BKP6R
- \_\_IO uint32\_t BKP7R
- \_\_IO uint32\_t BKP8R
- \_\_IO uint32\_t BKP9R
- \_\_IO uint32\_t BKP10R
- \_\_IO uint32\_t BKP11R\_\_IO uint32\_t BKP12R
- \_\_IO uint32\_t BKP13R
- \_\_IO uint32\_t BKP14R
- \_\_IO uint32\_t BKP15R
- \_\_IO uint32\_t BKP16R
- \_\_IO uint32\_t BKP17R
- \_\_IO uint32\_t BKP18R
- \_\_IO uint32\_t BKP19R

# 6.40.1 Detailed Description

Real-Time Clock.

# 6.40.2 Field Documentation

## 6.40.2.1 ALRMAR

```
___IO uint32_t ALRMAR
```

RTC alarm A register, Address offset: 0x1C

## 6.40.2.2 ALRMASSR

```
___IO uint32_t ALRMASSR
```

RTC alarm A sub second register, Address offset: 0x44

## 6.40.2.3 ALRMBR

```
___IO uint32_t ALRMBR
```

RTC alarm B register, Address offset: 0x20

## 6.40.2.4 ALRMBSSR

```
___IO uint32_t ALRMBSSR
```

RTC alarm B sub second register, Address offset: 0x48

### 6.40.2.5 BKP0R

```
__IO uint32_t BKP0R
```

RTC backup register 1, Address offset: 0x50

## 6.40.2.6 BKP10R

```
___IO uint32_t BKP10R
```

RTC backup register 10, Address offset: 0x78

# 6.40.2.7 BKP11R

```
__IO uint32_t BKP11R
```

RTC backup register 11, Address offset: 0x7C

# 6.40.2.8 BKP12R

```
___IO uint32_t BKP12R
```

RTC backup register 12, Address offset: 0x80

#### 6.40.2.9 BKP13R

```
___IO uint32_t BKP13R
```

RTC backup register 13, Address offset: 0x84

## 6.40.2.10 BKP14R

```
___IO uint32_t BKP14R
```

RTC backup register 14, Address offset: 0x88

#### 6.40.2.11 BKP15R

```
___IO uint32_t BKP15R
```

RTC backup register 15, Address offset: 0x8C

# 6.40.2.12 BKP16R

```
__IO uint32_t BKP16R
```

RTC backup register 16, Address offset: 0x90

## 6.40.2.13 BKP17R

```
___IO uint32_t BKP17R
```

RTC backup register 17, Address offset: 0x94

# 6.40.2.14 BKP18R

```
___IO uint32_t BKP18R
```

RTC backup register 18, Address offset: 0x98

## 6.40.2.15 BKP19R

```
__IO uint32_t BKP19R
```

RTC backup register 19, Address offset: 0x9C

# 6.40.2.16 BKP1R

```
___IO uint32_t BKP1R
```

RTC backup register 1, Address offset: 0x54

#### 6.40.2.17 BKP2R

```
___IO uint32_t BKP2R
```

RTC backup register 2, Address offset: 0x58

## 6.40.2.18 BKP3R

```
___IO uint32_t BKP3R
```

RTC backup register 3, Address offset: 0x5C

#### 6.40.2.19 BKP4R

```
___IO uint32_t BKP4R
```

RTC backup register 4, Address offset: 0x60

# 6.40.2.20 BKP5R

```
__IO uint32_t BKP5R
```

RTC backup register 5, Address offset: 0x64

## 6.40.2.21 BKP6R

```
__IO uint32_t BKP6R
```

RTC backup register 6, Address offset: 0x68

# 6.40.2.22 BKP7R

```
___IO uint32_t BKP7R
```

RTC backup register 7, Address offset: 0x6C

## 6.40.2.23 BKP8R

```
___IO uint32_t BKP8R
```

RTC backup register 8, Address offset: 0x70

## 6.40.2.24 BKP9R

```
___IO uint32_t BKP9R
```

RTC backup register 9, Address offset: 0x74

## 6.40.2.25 CALIBR

```
___IO uint32_t CALIBR
```

RTC calibration register, Address offset: 0x18

# 6.40.2.26 CALR

```
__IO uint32_t CALR
```

RTC calibration register, Address offset: 0x3C

## 6.40.2.27 CR

```
__IO uint32_t CR
```

RTC control register, Address offset: 0x08

#### 6.40.2.28 DR

```
__IO uint32_t DR
```

RTC date register, Address offset: 0x04

## 6.40.2.29 ISR

```
__IO uint32_t ISR
```

RTC initialization and status register, Address offset: 0x0C

#### 6.40.2.30 PRER

```
___IO uint32_t PRER
```

RTC prescaler register, Address offset: 0x10

#### 6.40.2.31 RESERVED7

uint32\_t RESERVED7

Reserved, 0x4C

# 6.40.2.32 SHIFTR

```
___IO uint32_t SHIFTR
```

RTC shift control register, Address offset: 0x2C

#### 6.40.2.33 SSR

```
___IO uint32_t SSR
```

RTC sub second register, Address offset: 0x28

## 6.40.2.34 TAFCR

```
___IO uint32_t TAFCR
```

RTC tamper and alternate function configuration register, Address offset: 0x40

#### 6.40.2.35 TR

```
__IO uint32_t TR
```

RTC time register, Address offset: 0x00

# 6.40.2.36 TSDR

```
__IO uint32_t TSDR
```

RTC time stamp date register, Address offset: 0x34

## 6.40.2.37 TSSSR

```
__IO uint32_t TSSSR
```

RTC time-stamp sub second register, Address offset: 0x38

# 6.40.2.38 TSTR

```
__IO uint32_t TSTR
```

RTC time stamp time register, Address offset: 0x30

## 6.40.2.39 WPR

```
___IO uint32_t WPR
```

RTC write protection register, Address offset: 0x24

# 6.40.2.40 WUTR

```
___IO uint32_t WUTR
```

RTC wakeup timer register, Address offset: 0x14

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

#### 6.41 **SCB\_Type Struct Reference**

Structure type to access the System Control Block (SCB).

```
#include <core_cm4.h>
```

#### **Data Fields**

```
• __I uint32_t CPUID
```

- \_\_IO uint32\_t ICSR
- \_\_IO uint32\_t VTOR
- \_\_IO uint32\_t AIRCR
- \_\_IO uint32\_t SCR
- \_\_IO uint32\_t CCR
- \_\_IO uint8\_t SHP [12]
- \_\_IO uint32\_t SHCSR
- \_\_IO uint32\_t CFSR
- \_\_IO uint32\_t HFSR
- \_\_IO uint32\_t DFSR
- \_\_IO uint32\_t MMFAR
- \_\_IO uint32\_t BFAR
- \_\_IO uint32\_t AFSR
- \_\_I uint32\_t PFR [2]
- \_\_I uint32\_t DFR
- \_\_I uint32\_t ADR
- \_\_I uint32\_t MMFR [4]
- \_\_I uint32\_t ISAR [5]
- uint32\_t RESERVED0 [5]
- \_\_IO uint32\_t CPACR

# 6.41.1 Detailed Description

Structure type to access the System Control Block (SCB).

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.42 SCnSCB\_Type Struct Reference

Structure type to access the System Control and ID Register not in the SCB.

```
#include <core_cm4.h>
```

#### **Data Fields**

- uint32\_t RESERVED0 [1]\_\_I uint32\_t ICTR
- \_\_IO uint32\_t ACTLR

# 6.42.1 Detailed Description

Structure type to access the System Control and ID Register not in the SCB.

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.43 SDIO\_TypeDef Struct Reference

SD host Interface.

```
#include <stm32f4xx.h>
```

# **Data Fields**

- \_\_IO uint32\_t POWER
- \_\_IO uint32\_t CLKCR
- \_\_IO uint32\_t ARG
- \_\_IO uint32\_t CMD
- \_\_I uint32\_t RESPCMD
- \_\_I uint32\_t RESP1
- \_\_I uint32\_t RESP2
- \_\_I uint32\_t RESP3
- \_\_I uint32\_t RESP4
- \_\_IO uint32\_t DTIMER\_\_IO uint32\_t DLEN
- \_\_IO uint32\_t DCTRL
- \_\_I uint32\_t DCOUNT
- \_\_I uint32\_t STA
- \_\_IO uint32\_t ICR
- \_\_IO uint32\_t MASK
- uint32\_t RESERVED0 [2]
- \_\_I uint32\_t FIFOCNT
- uint32\_t RESERVED1 [13]
- \_\_IO uint32\_t FIFO

# 6.43.1 Detailed Description

SD host Interface.

## 6.43.2 Field Documentation

# 6.43.2.1 ARG

```
___IO uint32_t ARG
```

SDIO argument register, Address offset: 0x08

#### 6.43.2.2 CLKCR

```
___IO uint32_t CLKCR
```

SDI clock control register, Address offset: 0x04

## 6.43.2.3 CMD

```
__IO uint32_t CMD
```

SDIO command register, Address offset: 0x0C

#### 6.43.2.4 DCOUNT

```
__I uint32_t DCOUNT
```

SDIO data counter register, Address offset: 0x30

# 6.43.2.5 DCTRL

```
__IO uint32_t DCTRL
```

SDIO data control register, Address offset: 0x2C

#### 6.43.2.6 DLEN

```
__IO uint32_t DLEN
```

SDIO data length register, Address offset: 0x28

# 6.43.2.7 DTIMER

```
___IO uint32_t DTIMER
```

SDIO data timer register, Address offset: 0x24

#### 6.43.2.8 FIFO

```
___IO uint32_t FIFO
```

SDIO data FIFO register, Address offset: 0x80

## 6.43.2.9 FIFOCNT

```
__I uint32_t FIFOCNT
```

SDIO FIFO counter register, Address offset: 0x48

#### 6.43.2.10 ICR

```
__IO uint32_t ICR
```

SDIO interrupt clear register, Address offset: 0x38

# 6.43.2.11 MASK

```
__IO uint32_t MASK
```

SDIO mask register, Address offset: 0x3C

## 6.43.2.12 POWER

```
__IO uint32_t POWER
```

SDIO power control register, Address offset: 0x00

## 6.43.2.13 RESERVED0

uint32\_t RESERVED0[2]

Reserved, 0x40-0x44

## 6.43.2.14 RESERVED1

```
uint32_t RESERVED1[13]
```

Reserved, 0x4C-0x7C

## 6.43.2.15 RESP1

```
___I uint32_t RESP1
```

SDIO response 1 register, Address offset: 0x14

# 6.43.2.16 RESP2

```
__I uint32_t RESP2
```

SDIO response 2 register, Address offset: 0x18

#### 6.43.2.17 RESP3

```
__I uint32_t RESP3
```

SDIO response 3 register, Address offset: 0x1C

## 6.43.2.18 RESP4

```
__I uint32_t RESP4
```

SDIO response 4 register, Address offset: 0x20

## 6.43.2.19 RESPCMD

```
__I uint32_t RESPCMD
```

SDIO command response register, Address offset: 0x10

## 6.43.2.20 STA

```
__I uint32_t STA
```

SDIO status register, Address offset: 0x34

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.44 SPI\_TypeDef Struct Reference

Serial Peripheral Interface.

```
#include <stm32f4xx.h>
```

#### **Data Fields**

- \_\_IO uint16\_t CR1
- uint16\_t RESERVED0
- \_\_IO uint16\_t CR2
- uint16\_t RESERVED1
- \_\_IO uint16\_t SR
- uint16\_t RESERVED2
- \_\_IO uint16\_t DR
- uint16\_t RESERVED3
- \_\_IO uint16\_t CRCPR
- uint16\_t RESERVED4
- \_\_IO uint16\_t RXCRCR
- uint16\_t RESERVED5
- \_\_IO uint16\_t TXCRCR
- uint16\_t RESERVED6
- \_\_IO uint16\_t I2SCFGR
- uint16\_t RESERVED7
- \_\_IO uint16\_t I2SPR
- uint16\_t RESERVED8

# 6.44.1 Detailed Description

Serial Peripheral Interface.

## 6.44.2 Field Documentation

## 6.44.2.1 CR1

```
__IO uint16_t CR1
```

SPI control register 1 (not used in I2S mode), Address offset: 0x00

### 6.44.2.2 CR2

```
__IO uint16_t CR2
```

SPI control register 2, Address offset: 0x04

## 6.44.2.3 CRCPR

```
__IO uint16_t CRCPR
```

SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10

#### 6.44.2.4 DR

```
__IO uint16_t DR
```

SPI data register, Address offset: 0x0C

## 6.44.2.5 I2SCFGR

```
___IO uint16_t I2SCFGR
```

SPI\_I2S configuration register, Address offset: 0x1C

## 6.44.2.6 I2SPR

```
___IO uint16_t I2SPR
```

SPI\_I2S prescaler register, Address offset: 0x20

## 6.44.2.7 RESERVED0

uint16\_t RESERVED0

Reserved, 0x02

## 6.44.2.8 RESERVED1

uint16\_t RESERVED1

Reserved, 0x06

## 6.44.2.9 RESERVED2

uint16\_t RESERVED2

Reserved, 0x0A

## 6.44.2.10 RESERVED3

uint16\_t RESERVED3

Reserved, 0x0E

## 6.44.2.11 RESERVED4

uint16\_t RESERVED4

Reserved, 0x12

## 6.44.2.12 RESERVED5

uint16\_t RESERVED5

Reserved, 0x16

#### 6.44.2.13 RESERVED6

uint16\_t RESERVED6

Reserved, 0x1A

## 6.44.2.14 RESERVED7

uint16\_t RESERVED7

Reserved, 0x1E

## 6.44.2.15 RESERVED8

uint16\_t RESERVED8

Reserved, 0x22

## 6.44.2.16 RXCRCR

\_\_IO uint16\_t RXCRCR

SPI RX CRC register (not used in I2S mode), Address offset: 0x14

## 6.44.2.17 SR

```
__IO uint16_t SR
```

SPI status register, Address offset: 0x08

#### 6.44.2.18 TXCRCR

```
___IO uint16_t TXCRCR
```

SPI TX CRC register (not used in I2S mode), Address offset: 0x18

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.45 SYSCFG\_TypeDef Struct Reference

System configuration controller.

```
#include <stm32f4xx.h>
```

## **Data Fields**

- \_\_IO uint32\_t MEMRMP
- \_\_IO uint32\_t PMC
- \_\_IO uint32\_t EXTICR [4]
- uint32\_t RESERVED [2]
- \_\_IO uint32\_t CMPCR

## 6.45.1 Detailed Description

System configuration controller.

## 6.45.2 Field Documentation

## 6.45.2.1 CMPCR

```
__IO uint32_t CMPCR
```

SYSCFG Compensation cell control register, Address offset: 0x20

## 6.45.2.2 EXTICR

```
__IO uint32_t EXTICR[4]
```

SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14

#### 6.45.2.3 MEMRMP

```
___IO uint32_t MEMRMP
```

SYSCFG memory remap register, Address offset: 0x00

#### 6.45.2.4 PMC

```
___IO uint32_t PMC
```

SYSCFG peripheral mode configuration register, Address offset: 0x04

## 6.45.2.5 RESERVED

```
uint32_t RESERVED[2]
```

Reserved, 0x18-0x1C

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.46 SysTick\_Type Struct Reference

Structure type to access the System Timer (SysTick).

```
#include <core_cm4.h>
```

## **Data Fields**

- \_\_IO uint32\_t CTRL
- \_\_IO uint32\_t LOAD
- \_\_IO uint32\_t VAL
- \_\_I uint32\_t CALIB

## 6.46.1 Detailed Description

Structure type to access the System Timer (SysTick).

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# 6.47 TIM\_BDTRInitTypeDef Struct Reference

BDTR structure definition.

```
#include <stm32f4xx_tim.h>
```

## **Data Fields**

- uint16\_t TIM\_OSSRState
- uint16\_t TIM\_OSSIState
- uint16 t TIM LOCKLevel
- uint16\_t TIM\_DeadTime
- uint16\_t TIM\_Break
- uint16\_t TIM\_BreakPolarity
- uint16\_t TIM\_AutomaticOutput

## 6.47.1 Detailed Description

BDTR structure definition.

Note

This structure is used only with TIM1 and TIM8.

## 6.47.2 Field Documentation

#### 6.47.2.1 TIM\_AutomaticOutput

```
uint16_t TIM_AutomaticOutput
```

Specifies whether the TIM Automatic Output feature is enabled or not. This parameter can be a value of TIM\_AOE\_Bit\_Set\_Reset

## 6.47.2.2 TIM\_Break

uint16\_t TIM\_Break

Specifies whether the TIM Break input is enabled or not. This parameter can be a value of TIM\_Break\_Input\_enable\_disable

## 6.47.2.3 TIM\_BreakPolarity

uint16\_t TIM\_BreakPolarity

Specifies the TIM Break Input pin polarity. This parameter can be a value of TIM\_Break\_Polarity

## 6.47.2.4 TIM\_DeadTime

uint16\_t TIM\_DeadTime

Specifies the delay time between the switching-off and the switching-on of the outputs. This parameter can be a number between 0x00 and 0xFF

## 6.47.2.5 TIM\_LOCKLevel

uint16\_t TIM\_LOCKLevel

Specifies the LOCK level parameters. This parameter can be a value of TIM\_Lock\_level

## 6.47.2.6 TIM\_OSSIState

uint16\_t TIM\_OSSIState

Specifies the Off-State used in Idle state. This parameter can be a value of TIM\_OSSI\_Off\_State\_Selection\_for\_Idle\_mode\_state

#### 6.47.2.7 TIM OSSRState

uint16\_t TIM\_OSSRState

Specifies the Off-State selection used in Run mode. This parameter can be a value of TIM\_OSSR\_Off\_State\_Selection\_for\_Run\_mode.

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_tim.h

# 6.48 TIM\_ICInitTypeDef Struct Reference

TIM Input Capture Init structure definition

```
#include <stm32f4xx_tim.h>
```

## **Data Fields**

- uint16\_t TIM\_Channel
- uint16\_t TIM\_ICPolarity
- uint16\_t TIM\_ICSelection
- uint16\_t TIM\_ICPrescaler
- uint16\_t TIM\_ICFilter

## 6.48.1 Detailed Description

TIM Input Capture Init structure definition

#### 6.48.2 Field Documentation

## 6.48.2.1 TIM Channel

```
uint16_t TIM_Channel
```

Specifies the TIM channel. This parameter can be a value of TIM\_Channel

## 6.48.2.2 TIM\_ICFilter

```
uint16_t TIM_ICFilter
```

Specifies the input capture filter. This parameter can be a number between 0x0 and 0xF

## 6.48.2.3 TIM\_ICPolarity

```
uint16_t TIM_ICPolarity
```

Specifies the active edge of the input signal. This parameter can be a value of TIM\_Input\_Capture\_Polarity

## 6.48.2.4 TIM\_ICPrescaler

```
uint16_t TIM_ICPrescaler
```

Specifies the Input Capture Prescaler. This parameter can be a value of TIM\_Input\_Capture\_Prescaler

## 6.48.2.5 TIM\_ICSelection

```
uint16_t TIM_ICSelection
```

Specifies the input. This parameter can be a value of TIM\_Input\_Capture\_Selection

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_tim.h

# 6.49 TIM\_OCInitTypeDef Struct Reference

TIM Output Compare Init structure definition

```
#include <stm32f4xx_tim.h>
```

## **Data Fields**

- uint16\_t TIM\_OCMode
- uint16\_t TIM\_OutputState
- uint16 t TIM OutputNState
- uint32\_t TIM\_Pulse
- uint16\_t TIM\_OCPolarity
- uint16\_t TIM\_OCNPolarity
- uint16\_t TIM\_OCIdleState
- uint16\_t TIM\_OCNIdleState

## 6.49.1 Detailed Description

TIM Output Compare Init structure definition

## 6.49.2 Field Documentation

## 6.49.2.1 TIM\_OCIdleState

```
uint16_t TIM_OCIdleState
```

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of TIM\_Output\_Compare\_Idle\_State

Note

This parameter is valid only for TIM1 and TIM8.

## 6.49.2.2 TIM\_OCMode

uint16\_t TIM\_OCMode

Specifies the TIM mode. This parameter can be a value of TIM\_Output\_Compare\_and\_PWM\_modes

## 6.49.2.3 TIM\_OCNIdleState

uint16\_t TIM\_OCNIdleState

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of TIM\_Output\_Compare\_N\_Idle\_State

Note

This parameter is valid only for TIM1 and TIM8.

## 6.49.2.4 TIM\_OCNPolarity

uint16\_t TIM\_OCNPolarity

Specifies the complementary output polarity. This parameter can be a value of TIM\_Output\_Compare\_N\_Polarity

Note

This parameter is valid only for TIM1 and TIM8.

## 6.49.2.5 TIM\_OCPolarity

uint16\_t TIM\_OCPolarity

Specifies the output polarity. This parameter can be a value of TIM\_Output\_Compare\_Polarity

## 6.49.2.6 TIM\_OutputNState

uint16\_t TIM\_OutputNState

Specifies the TIM complementary Output Compare state. This parameter can be a value of TIM\_Output\_Compare\_N\_State

Note

This parameter is valid only for TIM1 and TIM8.

## 6.49.2.7 TIM\_OutputState

```
uint16_t TIM_OutputState
```

Specifies the TIM Output Compare state. This parameter can be a value of TIM\_Output\_Compare\_State

## 6.49.2.8 TIM\_Pulse

```
uint32_t TIM_Pulse
```

Specifies the pulse value to be loaded into the Capture Compare Register. This parameter can be a number between 0x0000 and 0xFFFF

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_tim.h

# 6.50 TIM\_TimeBaseInitTypeDef Struct Reference

TIM Time Base Init structure definition

```
#include <stm32f4xx_tim.h>
```

## **Data Fields**

- uint16\_t TIM\_Prescaler
- uint16\_t TIM\_CounterMode
- uint32 t TIM Period
- uint16\_t TIM\_ClockDivision
- uint8\_t TIM\_RepetitionCounter

## 6.50.1 Detailed Description

TIM Time Base Init structure definition

Note

This structure is used with all TIMx except for TIM6 and TIM7.

## 6.50.2 Field Documentation

## 6.50.2.1 TIM\_ClockDivision

uint16\_t TIM\_ClockDivision

Specifies the clock division. This parameter can be a value of TIM Clock Division CKD

## 6.50.2.2 TIM\_CounterMode

uint16\_t TIM\_CounterMode

Specifies the counter mode. This parameter can be a value of TIM\_Counter\_Mode

## 6.50.2.3 TIM\_Period

uint32\_t TIM\_Period

Specifies the period value to be loaded into the active Auto-Reload Register at the next update event. This parameter must be a number between 0x0000 and 0xFFFF.

## 6.50.2.4 TIM\_Prescaler

uint16\_t TIM\_Prescaler

Specifies the prescaler value used to divide the TIM clock. This parameter can be a number between 0x0000 and 0xFFFF

## 6.50.2.5 TIM\_RepetitionCounter

uint8\_t TIM\_RepetitionCounter

Specifies the repetition counter value. Each time the RCR downcounter reaches zero, an update event is generated and counting restarts from the RCR value (N). This means in PWM mode that (N+1) corresponds to:

- the number of PWM periods in edge-aligned mode
- the number of half PWM period in center-aligned mode This parameter must be a number between 0x00 and 0xFF.

Note

This parameter is valid only for TIM1 and TIM8.

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_tim.h

# 6.51 TIM\_TypeDef Struct Reference

TIM.

#include <stm32f4xx.h>

#### **Data Fields**

- IO uint16 t CR1
- uint16\_t RESERVED0
- \_\_IO uint16\_t CR2
- uint16\_t RESERVED1
- \_\_IO uint16\_t SMCR
- uint16\_t RESERVED2
- IO uint16 t DIER
- uint16\_t RESERVED3
- \_\_IO uint16\_t SR
- uint16\_t RESERVED4
- \_\_lO uint16\_t EGR
- uint16 t RESERVED5
- \_\_IO uint16\_t CCMR1
- uint16\_t RESERVED6
- \_\_IO uint16\_t CCMR2
- uint16\_t RESERVED7
- \_\_IO uint16\_t CCER
- uint16\_t RESERVED8
- \_\_IO uint32\_t CNT
- \_\_IO uint16\_t PSC
- uint16\_t RESERVED9
- \_\_IO uint32\_t ARR
- \_\_IO uint16\_t RCR
- uint16\_t RESERVED10
- \_\_IO uint32\_t CCR1
- \_\_IO uint32\_t CCR2
- \_\_IO uint32\_t CCR3
- \_\_IO uint32\_t CCR4
- \_\_IO uint16\_t BDTR
- uint16\_t RESERVED11
- \_\_IO uint16\_t DCR
- uint16\_t RESERVED12
- IO uint16 t DMAR
- uint16\_t RESERVED13
- \_\_IO uint16\_t OR
- uint16\_t RESERVED14

## 6.51.1 Detailed Description

TIM.

## 6.51.2 Field Documentation

## 6.51.2.1 ARR

```
__IO uint32_t ARR
```

TIM auto-reload register, Address offset: 0x2C

#### 6.51.2.2 BDTR

```
___IO uint16_t BDTR
```

TIM break and dead-time register, Address offset: 0x44

## 6.51.2.3 CCER

```
___IO uint16_t CCER
```

TIM capture/compare enable register, Address offset: 0x20

## 6.51.2.4 CCMR1

```
__IO uint16_t CCMR1
```

TIM capture/compare mode register 1, Address offset: 0x18

#### 6.51.2.5 CCMR2

```
__IO uint16_t CCMR2
```

TIM capture/compare mode register 2, Address offset: 0x1C

## 6.51.2.6 CCR1

```
__IO uint32_t CCR1
```

TIM capture/compare register 1, Address offset: 0x34

## 6.51.2.7 CCR2

```
__IO uint32_t CCR2
```

TIM capture/compare register 2, Address offset: 0x38

## 6.51.2.8 CCR3

```
___IO uint32_t CCR3
```

TIM capture/compare register 3, Address offset: 0x3C

#### 6.51.2.9 CCR4

```
___IO uint32_t CCR4
```

TIM capture/compare register 4, Address offset: 0x40

## 6.51.2.10 CNT

```
__IO uint32_t CNT
```

TIM counter register, Address offset: 0x24

#### 6.51.2.11 CR1

```
__IO uint16_t CR1
```

TIM control register 1, Address offset: 0x00

## 6.51.2.12 CR2

```
__IO uint16_t CR2
```

TIM control register 2, Address offset: 0x04

#### 6.51.2.13 DCR

```
__IO uint16_t DCR
```

TIM DMA control register, Address offset: 0x48

## 6.51.2.14 DIER

```
___IO uint16_t DIER
```

TIM DMA/interrupt enable register, Address offset: 0x0C

## 6.51.2.15 DMAR

```
___IO uint16_t DMAR
```

TIM DMA address for full transfer, Address offset: 0x4C

## 6.51.2.16 EGR

```
___IO uint16_t EGR
```

TIM event generation register, Address offset: 0x14

#### 6.51.2.17 OR

```
__IO uint16_t OR
```

TIM option register, Address offset: 0x50

## 6.51.2.18 PSC

```
__IO uint16_t PSC
```

TIM prescaler, Address offset: 0x28

#### 6.51.2.19 RCR

```
__IO uint16_t RCR
```

TIM repetition counter register, Address offset: 0x30

## 6.51.2.20 RESERVED0

```
uint16_t RESERVED0
```

Reserved, 0x02

## 6.51.2.21 RESERVED1

uint16\_t RESERVED1

Reserved, 0x06

## 6.51.2.22 RESERVED10

uint16\_t RESERVED10

Reserved, 0x32

## 6.51.2.23 RESERVED11

uint16\_t RESERVED11

Reserved, 0x46

## 6.51.2.24 RESERVED12

uint16\_t RESERVED12

Reserved, 0x4A

## 6.51.2.25 RESERVED13

uint16\_t RESERVED13

Reserved, 0x4E

#### 6.51.2.26 RESERVED14

uint16\_t RESERVED14

Reserved, 0x52

#### 6.51.2.27 RESERVED2

uint16\_t RESERVED2

Reserved, 0x0A

## 6.51.2.28 RESERVED3

uint16\_t RESERVED3

Reserved, 0x0E

## 6.51.2.29 RESERVED4

uint16\_t RESERVED4

Reserved, 0x12

## 6.51.2.30 RESERVED5

uint16\_t RESERVED5

Reserved, 0x16

## 6.51.2.31 RESERVED6

uint16\_t RESERVED6

Reserved, 0x1A

#### 6.51.2.32 RESERVED7

uint16\_t RESERVED7

Reserved, 0x1E

## 6.51.2.33 RESERVED8

uint16\_t RESERVED8

Reserved, 0x22

## 6.51.2.34 RESERVED9

uint16\_t RESERVED9

Reserved, 0x2A

## 6.51.2.35 SMCR

```
__IO uint16_t SMCR
```

TIM slave mode control register, Address offset: 0x08

## 6.51.2.36 SR

```
__IO uint16_t SR
```

TIM status register, Address offset: 0x10

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.52 UART\_Communication Struct Reference

## **Data Fields**

- uint8\_t receive [STORAGE]
- uint8\_t buffer [STORAGE]
- int err\_code

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/UART\_communication.h

# 6.53 USART\_TypeDef Struct Reference

Universal Synchronous Asynchronous Receiver Transmitter.

```
#include <stm32f4xx.h>
```

#### **Data Fields**

- \_\_IO uint16\_t SR
- uint16\_t RESERVED0
- \_\_IO uint16\_t DR
- uint16\_t RESERVED1
- \_\_IO uint16\_t BRR
- uint16\_t RESERVED2
- \_\_IO uint16\_t CR1
- uint16\_t RESERVED3
- \_\_IO uint16\_t CR2
- uint16\_t RESERVED4
- \_\_IO uint16\_t CR3
- uint16\_t RESERVED5
- \_\_IO uint16\_t GTPR
- uint16\_t RESERVED6

## 6.53.1 Detailed Description

Universal Synchronous Asynchronous Receiver Transmitter.

## 6.53.2 Field Documentation

## 6.53.2.1 BRR

```
___IO uint16_t BRR
```

USART Baud rate register, Address offset: 0x08

#### 6.53.2.2 CR1

```
___IO uint16_t CR1
```

USART Control register 1, Address offset: 0x0C

## 6.53.2.3 CR2

```
___IO uint16_t CR2
```

USART Control register 2, Address offset: 0x10

#### 6.53.2.4 CR3

```
__IO uint16_t CR3
```

USART Control register 3, Address offset: 0x14

## 6.53.2.5 DR

```
__IO uint16_t DR
```

USART Data register, Address offset: 0x04

## 6.53.2.6 GTPR

```
___IO uint16_t GTPR
```

USART Guard time and prescaler register, Address offset: 0x18

## 6.53.2.7 RESERVED0

uint16\_t RESERVED0

Reserved, 0x02

## 6.53.2.8 RESERVED1

uint16\_t RESERVED1

Reserved, 0x06

## 6.53.2.9 RESERVED2

uint16\_t RESERVED2

Reserved, 0x0A

#### 6.53.2.10 RESERVED3

uint16\_t RESERVED3

Reserved, 0x0E

#### 6.53.2.11 RESERVED4

uint16\_t RESERVED4

Reserved, 0x12

## 6.53.2.12 RESERVED5

uint16\_t RESERVED5

Reserved, 0x16

#### 6.53.2.13 RESERVED6

uint16\_t RESERVED6

Reserved, 0x1A

#### 6.53.2.14 SR

```
__IO uint16_t SR
```

USART Status register, Address offset: 0x00

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.54 VGA\_t Struct Reference

## **Data Fields**

- uint16\_t hsync\_cnt
- uint32\_t start\_adr
- uint32\_t dma2\_cr\_reg

The documentation for this struct was generated from the following file:

CUBE\_IDE/VGA/Core/Inc/stm32\_ub\_vga\_screen.h

# 6.55 WWDG\_TypeDef Struct Reference

Window WATCHDOG.

#include <stm32f4xx.h>

## **Data Fields**

- \_\_IO uint32\_t CR
- \_\_IO uint32\_t CFR
- \_\_IO uint32\_t SR

## 6.55.1 Detailed Description

Window WATCHDOG.

## 6.55.2 Field Documentation

## 6.55.2.1 CFR

```
___IO uint32_t CFR
```

WWDG Configuration register, Address offset: 0x04

## 6.55.2.2 CR

```
__IO uint32_t CR
```

WWDG Control register, Address offset: 0x00

## 6.55.2.3 SR

```
__IO uint32_t SR
```

WWDG Status register, Address offset: 0x08

The documentation for this struct was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/stm32f4xx.h

# 6.56 xPSR\_Type Union Reference

Union type to access the Special-Purpose Program Status Registers (xPSR).

```
#include <core_cm4.h>
```

## **Data Fields**

```
    struct {
        uint32_t ISR:9
        uint32_t _reserved0:7
        uint32_t GE:4
        uint32_t _reserved1:4
        uint32_t T:1
        uint32_t IT:2
        uint32_t Q:1
        uint32_t V:1
        uint32_t C:1
        uint32_t C:1
        uint32_t Z:1
        uint32_t N:1
        } b
    uint32_t w
```

## 6.56.1 Detailed Description

Union type to access the Special-Purpose Program Status Registers (xPSR).

The documentation for this union was generated from the following file:

• CUBE\_IDE/VGA/Core/Inc/core\_cm4.h

# **Chapter 7**

# **File Documentation**

# 7.1 CUBE\_IDE/VGA/Core/Inc/API\_functions.h File Reference

Header file for API functions.

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include "stm32_ub_vga_screen.h"
#include "logic_layer.h"
```

#### **Macros**

- #define sgn(x) ((x<0)?-1:((x>0)?1:0))
- #define **BITMAP\_HEIGHT** 77
- #define BITMAP\_WIDTH 120
- #define BITMAP\_SIZE 9240

## **Functions**

int API\_draw\_line (int x\_1, int y\_1, int x\_2, int y\_2, int color, int weight)
 This function gives the user the ability to draw lines on a VGA screen.

• int API clearscreen (int color)

This function gives the user the ability to clear the screen to a certain color.

• int API\_draw\_rectangle (int x, int y, int width, int height, int color, int filled)

This function gives the user the ability to draw a rectangle on a VGA screen.

• int API\_draw\_bitmap (int bm\_nr, int x\_lup, int y\_lup)

This function gives the user the ability to put a bitmap on the VGA screen.

## 7.1.1 Detailed Description

Header file for API functions.

**Authors** 

Naomi Born

Date

17-05-2023

Version

1.0

## 7.1.2 Function Documentation

## 7.1.2.1 API\_clearscreen()

This function gives the user the ability to clear the screen to a certain color.

#### **Parameters**

```
color Color of the screen
```

Returns

Error code if error occurs

## 7.1.2.2 API\_draw\_bitmap()

This function gives the user the ability to put a bitmap on the VGA screen.

#### **Parameters**

x_lup	X coordinate of x left up
y_lup	Y coordinate of y left up
bm⊷	Number of the bitmap from 1 to 10
_nr	

#### Returns

Error code if error or no error occurs

## 7.1.2.3 API\_draw\_line()

This function gives the user the ability to draw lines on a VGA screen.

## **Parameters**

x_1	Starting point coördinate of x
x_2	Ending point coördinate of x
y_1	Starting point coördinate of y
y_2	Ending point coördinate of y
color	Color of the line
weight	Width of the line

## Returns

Error code if error or no error occurs

## 7.1.2.4 API\_draw\_rectangle()

```
int API_draw_rectangle (
    int x_1,
    int y_1,
    int width,
    int height,
    int color,
    int filled )
```

This function gives the user the ability to draw a rectangle on a VGA screen.

#### **Parameters**

x_1	Starting point coördinate of x (upper left)
y_1	Starting point coördinate of y (upper left)
width	Width of the rectangle max. 320
height	Height of the rectangle max. 240
color	Color of the rectangle/borders
filled	1 is filled rectangle 0 is just borders

#### Returns

Error code if error occurs

# 7.2 API\_functions.h

## Go to the documentation of this file.

```
00010 #ifndef INC_API_FUNCTIONS_H_
00011 #define INC_API_FUNCTIONS_H_
00012
00013 //#include <library-header>
00014 #include <stdio.h>
00015 #include <stdlib.h>
00016 #include <string.h>
00017
00018 //#include other "user-header"
00019 #include "stm32_ub_vga_screen.h"
00020 #include "logic_layer.h"
00021
00022 //#define-statements
00023 \#define sgn(x) ((x<0)?-1:((x>0)?1:0)) // macro to return the sign of a number
00024 #define BITMAP_HEIGHT 77
00025 #define BITMAP_WIDTH 120
00026 #define BITMAP_SIZE 9240
00027
00028 // prototype user functions
00029 int API_draw_line(int x_1, int y_1, int x_2, int y_2, int color, int weight);
00030 int API_clearscreen(int color);
00031 int API_draw_rectangle(int x, int y, int width, int height, int color, int filled); 00032 int API_draw_bitmap(int bm_nr, int x_lup, int y_lup);
00033
00034 #endif /* INC_API_FUNCTIONS_H_ */
```

# 7.3 CUBE\_IDE/VGA/Core/Inc/bitmap\_arrows.h File Reference

Header file for bitmap arrays.

## **Variables**

- const int arrow\_up []
- const int arrow\_right []
- const int arrow\_left []
- const int arrow\_down []

7.4 bitmap\_arrows.h 961

## 7.3.1 Detailed Description

Header file for bitmap arrays.

**Authors** 

Naomi Born

Date

31-05-2023

Version

1.0

# 7.4 bitmap\_arrows.h

```
Go to the documentation of this file.
```

```
00010 #ifndef INC_BITMAP_ARROWS_H_
00011 #define INC BITMAP ARROWS H
00012
00013 const int arrow_up[] = {
00014
255,
 255,
       255,
        255
        255
00015
255,
255.
255,
 255, 255, 255,
   255, 255,
    255, 255, 255, 255, 255, 255, 255,
       255,
       255,
        255,
255,
        255,
255,
         255,
255,
   255, 255,
    255, 255, 255, 255, 255, 255,
 255.
 255,
  255,
      255,
       255,
       255,
        255
00021
```

```
00022
  255, 255,
          255.
   255,
     255,
  00023
  00024
  255.
     255,
  00026
  255.
     255.
      255.
        255.
  255.
 255, 255,
       255,
  255
   255
  0,\ 0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
  255,
                                255.
```

```
00051
  255,
00052
  255, 255,
00053
  255.
     255, 255, 255, 255, 255, 255, 255,
  00055
  255.
  255
   255
  0,\ 0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
  255.
  00065
```

7.4 bitmap arrows.h 965

```
00067
    00068
     00069
    0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
    255,
       00070
    255,
     00071
    00072
    00073
    255
       00074
    00075
    255, 255, 255, 255, 255, 255, 255,
                               255
    255
00076
     00077
    00078
     255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,
    00079
```

```
00080
255, 255,
 255, 255, 255,
 255,
255
255.
255.
00081
00082
00083
00084
255.
255,
255, 255,
   255.
   255
255.
255.
00085
2.55.
00086
255.
   255.
255.
255,
255,
255,
   255,
255,
255, 255,
   255.
   255.
00093 const int arrow_right[] = {
00094
255,
255,
   255,
   255,
   255,
00095
255,
00096
```

7.4 bitmap arrows.h 967

```
00097
255.
255.
255,
  255,
   255,
   255,
   255,
    255, 255, 255,
255
 255.
 255,
 255,
  255,
     255,
     255,
      255,
      255,
      255.
00008
00099
255.
 255.
 255.
 255.
  255.
  255, 255,
   255, 255, 255, 255, 255, 255, 255,
     255.
      255.
      255,
00100
255.
00101
255.
 255,
 255,
  255,
  255, 255,
   255,
   255, 255,
    255, 255,
    255,
     255,
     255,
      255,
      255.
      255
255.
255.
00102
255.
00103
255, 255,
 255, 255,
  255, 255, 255, 255, 255,
    255, 255, 255, 255,
     255, 255,
255.
      255.
      255,
255.
255.
255, 255,
 255, 255, 255,
      255,
255,
255,
255,
2.55.
255, 255, 255, 255, 255, 255,
   255,
      255
       255,
255,
255,
00106
255, 255,
255.
      255.
      255.
       255.
2.5.5
255.
255.
255,
       255.
00110
```

```
2.55
                                   2.5.5
  00114
  255, 255,
  255, 255, 255, 255,
         00115
  255
   0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
  255,
  00117
  255.
  00118
  255.
  00119
  255,
  255
   00120
  00121
  255.
               255
         255, 255,
            255.
              255,
  255
   255.
       255.
00122
  255,
   255,
     255, 255, 255, 255, 255, 255,
   255, 255, 255,
  255,
  00126
```

7.4 bitmap\_arrows.h 969

```
255, 255, 255, 255, 255, 255,
00127
   255, 255, 255, 255,
   00128
  255, 255, 255,
  255,
   255, 255, 255, 255,
   255, 255,
  00131
    255, 255,
  00132
    00133
  255,
   00135
  255, 255,
00136
   255, 255,
00137
   255, 255, 255, 255,
   00138
  255, 255, 255, 255,
   0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
  255, 255, 255, 255, 255,
   255, 255, 255, 255, 255, 255,
  00141
   00142
   00143
```

```
00147
  00148
  255,
   0, 0, 0,
    0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,
  255.
  00150
  00151
  255.
  00152
  255,
  255
   00153
  00154
  00155
  255.
00156
  255, 255, 255, 255, 255, 255,
               255,
   255,
                            255,
                              255,
                               255,
00157
  00158
```

7.4 bitmap arrows.h 971

```
00159
255.
255, 255,
 255, 255, 255,
 255
255.
   255,
   255,
   255.
00160
00161
255.
255, 255, 255, 255, 255, 255,
 255.
   255.
2.5.5
00163
255.
255,
 255,
 255, 255, 255,
 255, 255, 255,
  255, 255, 255, 255,
   255, 255,
   255.
   255
255.
255.
00164
00165
255.
   255.
255,
255,
   255,
255,
255.
   255.
    255.
255.
00171 };
00173 const int arrow_left[]
00175
```

```
00176
255.
255,
  255,
  255,
   255,
   255,
   255,
    255, 255, 255,
     255,
     255,
255
255
 255.
 255,
  255,
      255,
      255.
      255.
00177
00178
255.
 255.
 255.
 255.
  255.
  255, 255,
   255, 255, 255, 255, 255, 255, 255,
     255.
      255.
      255,
00179
255.
00180
255.
 255.
 255,
  255,
  255, 255,
   255,
   255, 255,
    255, 255,
     255,
     255,
     255,
      255,
      255.
      255
255.
255.
00181
255.
00182
255.
 255.
 255,
  255,
  255, 255,
   255, 255, 255,
    255, 255, 255, 255,
     255, 255,
255.
      255.
      255,
255.
255.
255, 255,
 255,
255,
255
255,
2.55.
255,
 255,
 255, 255,
  255, 255, 255,
   255,
      255,
       255,
255,
00185
255, 255,
255.
255,
255.
      255.
       255.
2.5.5
255.
255.
255,
       255.
       255.
255,
00189
255.
       2.5.5
```

7.4 bitmap arrows.h 973

```
255,
2.55
  2.5.5
255, 255.
  255.
255,
00193
00194
255,
255,
00196
00197
00198
255
255,
00199
00200
255,
255, 255,
ο. ο,
255,
255,
0,
0, 0,
00204
255, 255, 255, 255, 255, 255,
255,
00205
```

```
255, 255, 255, 255, 255, 255, 255,
00206
255, 255, 255, 255, 255, 255,
255, 255, 255, 255,
0, 0,
255. 255. 255. 255.
00209
255, 255, 255,
00210
255,
00211
255,
255,
255.
00214
255, 255,
00215
255, 255, 255,
00216
0, 0, 0, 0,
255, 255, 255, 255,
255, 255, 255, 255,
255, 255, 255, 255, 255, 255,
255, 255, 255, 255, 255, 255, 255,
00220
255, 255, 255, 255, 255, 255, 255,
255, 255, 255, 255, 255, 255, 255,
```

7.4 bitmap\_arrows.h 975

```
00226
00227
255,
255,
00230
00231
255
00232
255
255.
 255
00234
255.
00235
255, 255, 255,
255, 255, 255,
255,
 255,
 255,
 255,
00236
00237
```

```
00238
255.
255, 255,
 255, 255, 255,
  255
255
255.
   255,
    255,
    255.
00239
00240
255.
255, 255, 255,
 255, 255, 255,
  255.
    255,
00241
2.5.5
00242
255.
255,
 255,
 255, 255, 255,
  255, 255, 255,
  255, 255, 255, 255,
   255,
   255,
    255.
    255
255.
255.
00243
255.
00244
255.
    255.
    255.
255.
255.
255,
255,
255,
    255,
    255,
255,
00247
255.
    255.
    255.
255.
00251 };
00253 const int arrow_down[]
00254
```

7.4 bitmap arrows.h

```
00255
255.
255, 255, 255,
 255,
255,
255, 255,
 255,
  255,
  255.
00256
00257
255.
255.
2.5.5
00259
255.
255, 255,
  255.
255.
  2.55
255.
00261
255.
  255.
255.
255,
255
255,
255
255.
255,
  255.
```

```
00272
     00273
    0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
    255,
       255,
     00275
    00276
    00277
    255
       00278
    00279
    255, 255, 255, 255, 255, 255, 255, 255
    255
00280
     255,
00281
    255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,
```

```
255, 255, 255, 255, 255, 255, 255,
255,
 255,
255.
 255.
   255, 255, 255, 255, 255, 255, 255,
255.
255.
255, 255,
      255,
255, 255,
0, 0,
255,
255.
  0.0.
0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
255.
255, 255,
    255,
      255, 255,
                               255,
                                 255. 255.
255. 255.
    255, 255,
255, 255.
```

255, 255, 255, 255,

7.4 bitmap arrows.h 981

```
255,
255, 255,
 255, 255, 255,
255
255,
255,
255,
255,
 255,
00314
00315
255.
255, 255,
00317
255.
255.
255.
255.
00319
0, 0
255.
255, 255, 255,
255
255,
255,
255
255.
255,
255,
255,
255,
 255,
  255,
  255,
  255,
   255,
   255,
   255,
00326
```

```
255, 255, 255,
255.
   255.
255, 255, 255,
00332 #endif /* INC_BITMAP_ARROWS_H_ */
```

## 7.5 CUBE\_IDE/VGA/Core/Inc/bitmap\_smileys.h File Reference

Header file for bitmap arrays.

## **Variables**

- const int smiley\_happy\_col []
- const int smiley\_angry\_col []
- const int smiley\_sad\_col[]
- · const int smiley\_happy []
- const int smiley\_sad []
- · const int smiley\_angry []

## 7.5.1 Detailed Description

Header file for bitmap arrays.

**Authors** 

Naomi Born

Date

31-05-2023

Version

1.0

```
Go to the documentation of this file.
00011 #ifndef INC_BITMAP_SMILEYS_H_
00012 #define INC_BITMAP_SMILEYS_H_
00013
00016
   00017
   255
    00018
   0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
  255,
   00019
  255, 255, 255, 255, 255, 255, 255
  00020
  255, 255, 255, 255
  255.
  255
    255, 255, 255, 255, 255, 255, 255,
  255, 255, 255, 255,
                    255, 255, 255,
       255,
         255,
00024
   255, 255, 255, 255, 255,
                    255, 255, 255, 255,
    255,
       255,
```

```
255.
  0,\ 0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
 255.
    255,
  00033
  252
  252,
  00035
  252.
                            252
                              252.
 00036
  00037
  00039
  252,
                         252,
                           252,
                            252,
  255
00040
  00041
  252, 252, 252, 0, 0,
          0, 0,
    255
   255.
 00042
```

```
00043
255, 255, 255, 255, 255,
00044
255,
255, 255, 255, 255,
00045
255, 255, 255, 255, 255,
00046
255,
255, 255,
00047
252, 252, 0, 0, 0, 0,
 255, 255, 255, 255, 255, 255, 255,
00048
255, 255, 255, 255, 255,
255, 255, 255, 255, 255,
00050
255, 255, 255,
 255,
255,
00051
255,
255,
```

```
255, 255, 255, 255, 0, 0,
255,
255. 255.
    255.
00062
255, 255, 255,
00063
252, 252, 252, 252, 252, 247, 247, 247, 247, 252, 252, 252, 252, 252, 252, 252, 0, 0, 0, 0,
255, 255, 255,
00064
255, 255
00065
255, 255
00066
255, 255
00067
00068
252.
00069
0, 0, 0,
00070
00071
```

```
00072
0, 0, 255,
255, 255, 255, 255, 255, 255, 255,
00073
255
255, 255, 255, 255, 255, 255, 255,
00074
00075
255,
00076
00077
00079
255,
255,
255, 255,
255,
255,
255, 255, 255, 255, 255, 255, 255,
255,
255.
```

```
255.
255, 255, 255,
255.
00091
00092 };
00094 const int smiley_angry_col[]
255,
255,
255,
  255,
255, 255, 255, 255, 255, 255, 255,
255, 255,
255, 255, 255, 255,
 255,
255,
255, 255,
255,
255,
0, 0,
```

```
255.
  255,
   224,
  224.
   224.
      00109
  00110
  224, 224, 224, 224, 224,
          224,
                              224.
                                224
  255.
  224, 0,
  00114
  0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
   00115
  00116
  255, 255, 255, 255, 255, 255,
00117
```

```
00118
0, 0, 0, 0, 0,
255, 255, 255, 255, 255,
255, 255, 255, 255, 255,
255, 255, 255, 255, 255, 255,
255, 255, 255, 255, 255,
 255, 255,
00122
224, 224, 0, 0, 0, 0,
 255, 255, 255, 255, 255, 255, 255,
00125
255,
255, 255, 255, 255, 255, 255,
  255, 255,
255,
```

```
255.
00138
00139
00140
255.
00143
00144
00145
255,
255.
00146
```

```
00147
255, 255, 255, 255, 255, 255, 255,
0, 0, 0,
00151
0. 0. 0. 0.
255,
255,
00152
00154
```

```
255.
  255.
    255, 255,
 0, 0, 0, 0, 0,
          0, 0,
                              255,
 255, 255, 255, 255, 255.
  255.
 255, 255, 255, 255, 255, 255, 255,
  00167
  255, 255, 255,
      0, 0,
   255, 255,
 00168
 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
 00171
  00172 };
00173
00174 const int smiley_sad_col[]
  255
 255,
                            255.
                              255.
  0, 0
```

```
255.
     255, 255, 255, 255, 255, 255, 255,
              255.
        255, 255,
    255, 255,
    255, 255, 255, 255, 255,
     0, 0, 0, 0,
       0,\ 0,\ 0,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,
    00184
     0, 0, 0,
                                                              255.
    00189
     0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 25
    00190
    00191
     255
```

```
00193
       255
         255,
              00195
     255,
              255,
00197
       00198
      252,
                                                                                           252,
     255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 0,\ 0,\ 0,\ 0,\ 0,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 25
     00200
       255,
       255, 255, 255, 255, 0, 0,
                              252,
     255, 255, 255,
                     255,
              255,
       252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 252,\ 252,\ 252,\ 252,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,
     252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,
     255, 255, 255, 255, 255,
```

```
255, 255, 255,
255, 255, 255,
255,
255, 255, 255,
0, 0, 0, 0,
255, 255,
255, 255.
0,
0, 0,
255, 255, 255, 255,
00212
255, 255, 255, 255, 255, 255,
00213
252, 252, 252, 0, 0, 0,
 0,
 00214
252,
00218
252,
00219
00220
255
255.
00221
```

```
00222
255
255,
255, 255, 255, 255, 255, 255, 255,
00224
255, 255, 255, 255, 255, 255,
00225
255,
255, 255, 255, 255,
00226
00227
00229
255, 255, 255, 255, 255, 255, 255,
 255,
255, 255, 255, 255, 255, 255, 255,
255,
```

```
255.
  0, 0, 0,
   0,\ 0,\ 0,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,\ 252,
  00242
  255.
   255, 255, 255, 255
  255, 255, 255, 255, 255, 255, 255,
  00247
  255,
                              255,
  255
 00248
  00249
  255
                                255
```

```
00251
255.
00252 };
00253
00254 const int smiley_happy[]
00255
255,
     255,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 255, 255,
  255, 255,
255
255,
255.
 255,
 255,
 255,
00258
00259
255, 255, 255, 255, 255, 255, 255,
00260
255, 255, 255, 255, 255
00261
255,
0, 0, 0, 0, 0,
 255, 255, 255, 255, 255, 255, 255,
255.
00262
255,
00264
255,
     255,
00265
00266
255,
 255,
     0.0
00267
```

```
00268
00270
255, 255, 255,
255,
00272
00273
255,
  255,
255.
255.
255.
255,
255,
255,
255, 255, 255, 255, 255, 255, 0, 0, 0, 0,
 255, 255, 255,
255,
 255, 255, 255, 255, 255, 0, 0, 0, 0,
255, 255, 255,
```

```
00297
00298
255
00299
00300
255,
255,
255, 255,
  255.
00301
00302
0.0.
255, 255, 255,
00303
255, 255, 255,
00304
255, 255,
00305
255, 255,
0.0.
0.0.
255,
255
255, 255, 255, 255, 255, 255, 255,
255,
255.
```

```
255, 255, 255, 255, 255, 255, 255,
255.
255, 255, 255, 255, 255, 255, 255,
00317
00318
255,
255
255.
255,
0, 0, 0,
00319
255.
00320
0.0.
255,
00321
00322
00323
255, 255, 255, 255, 255, 255, 255,
00324
255, 255, 255, 255
255,
00325
```

```
00326
255.
255
00328
255,
 255, 255,
  255, 255, 255, 255, 255, 255, 255,
255,
255,
255, 255,
   255,
   255,
    255.
    255.
00330
00331
00332 };
00333
2.5.5
00336
0, 0,
255.
255,
00339
255, 255, 255, 255, 255, 255,
255
00340
255, 255, 255, 255,
00341
255, 255, 255, 255, 255, 255, 255,
255,
00342
```

```
00343
255.
255
255,
00345
00346
00347
00348
00350
255,
```

```
00362
  255, 255, 255, 255, 255, 0, 0, 0, 0,
               00363
  255,
  00364
  0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
  00365
  00366
  255, 255, 255, 255, 255,
  255, 255, 255,
00368
  255, 255, 255,
  00369
  255, 255, 255,
00370
  255, 255,
  00371
```

7.6 bitmap\_smileys.h 1007

```
255, 255, 255, 255,
00372
255, 255, 255, 255, 255,
255
255,
255, 255, 255, 255, 255, 255,
00374
255,
255,
255, 255,
255,
00376
00377
255.
255,
255,
255, 255, 255, 255, 255, 255,
```

```
0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
       255,
          255, 255, 255, 255, 255, 255,
    255.
     255.
        255, 255,
    255, 255, 255, 255, 255, 255, 255, 255.
     255, 255, 255, 255, 255, 255, 255,
    255, 255, 255, 255, 255, 255, 255,
    00392
    00393
    255.
       00394
    00397
    0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
    00398
    00399
    255
      255.
    00400
```

7.6 bitmap\_smileys.h 1009

```
00401
255.
255,
255
255,
255,
255,
 255, 255, 255, 255, 255, 255,
00403
00404
255,
255, 255, 255,
00405
255, 255, 255, 255, 255, 255, 255,
00406
255, 255, 255, 255, 255, 255, 255,
00408
00409
2.5.5
00413
00414 const int smiley_angry[] =
00415
255,
00416
255,
00417
```

```
0,\ 0,\ 0,\ 0,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 255,\ 
  00418
  255.
  255
   255, 255, 255, 255, 255, 255,
  255, 255, 255, 255, 255,
  255,
   255,
     255.
       255,
         255,
           255,
            255,
00/122
  00423
  255,
  0, 0, 0,
  255,
```

7.6 bitmap\_smileys.h

```
00447
255, 255, 255, 255, 255, 255, 255,
255.
255
255,
255, 255, 255, 255, 255, 255,
255, 255, 255, 255,
 255, 255,
255,
00451
255, 255, 255, 255, 255, 0, 0, 0, 0,
 00452
255.
00453
00454
255,
255,
255,
255
255,
255, 255, 255, 255, 0, 0,
 255,
255
```

7.6 bitmap\_smileys.h 1013

```
255
00469
255, 255, 255, 255,
255,
255.
0,
0, 0, 0, 0,
255, 255, 255, 0, 0, 0,
00473
00474
255,
255, 255, 255, 255, 255,
 255,
 255,
 255,
 255, 255, 255, 255,
  255, 255, 255, 255, 255,
  255.
255
00475
```

```
00476
255, 255, 255,
 255, 255, 255, 255,
255,
255,
255, 255,
00480
00481
255,
255,
255,
255, 255,
 255, 255,
255,
255, 255, 255, 255, 255,
255, 255, 255, 255, 255, 255, 255,
255,
255,
```

## 7.7 CUBE IDE/VGA/Core/Inc/core cm4.h File Reference

CMSIS Cortex-M4 Core Peripheral Access Layer Header File.

```
#include <stdint.h>
#include <core_cmInstr.h>
#include <core_cmFunc.h>
#include <core_cm4_simd.h>
```

#### **Data Structures**

union APSR Type

Union type to access the Application Program Status Register (APSR).

union IPSR\_Type

Union type to access the Interrupt Program Status Register (IPSR).

union xPSR Type

Union type to access the Special-Purpose Program Status Registers (xPSR).

• union CONTROL\_Type

Union type to access the Control Registers (CONTROL).

struct NVIC\_Type

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

struct SCB\_Type

Structure type to access the System Control Block (SCB).

struct SCnSCB Type

Structure type to access the System Control and ID Register not in the SCB.

struct SysTick\_Type

Structure type to access the System Timer (SysTick).

struct ITM\_Type

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

struct CoreDebug Type

Structure type to access the Core Debug Register (CoreDebug).

### **Macros**

```
    #define __CORE_CM4_H_GENERIC

• #define __CM4_CMSIS_VERSION_MAIN (0x02)
• #define CM4 CMSIS VERSION SUB (0x10)
• #define CM4 CMSIS VERSION (( CM4 CMSIS VERSION MAIN < < 16) | CM4 CMSIS VERSION SUB)
• #define __CORTEX_M (0x04)

    #define CORE CM4 H DEPENDANT

• #define __I volatile const
• #define O volatile
• #define IO volatile
• #define NVIC STIR INTID Pos 0

    #define NVIC STIR INTID Msk (0x1FFUL << NVIC STIR INTID Pos)</li>

• #define SCB CPUID IMPLEMENTER Pos 24

    #define SCB CPUID IMPLEMENTER Msk (0xFFUL << SCB CPUID IMPLEMENTER Pos)</li>

• #define SCB_CPUID_VARIANT_Pos 20

    #define SCB CPUID VARIANT Msk (0xFUL << SCB CPUID VARIANT Pos)</li>

    #define SCB CPUID ARCHITECTURE Pos 16

    #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)</li>

    #define SCB_CPUID_PARTNO_Pos 4

    #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)</li>

    #define SCB_CPUID_REVISION_Pos 0

    #define SCB CPUID REVISION Msk (0xFUL << SCB CPUID REVISION Pos)</li>

    #define SCB ICSR NMIPENDSET Pos 31

    #define SCB ICSR NMIPENDSET Msk (1UL << SCB ICSR NMIPENDSET Pos)</li>

    #define SCB ICSR PENDSVSET Pos 28

    #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)</li>

• #define SCB ICSR PENDSVCLR Pos 27

    #define SCB ICSR PENDSVCLR Msk (1UL << SCB ICSR PENDSVCLR Pos)</li>

• #define SCB_ICSR_PENDSTSET_Pos 26

    #define SCB ICSR PENDSTSET Msk (1UL << SCB ICSR PENDSTSET Pos)</li>

    #define SCB_ICSR_PENDSTCLR_Pos 25

    #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)</li>

• #define SCB ICSR ISRPREEMPT Pos 23

    #define SCB ICSR ISRPREEMPT Msk (1UL << SCB ICSR ISRPREEMPT Pos)</li>

    #define SCB ICSR ISRPENDING Pos 22

    #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)</li>

    #define SCB ICSR VECTPENDING Pos 12

    #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)</li>

• #define SCB ICSR RETTOBASE Pos 11

    #define SCB ICSR RETTOBASE Msk (1UL << SCB ICSR RETTOBASE Pos)</li>

    #define SCB ICSR VECTACTIVE Pos 0

    #define SCB ICSR VECTACTIVE Msk (0x1FFUL << SCB ICSR VECTACTIVE Pos)</li>

• #define SCB_VTOR_TBLOFF_Pos 7

    #define SCB VTOR TBLOFF Msk (0x1FFFFFFUL << SCB VTOR TBLOFF Pos)</li>

• #define SCB AIRCR VECTKEY Pos 16

    #define SCB AIRCR VECTKEY Msk (0xFFFFUL << SCB AIRCR VECTKEY Pos)</li>

    #define SCB_AIRCR_VECTKEYSTAT_Pos 16

    #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)</li>

    #define SCB_AIRCR_ENDIANESS_Pos 15

    #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)</li>

    #define SCB AIRCR PRIGROUP Pos 8

    #define SCB AIRCR PRIGROUP Msk (7UL << SCB AIRCR PRIGROUP Pos)</li>

• #define SCB AIRCR SYSRESETREQ Pos 2
```

#define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)</li>

- #define SCB\_AIRCR\_VECTCLRACTIVE\_Pos 1
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)</li>
- #define SCB\_AIRCR\_VECTRESET\_Pos 0
- #define SCB\_AIRCR\_VECTRESET\_Msk (1UL << SCB\_AIRCR\_VECTRESET\_Pos)</li>
- #define SCB SCR SEVONPEND Pos 4
- #define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)</li>
- #define SCB SCR SLEEPDEEP Pos 2
- #define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)</li>
- #define SCB\_SCR\_SLEEPONEXIT\_Pos 1
- #define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)</li>
- #define SCB CCR STKALIGN Pos 9
- #define SCB CCR STKALIGN Msk (1UL << SCB CCR STKALIGN Pos)
- #define SCB CCR BFHFNMIGN Pos 8
- #define SCB\_CCR\_BFHFNMIGN\_Msk (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)
- #define SCB\_CCR\_DIV\_0\_TRP\_Pos 4
- #define SCB CCR DIV 0 TRP Msk (1UL << SCB CCR DIV 0 TRP Pos)
- #define SCB CCR UNALIGN TRP Pos 3
- #define SCB CCR UNALIGN TRP Msk (1UL << SCB CCR UNALIGN TRP Pos)</li>
- #define SCB CCR USERSETMPEND Pos 1
- #define SCB\_CCR\_USERSETMPEND\_Msk (1UL << SCB\_CCR\_USERSETMPEND\_Pos)</li>
- #define SCB\_CCR\_NONBASETHRDENA\_Pos 0
- #define SCB\_CCR\_NONBASETHRDENA\_Msk (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)
- #define SCB SHCSR USGFAULTENA Pos 18
- #define SCB\_SHCSR\_USGFAULTENA\_Msk (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)</li>
- #define SCB SHCSR BUSFAULTENA Pos 17
- #define SCB\_SHCSR\_BUSFAULTENA\_Msk (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)</li>
- #define SCB SHCSR MEMFAULTENA Pos 16
- #define SCB\_SHCSR\_MEMFAULTENA\_Msk (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)</li>
- #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15
- #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)
- #define SCB\_SHCSR\_BUSFAULTPENDED\_Pos 14
- #define SCB SHCSR BUSFAULTPENDED Msk (1UL << SCB SHCSR BUSFAULTPENDED Pos)</li>
- #define SCB\_SHCSR\_MEMFAULTPENDED\_Pos 13
- #define SCB\_SHCSR\_MEMFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)
- #define SCB\_SHCSR\_USGFAULTPENDED\_Pos 12
- #define SCB\_SHCSR\_USGFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)
- #define SCB\_SHCSR\_SYSTICKACT\_Pos 11
- #define SCB\_SHCSR\_SYSTICKACT\_Msk (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)</li>
- #define SCB\_SHCSR\_PENDSVACT\_Pos 10
- #define SCB SHCSR PENDSVACT Msk (1UL << SCB SHCSR PENDSVACT Pos)</li>
- #define SCB SHCSR MONITORACT Pos 8
- #define SCB\_SHCSR\_MONITORACT\_Msk (1UL << SCB\_SHCSR\_MONITORACT\_Pos)</li>
- #define SCB\_SHCSR\_SVCALLACT\_Pos 7
- #define SCB\_SHCSR\_SVCALLACT\_Msk (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)</li>
- #define SCB\_SHCSR\_USGFAULTACT\_Pos 3
- #define SCB\_SHCSR\_USGFAULTACT\_Msk (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)</li>
- #define SCB\_SHCSR\_BUSFAULTACT\_Pos 1
- #define SCB\_SHCSR\_BUSFAULTACT\_Msk (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)</li>
- #define SCB\_SHCSR\_MEMFAULTACT\_Pos 0
- #define SCB\_SHCSR\_MEMFAULTACT\_Msk (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)</li>
- #define SCB CFSR USGFAULTSR Pos 16
- #define SCB\_CFSR\_USGFAULTSR\_Msk (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)</li>
- #define SCB CFSR BUSFAULTSR Pos 8
- #define SCB\_CFSR\_BUSFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)</li>
- #define SCB\_CFSR\_MEMFAULTSR\_Pos 0

```
    #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)</li>

    #define SCB HFSR DEBUGEVT Pos 31

    #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)</li>

• #define SCB HFSR FORCED Pos 30

    #define SCB HFSR FORCED Msk (1UL << SCB HFSR FORCED Pos)</li>

    #define SCB_HFSR_VECTTBL_Pos 1

    #define SCB HFSR VECTTBL Msk (1UL << SCB HFSR VECTTBL Pos)</li>

    #define SCB_DFSR_EXTERNAL_Pos 4

    #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)</li>

• #define SCB DFSR VCATCH Pos 3

    #define SCB DFSR VCATCH Msk (1UL << SCB DFSR VCATCH Pos)</li>

    #define SCB DFSR DWTTRAP Pos 2

• #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)

    #define SCB DFSR BKPT Pos 1

    #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)</li>

• #define SCB DFSR HALTED Pos 0

    #define SCB DFSR HALTED Msk (1UL << SCB DFSR HALTED Pos)</li>

    #define SCnSCB ICTR INTLINESNUM Pos 0

    #define SCnSCB ICTR INTLINESNUM Msk (0xFUL << SCnSCB ICTR INTLINESNUM Pos)</li>

    #define SCnSCB_ACTLR_DISOOFP_Pos 9

    #define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos)</li>

• #define SCnSCB ACTLR DISFPCA Pos 8

    #define SCnSCB ACTLR DISFPCA Msk (1UL << SCnSCB ACTLR DISFPCA Pos)</li>

    #define SCnSCB_ACTLR_DISFOLD_Pos 2

    #define SCnSCB ACTLR DISFOLD Msk (1UL << SCnSCB ACTLR DISFOLD Pos)</li>

    #define SCnSCB_ACTLR_DISDEFWBUF_Pos 1

    #define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)</li>

    #define SCnSCB ACTLR DISMCYCINT Pos 0

    #define SCnSCB ACTLR DISMCYCINT Msk (1UL << SCnSCB ACTLR DISMCYCINT Pos)</li>

    #define SysTick_CTRL_COUNTFLAG_Pos 16

    #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)</li>

    #define SysTick CTRL CLKSOURCE Pos 2

    #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)</li>

    #define SysTick CTRL TICKINT Pos 1

    #define SysTick CTRL TICKINT Msk (1UL << SysTick CTRL TICKINT Pos)</li>

• #define SysTick_CTRL_ENABLE Pos 0

    #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos)</li>

    #define SysTick LOAD RELOAD Pos 0

    #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)</li>

• #define SysTick VAL CURRENT Pos 0

    #define SysTick VAL CURRENT Msk (0xFFFFFFUL << SysTick VAL CURRENT Pos)</li>

    #define SysTick_CALIB_NOREF_Pos 31

    #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)</li>

    #define SysTick_CALIB_SKEW_Pos 30

    #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)</li>

    #define SysTick CALIB TENMS Pos 0

    #define SysTick CALIB TENMS Msk (0xFFFFFFUL << SysTick VAL CURRENT Pos)</li>

    #define ITM_TPR_PRIVMASK_Pos 0

    #define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos)</li>

• #define ITM_TCR_BUSY_Pos 23

    #define ITM TCR BUSY Msk (1UL << ITM TCR BUSY Pos)</li>
```

• #define ITM TCR TraceBusID Pos 16

#define ITM TCR GTSFREQ Pos 10

#define ITM TCR TraceBusID Msk (0x7FUL << ITM TCR TraceBusID Pos)</li>

#define ITM\_TCR\_GTSFREQ\_Msk (3UL << ITM\_TCR\_GTSFREQ\_Pos)</li>

- #define ITM TCR TSPrescale Pos 8
- #define ITM\_TCR\_TSPrescale\_Msk (3UL << ITM\_TCR\_TSPrescale\_Pos)</li>
- #define ITM\_TCR\_SWOENA\_Pos 4
- #define ITM\_TCR\_SWOENA\_Msk (1UL << ITM\_TCR\_SWOENA\_Pos)</li>
- #define ITM TCR TXENA Pos 3
- #define ITM\_TCR\_TXENA\_Msk (1UL << ITM\_TCR\_TXENA\_Pos)</li>
- #define ITM TCR SYNCENA Pos 2
- #define ITM\_TCR\_SYNCENA\_Msk (1UL << ITM\_TCR\_SYNCENA\_Pos)</li>
- #define ITM\_TCR\_TSENA\_Pos 1
- #define ITM\_TCR\_TSENA\_Msk (1UL << ITM\_TCR\_TSENA\_Pos)</li>
- #define ITM TCR ITMENA Pos 0
- #define ITM TCR ITMENA Msk (1UL << ITM TCR ITMENA Pos)
- #define CoreDebug\_DHCSR\_DBGKEY\_Pos 16
- #define CoreDebug DHCSR DBGKEY Msk (0xFFFFUL << CoreDebug DHCSR DBGKEY Pos)</li>
- #define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos 25
- #define CoreDebug DHCSR S RESET ST Msk (1UL << CoreDebug DHCSR S RESET ST Pos)
- #define CoreDebug DHCSR S RETIRE ST Pos 24
- #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos 19
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Pos 18
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Msk (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)
- #define CoreDebug DHCSR S HALT Pos 17
- #define CoreDebug\_DHCSR\_S\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Pos 16
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Msk (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)
- #define CoreDebug DHCSR C SNAPSTALL Pos 5
- #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos 3
- #define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_STEP\_Pos 2
- #define CoreDebug DHCSR C STEP Msk (1UL << CoreDebug DHCSR C STEP Pos)</li>
- #define CoreDebug\_DHCSR\_C\_HALT\_Pos 1
- #define CoreDebug\_DHCSR\_C\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos 0
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)</li>
- #define CoreDebug\_DCRSR\_REGWnR\_Pos 16
- #define CoreDebug\_DCRSR\_REGWnR\_Msk (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)</li>
- #define CoreDebug\_DCRSR\_REGSEL\_Pos 0
- #define CoreDebug DCRSR REGSEL Msk (0x1FUL << CoreDebug DCRSR REGSEL Pos)</li>
- #define CoreDebug DEMCR TRCENA Pos 24
- #define CoreDebug\_DEMCR\_TRCENA\_Msk (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_REQ\_Pos 19
- #define CoreDebug\_DEMCR\_MON\_REQ\_Msk (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_STEP\_Pos 18
- #define CoreDebug\_DEMCR\_MON\_STEP\_Msk (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_PEND\_Pos 17
- #define CoreDebug\_DEMCR\_MON\_PEND\_Msk (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_EN\_Pos 16
- #define CoreDebug\_DEMCR\_MON\_EN\_Msk (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)</li>
- #define CoreDebug DEMCR VC HARDERR Pos 10
- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)</li>
- #define CoreDebug DEMCR VC INTERR Pos 9
- #define CoreDebug DEMCR VC INTERR Msk (1UL << CoreDebug DEMCR VC INTERR Pos)
- #define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos 8

- #define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_STATERR\_Pos 7
- #define CoreDebug\_DEMCR\_VC\_STATERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos 6
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)
- #define CoreDebug DEMCR VC NOCPERR Pos 5
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)
- #define CoreDebug DEMCR VC MMERR Pos 4
- #define CoreDebug\_DEMCR\_VC\_MMERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_CORERESET Pos 0
- #define CoreDebug DEMCR VC CORERESET Msk (1UL << CoreDebug DEMCR VC CORERESET Pos)
- #define SCS BASE (0xE000E000UL)
- #define ITM\_BASE (0xE0000000UL)
- #define CoreDebug BASE (0xE000EDF0UL)
- #define SysTick BASE (SCS BASE + 0x0010UL)
- #define NVIC BASE (SCS BASE + 0x0100UL)
- #define SCB BASE (SCS BASE + 0x0D00UL)
- #define SCnSCB ((SCnSCB\_Type \*) SCS\_BASE)
- #define SCB ((SCB\_Type \*) SCB\_BASE)
- #define SysTick ((SysTick\_Type \*) SysTick\_BASE)
- #define NVIC ((NVIC Type \*) NVIC BASE)
- #define ITM ((ITM Type \*) ITM BASE)
- #define CoreDebug ((CoreDebug\_Type \*) CoreDebug\_BASE)
- #define ITM RXBUFFER EMPTY 0x5AA55AA5
- volatile int32\_t ITM\_RxBuffer

#### 7.7.1 Detailed Description

CMSIS Cortex-M4 Core Peripheral Access Layer Header File.

Version

V2.10

Date

19. July 2011

Note

Copyright (C) 2009-2011 ARM Limited. All rights reserved.

ARM Limited (ARM) is supplying this software for use with Cortex-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.

THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

7.8 core\_cm4.h 1021

### 7.8 core cm4.h

```
Go to the documentation of this file.
00023 #if defined ( __ICCARM_ )
00024 #pragma system_include /* treat file as system include file for MISRA check */
00025 #endif
00026
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 #ifndef ___CORE_CM4_H_GENERIC
00032 #define __CORE_CM4_H_GENERIC
00033
00034
00064 /**********************************
00065 *
                     CMSIS definitions
00075 /* CMSIS CM4 definitions */
00076 #define __CM4_CMSIS_VERSION_MAIN
00077 \#define __CM4_CMSIS_VERSION_SUB (0x10)
00078 #define __CM4_CMSIS_VERSION
00080 #define __CORTEX_M
00083 #if defined ( __CC_ARM )
                                     ((__CM4_CMSIS_VERSION_MAIN « 16) | __CM4_CMSIS_VERSION_SUB)
                                     (0x04)
00084 #define __ASM __asm
00085 #define __INLINE __inl:
#deline __INLINE __inline
00087 #elif defined ( __ICCARM__ )
00088 #define ASM
__asm
inline
00099 #endif
00100
00102 #if defined ( __CC_ARM )
00103 #if defined __TARGET_FPU_VFP
00104
       #if (__FPU_PRESENT == 1)
          #define ___FPU_USED
00105
00106
        #else
        #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
00107
          #define ___FPU_USED
00108
00109
00110 #else
        #define ___FPU_USED
00111
00112 #endif
00113
00114 #elif defined ( __ICCARM__ )
00115 #if defined __ARMVFP__
       #if (__FPU_PRESENT == 1)
00116
00117
          #define ___FPU_USED
00118
        #else
        #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
00119
           #define ___FPU_USED
00120
00121
00122
       #else
        #define ___FPU_USED
00123
00124
      #endif
00125
00126 #elif defined ( __GNUC__ )
00127     #if defined ( __VFP_FP__) && !defined(__SOFTFP__)
       #if (__FPU_PRESENT == 1)
00128
00129
          #define ___FPU_USED
        00130
00131
00132
00133
        #endif
00134 #else
00135
        #define ___FPU_USED
00136
      #endif
00137
00138 #elif defined ( __TASKING__ )
00139 /* add preprocessor checks to define __FPU_USED */
00140
         #define ___FPU_USED
00141 #endif
00142
00143 #include <stdint.h>
00144 #include <core cmInstr.h>
00145 #include <core_cmFunc.h>
00146 #include <core_cm4_simd.h>
00148 #endif /* __CORE_CM4_H_GENERIC */
00149
```

```
00150 #ifndef __CMSIS_GENERIC
00152 #ifndef ___CORE_CM4_H_DEPENDANT
00153 #define ___CORE_CM4_H_DEPENDANT
00154
00155 /\star check device defines and use defaults \star/
00156 #if defined __CHECK_DEVICE_DEFINES
00157 #ifndef ___CM4_REV
       #define __CM4_REV 0x0000 #warning "__CM4_REV not defined in device header file; using default!"
00158
00159
00160
       #endif
00161
       #ifndef __FPU_PRESENT
#define __FPU_PRESENT 0
#warning "__FPU_PRESENT not defined in device header file; using default!"
00162
00163
00164
00165
       #endif
00166
00167
       #ifndef __MPU_PRESENT
        #define __MPU_PRESENT 0 #warning "__MPU_PRESENT not defined in device header file; using default!"
00168
00169
00170
00171
00172
       #ifndef ___NVIC_PRIO_BITS
        #define __NVIC_PRIO_BITS 4
#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
00173
00174
00175
00176
00177
       #ifndef ___Vendor_SysTickConfig
       #define __Vendor_SysTickConfig 0
#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
00178
00179
00180
       #endif
00181 #endif
00182
00183 /\star IO definitions (access restrictions to peripheral registers) \star/
00184 #ifdef __cplusplus
       #define __I
                         volatile
00185
00186 #else
00187 #define __I
                        volatile const
00188 #endif
00189 #define __O volatile
00190 #define __IO volatile
00196 /....
00197 *
                       Register Abstraction
00218 typedef union
00219 {
00220 struct
00221
00222 #if (__CORTEX_M != 0x04)
00223
         uint32_t _reserved0:27;
00224 #else
       uint32_t _reserved0:16;
uint32_t GE:4;
00225
00226
00227
         uint32_t _reserved1:7;
00228 #endif
        uint32_t Q:1;
00229
          uint32_t V:1;
00230
00231
          uint32_t C:1;
00232
         uint32_t Z:1;
00233
         uint32_t N:1;
       } b;
00234
       uint32_t w;
00235
00236 } APSR_Type;
00237
00238
00241 typedef union
00242 {
00243
       struct
00244
       {
       uint32_t ISR:9;
uint32_t _reserved0:23;
00245
00246
00247
       } b;
00248 uint32_t w;
00240 | IPSR_Type;
00250
00251
00254 typedef union
00255 {
00256
        struct
00257
       {
00258
         uint32_t ISR:9;
00259 #if (__CORTEX_M != 0x04)
00260
         uint32_t _reserved0:15;
00261 #else
00262
       uint32_t _reserved0:7;
          uint32_t GE:4;
00263
00264
         uint32_t _reserved1:4;
```

7.8 core\_cm4.h 1023

```
00265 #endif
00266
       uint32_t T:1;
00267
          uint32_t IT:2;
00268
          uint32_t Q:1;
          uint32_t V:1;
uint32_t C:1;
00269
00270
00271
          uint32_t Z:1;
00272
          uint32_t N:1;
00273
        } b;
00274
       uint32 t w;
00275 } xPSR_Type;
00276
00277
00280 typedef union
00281 {
00282
        struct
00283
        {
00284
          uint32_t nPRIV:1;
          uint32_t SPSEL:1;
          uint32_t FPCA:1;
00286
         uint32_t _reserved0:29;
00287
00288
        } b;
00289 uint32_t w;
00290 } CONTROL_Type;
00291
00303 typedef struct
00304 {
       ___IO uint32_t ISER[8];
00305
00306
            uint32_t RESERVED0[24];
00307 __IO uint32_t ICER[8];
00308
           uint32_t RSERVED1[24];
       __IO uint32_t ISPR[8];
00309
00310
            uint32_t RESERVED2[24];
       ___IO uint32_t ICPR[8];
00311
00312 uint32_t RESERVED3[24];
00313 __IO uint32_t IABR[8];
00314
            uint32_t RESERVED4[56];
        __IO uint8_t IP[240];
00315
00316 uint32_t RESERVED5[644];

00317 _O uint32_t STIR;

00318 } NVIC_Type;
00319
00320 /* Software Triggered Interrupt Register Definitions */
00321 #define NVIC_STIR_INTID_Pos
                                        0
(0x1FFUL « NVIC_STIR_INTID_Pos)
00322 #define NVIC_STIR_INTID_Msk
00335 typedef struct
00336 {
       __I uint32_t CPUID;
__IO uint32_t ICSR;
00337
00338
        __IO uint32_t VTOR;
00339
        __IO uint32_t AIRCR;
00340
00341
        __IO uint32_t SCR;
00342
        ___IO uint32_t CCR;
       00343
00344
        ___IO uint32_t CFSR;
00345
        __IO uint32_t HFSR;
00346
        ___IO uint32_t DFSR;
00347
00348
        ___IO uint32_t MMFAR;
        __IO uint32_t BFAR;
00349
        __IO uint32_t AFSR;
       __I uint32_t AFSR;
__I uint32_t PFR[2];
__I uint32 + 55
00350
00351
00352
00353
             uint32_t ADR;
00354
             uint32_t MMFR[4];
        __I uint32_t ISAR[5];
00355
00356
             uint32_t RESERVED0[5];
        __IO uint32_t CPACR;
00357
00358 } SCB_Type;
00360 /* SCB CPUID Register Definitions */
00361 #define SCB_CPUID_IMPLEMENTER_Pos
00362 #define SCB_CPUID_IMPLEMENTER_Msk
                                                     (0xFFUL « SCB_CPUID_IMPLEMENTER_Pos)
00364 #define SCB_CPUID_VARIANT_Pos
00365 #define SCB_CPUID_VARIANT_Msk
                                                     20
                                                      (0xFUL « SCB_CPUID_VARIANT_Pos)
00367 #define SCB_CPUID_ARCHITECTURE_Pos
00368 #define SCB_CPUID_ARCHITECTURE_Msk
                                                     (0xFUL « SCB_CPUID_ARCHITECTURE_Pos)
00370 #define SCB_CPUID_PARTNO_Pos
00371 #define SCB_CPUID_PARTNO_Msk
                                                     (0xFFFUL « SCB_CPUID_PARTNO_Pos)
00371 #define SCB_CPUID_REVISION_Pos
00374 #define SCB_CPUID_REVISION_Msk
                                                      0
                                                      (0xFUL « SCB_CPUID_REVISION_Pos)
00376 /* SCB Interrupt Control State Register Definitions */
00377 #define SCB_ICSR_NMIPENDSET_Pos
00378 #define SCB_ICSR_NMIPENDSET_Msk
                                                      (1UL « SCB_ICSR_NMIPENDSET_Pos)
                                                     (1UL « SCB_ICSR_PENDSVSET_Pos)
27
00380 #define SCB_ICSR_PENDSVSET_Pos
00381 #define SCB_ICSR_PENDSVSET_Msk
00383 #define SCB_ICSR_PENDSVCLR_Pos
```

```
00384 #define SCB_ICSR_PENDSVCLR_Msk
                                                  (1UL « SCB_ICSR_PENDSVCLR_Pos)
00386 #define SCB_ICSR_PENDSTSET_Pos
00387 #define SCB_ICSR_PENDSTSET_Msk
                                                  (1UL « SCB_ICSR_PENDSTSET_Pos)
00389 #define SCB_ICSR_PENDSTCLR_Pos
                                                  2.5
00390 #define SCB_ICSR_PENDSTCLR_Msk
                                                  (1UL « SCB ICSR PENDSTCLR Pos)
00392 #define SCB_ICSR_ISRPREEMPT_Pos
00393 #define SCB_ICSR_ISRPREEMPT_Msk
                                                  (1UL « SCB_ICSR_ISRPREEMPT_Pos)
00395 #define SCB_ICSR_ISRPENDING_Pos
00396 #define SCB_ICSR_ISRPENDING_Msk
                                                  (1UL « SCB_ICSR_ISRPENDING_Pos)
00398 #define SCB_ICSR_VECTPENDING_Pos
00399 #define SCB_ICSR_VECTPENDING_Msk
                                                  (0x1FFUL « SCB ICSR VECTPENDING Pos)
00401 #define SCB_ICSR_RETTOBASE_Pos
                                                  11
00402 #define SCB_ICSR_RETTOBASE_Msk
                                                  (1UL « SCB_ICSR_RETTOBASE_Pos)
00404 #define SCB_ICSR_VECTACTIVE_Pos
00405 #define SCB_ICSR_VECTACTIVE_Msk
                                                  (0x1FFUL « SCB_ICSR_VECTACTIVE_Pos)
00407 /* SCB Vector Table Offset Register Definitions */
00408 #define SCB_VTOR_TBLOFF_Pos
00409 #define SCB_VTOR_TBLOFF_Msk
                                                  (0x1FFFFFFUL « SCB VTOR TBLOFF Pos)
00411 /\star SCB Application Interrupt and Reset Control Register Definitions \star/
00412 #define SCB_AIRCR_VECTKEY_Pos
00413 #define SCB_AIRCR_VECTKEY_Msk
                                                  (0xFFFFUL « SCB AIRCR VECTKEY Pos)
00415 #define SCB_AIRCR_VECTKEYSTAT_Pos
00416 #define SCB_AIRCR_VECTKEYSTAT_Msk
                                                  (0xFFFFUL « SCB AIRCR VECTKEYSTAT Pos)
00418 #define SCB_AIRCR_ENDIANESS_Pos
00419 #define SCB_AIRCR_ENDIANESS_Msk
                                                  (1UL « SCB_AIRCR_ENDIANESS_Pos)
00421 #define SCB_AIRCR_PRIGROUP_Pos
00422 #define SCB_AIRCR_PRIGROUP_Msk
                                                  (7UL « SCB_AIRCR_PRIGROUP_Pos)
00424 #define SCB_AIRCR_SYSRESETREQ_Pos
00425 #define SCB_AIRCR_SYSRESETREQ_Msk
00427 #define SCB_AIRCR_VECTCLRACTIVE_Pos
                                                  (1UL « SCB_AIRCR_SYSRESETREQ_Pos)
00428 #define SCB_AIRCR_VECTCLRACTIVE_Msk
                                                  (1UL « SCB AIRCR VECTCLRACTIVE Pos)
00430 #define SCB_AIRCR_VECTRESET_Pos
00431 #define SCB_AIRCR_VECTRESET_Msk
                                                  (1UL « SCB_AIRCR_VECTRESET_Pos)
00433 /\star SCB System Control Register Definitions \star/
00434 #define SCB_SCR_SEVONPEND_Pos
                                                  (1UL « SCB_SCR_SEVONPEND_Pos)
00435 #define SCB_SCR_SEVONPEND_Msk
00435 #define SCB_SCR_SLEEPDEEP_Pos
00438 #define SCB_SCR_SLEEPDEEP_Msk
                                                  (1UL « SCB SCR SLEEPDEEP Pos)
00440 #define SCB_SCR_SLEEPONEXIT_Pos
00441 #define SCB_SCR_SLEEPONEXIT_Msk
                                                  (1UL « SCB_SCR_SLEEPONEXIT_Pos)
00443 /\star SCB Configuration Control Register Definitions \star/
00444 #define SCB_CCR_STKALIGN_Pos
00445 #define SCB_CCR_STKALIGN_Msk
                                                  (1UL « SCB CCR STKALIGN Pos)
00447 #define SCB_CCR_BFHFNMIGN_Pos
00448 #define SCB_CCR_BFHFNMIGN_Msk
                                                 (1UL « SCB_CCR_BFHFNMIGN_Pos)
00450 #define SCB_CCR_DIV_0_TRP_Pos
00451 #define SCB_CCR_DIV_0_TRP_Msk
                                                 (1UL « SCB_CCR_DIV_0_TRP_Pos)
00453 #define SCB_CCR_UNALIGN_TRP_Pos
00454 #define SCB_CCR_UNALIGN_TRP_Msk
                                                  (1UL « SCB CCR UNALIGN TRP Pos)
00456 #define SCB_CCR_USERSETMPEND_Pos
00457 #define SCB_CCR_USERSETMPEND_Msk
                                                  (1UL « SCB_CCR_USERSETMPEND_Pos)
00459 #define SCB_CCR_NONBASETHRDENA_Pos
00460 #define SCB_CCR_NONBASETHRDENA_Msk
                                                  (1UL « SCB_CCR_NONBASETHRDENA_Pos)
00462 /* SCB System Handler Control and State Register Definitions \star/
00463 #define SCB_SHCSR_USGFAULTENA_Pos
                                                  18
00464 #define SCB_SHCSR_USGFAULTENA_Msk
                                                  (1UL « SCB SHCSR USGFAULTENA Pos)
00466 #define SCB_SHCSR_BUSFAULTENA_Pos
00467 #define SCB_SHCSR_BUSFAULTENA_Msk
                                                  (1UL « SCB_SHCSR_BUSFAULTENA_Pos)
00469 #define SCB_SHCSR_MEMFAULTENA_Pos
00470 #define SCB_SHCSR_MEMFAULTENA_Msk
                                                  (1UL « SCB_SHCSR_MEMFAULTENA_Pos)
00472 #define SCB_SHCSR_SVCALLPENDED_Pos
                                                  1.5
00473 #define SCB_SHCSR_SVCALLPENDED_Msk
                                                  (1UL « SCB SHCSR SVCALLPENDED Pos)
00475 #define SCB_SHCSR_BUSFAULTPENDED_Pos
00476 #define SCB_SHCSR_BUSFAULTPENDED_Msk
                                                  (1UL « SCB SHCSR BUSFAULTPENDED Pos)
00478 #define SCB_SHCSR_MEMFAULTPENDED_Pos
00479 #define SCB_SHCSR_MEMFAULTPENDED_Msk
                                                  (1UL « SCB_SHCSR_MEMFAULTPENDED_Pos)
00481 #define SCB_SHCSR_USGFAULTPENDED_Pos
00482 #define SCB_SHCSR_USGFAULTPENDED_Msk
                                                  (1UL « SCB_SHCSR_USGFAULTPENDED_Pos)
00484 #define SCB_SHCSR_SYSTICKACT_Pos
                                                  11
00485 #define SCB_SHCSR_SYSTICKACT_Msk
                                                  (1UL « SCB_SHCSR_SYSTICKACT_Pos)
00487 #define SCB_SHCSR_PENDSVACT_Pos
00488 #define SCB_SHCSR_PENDSVACT_Msk
                                                  (1UL « SCB_SHCSR_PENDSVACT_Pos)
00490 #define SCB_SHCSR_MONITORACT_Pos
                                                  (1UL « SCB SHCSR MONITORACT Pos)
00491 #define SCB_SHCSR_MONITORACT_Msk
00493 #define SCB_SHCSR_SVCALLACT_Pos
00494 #define SCB_SHCSR_SVCALLACT_Msk
                                                  (1UL « SCB SHCSR SVCALLACT Pos)
00496 #define SCB_SHCSR_USGFAULTACT_Pos
00497 #define SCB_SHCSR_USGFAULTACT_Msk
                                                  (1UL « SCB_SHCSR_USGFAULTACT_Pos)
00499 #define SCB_SHCSR_BUSFAULTACT_Pos
00500 #define SCB_SHCSR_BUSFAULTACT_Msk
                                                  (1UL « SCB SHCSR BUSFAULTACT Pos)
00502 #define SCB_SHCSR_MEMFAULTACT_Pos
00503 #define SCB_SHCSR_MEMFAULTACT_Msk
                                                  (1UL « SCB_SHCSR_MEMFAULTACT_Pos)
00505 /* SCB Configurable Fault Status Registers Definitions */
00506 #define SCB_CFSR_USGFAULTSR_Pos
00507 #define SCB_CFSR_USGFAULTSR_Msk
                                                  (0xFFFFUL « SCB_CFSR_USGFAULTSR_Pos)
00509 #define SCB_CFSR_BUSFAULTSR_Pos
00510 #define SCB_CFSR_BUSFAULTSR_Msk
                                                  (0xFFUL « SCB_CFSR_BUSFAULTSR_Pos)
```

7.8 core\_cm4.h 1025

```
00512 #define SCB_CFSR_MEMFAULTSR_Pos
00513 #define SCB_CFSR_MEMFAULTSR_Msk
                                                    (0xFFUL « SCB_CFSR_MEMFAULTSR_Pos)
00515 /* SCB Hard Fault Status Registers Definitions */
00516 #define SCB_HFSR_DEBUGEVT_Pos
                                                    31
00517 #define SCB_HFSR_DEBUGEVT_Msk
                                                    (1UL « SCB HFSR DEBUGEVT Pos)
00519 #define SCB_HFSR_FORCED_Pos
00520 #define SCB_HFSR_FORCED_Msk
                                                    (1UL « SCB_HFSR_FORCED_Pos)
00522 #define SCB_HFSR_VECTTBL_Pos
00523 #define SCB_HFSR_VECTTBL_Msk
                                                    (1UL « SCB_HFSR_VECTTBL_Pos)
00525 /\star SCB Debug Fault Status Register Definitions \star/
00526 #define SCB_DFSR_EXTERNAL_Pos
00527 #define SCB_DFSR_EXTERNAL_Msk
                                                    (1UL « SCB DFSR EXTERNAL Pos)
00529 #define SCB_DFSR_VCATCH_Pos
00530 #define SCB_DFSR_VCATCH_Msk
                                                   (1UL « SCB_DFSR_VCATCH_Pos)
00532 #define SCB_DFSR_DWTTRAP_Pos
00533 #define SCB_DFSR_DWTTRAP_Msk
                                                   (1UL « SCB_DFSR_DWTTRAP_Pos)
00535 #define SCB_DFSR_BKPT_Pos
00536 #define SCB_DFSR_BKPT_Msk
                                                   (1UL « SCB_DFSR_BKPT_Pos)
00538 #define SCB_DFSR_HALTED_Pos
00539 #define SCB_DFSR_HALTED_Msk
                                                   (1UL « SCB_DFSR_HALTED_Pos)
00552 typedef struct
00553 {
00554
             uint32_t RESERVED0[1];
       __I uint32_t ICTR;
__IO uint32_t ACTLR;
00555
00556
00557 } SCnSCB_Type;
00558
00559 /* Interrupt Controller Type Register Definitions */
00560 #define SCnSCB_ICTR_INTLINESNUM_Pos
00561 #define SCnSCB_ICTR_INTLINESNUM_Msk
                                                   (0xFUL « SCnSCB ICTR INTLINESNUM Pos)
00563 /* Auxiliary Control Register Definitions */
00564 #define SCnSCB_ACTLR_DISOOFP_Pos
00565 #define SCnSCB_ACTLR_DISOOFP_Msk
                                                    (1UL « SCnSCB_ACTLR_DISOOFP_Pos)
00567 #define SCnSCB_ACTLR_DISFPCA_Pos
00568 #define SCnSCB_ACTLR_DISFPCA_Msk
                                                   (1UL « SCnSCB_ACTLR_DISFPCA_Pos)
00570 #define SCnSCB_ACTLR_DISFOLD_Pos
00571 #define SCnSCB_ACTLR_DISFOLD_Msk
                                                    (1UL « SCnSCB_ACTLR_DISFOLD_Pos)
00573 #define SCnSCB_ACTLR_DISDEFWBUF_Pos
00574 #define SCnSCB_ACTLR_DISDEFWBUF_Msk
                                                   (1UL « SCnSCB_ACTLR_DISDEFWBUF_Pos)
00576 #define SCnSCB_ACTLR_DISMCYCINT_Pos
00577 #define SCnSCB_ACTLR_DISMCYCINT_Msk
                                                   (1UL « SCnSCB_ACTLR_DISMCYCINT_Pos)
00590 typedef struct
00591 {
00592 ___IO uint32_t CTRL;
00593 ___IO uint32_t LOAD;
____ uint32_t CTRL;

00593     __IO uint32_t LOAD;

00594     __IO uint32_t VAL;

00595     __I uint32_t ~~
         _I uint32_t CALIB;
00596 } SysTick_Type;
00597
00598 /* SysTick Control / Status Register Definitions */
00599 #define SysTick_CTRL_COUNTFLAG_Pos
00600 #define SysTick_CTRL_COUNTFLAG_Msk
                                                    (1UL « SysTick_CTRL_COUNTFLAG_Pos)
00602 #define SysTick_CTRL_CLKSOURCE_Pos
00603 #define SysTick_CTRL_CLKSOURCE_Msk
                                                    (1UL « SysTick_CTRL_CLKSOURCE_Pos)
00605 #define SysTick_CTRL_TICKINT_Pos
00606 #define SysTick_CTRL_TICKINT_Msk
                                                    (1UL « SysTick_CTRL_TICKINT_Pos)
00608 #define SysTick_CTRL_ENABLE_Pos
00609 #define SysTick_CTRL_ENABLE_Msk
                                                    (1UL « SysTick_CTRL_ENABLE_Pos)
00611 /* SysTick Reload Register Definitions */
00612 #define SysTick_LOAD_RELOAD_Pos
00613 #define SysTick_LOAD_RELOAD_Msk
                                                    (0xFFFFFFUL « SysTick_LOAD_RELOAD_Pos)
00615 /* SysTick Current Register Definitions */
00616 #define SysTick_VAL_CURRENT_Pos
00617 #define SysTick_VAL_CURRENT_Msk
                                                    (0xFFFFFFUL « SysTick_VAL_CURRENT_Pos)
00619 /* SysTick Calibration Register Definitions */
00620 #define SysTick_CALIB_NOREF_Pos 31
00621 #define SysTick_CALIB_NOREF_Msk 00623 #define SysTick_CALIB_SKEW_Pos
                                                    (1UL « SysTick_CALIB_NOREF_Pos)
                                                  30 (1UL « SysTick_CALIB_SKEW_Pos)
00624 #define SysTick_CALIB_SKEW_Msk
00626 #define SysTick_CALIB_TENMS_Pos
00627 #define SysTick_CALIB_TENMS_Msk
                                                   (0xFFFFFFUL « SysTick_VAL_CURRENT_Pos)
00640 typedef struct
00641 {
00642
          _O union
       {
00643
        __O uint8_t
00645
                           u16;
       __O uint32_t
} PORT [32];
00646
                           u32;
00647
            uint32_t RESERVED0[864];
00648
       __IO uint32_t TER;
00649
       uint32_t RESERVED1[15];
__IO uint32_t TPR;
00650
00651
00652
             uint32_t RESERVED2[15];
          _IO uint32_t TCR;
00653
00654 } ITM_Type;
00655
```

```
00656 /* ITM Trace Privilege Register Definitions */
00656 /* IIM IIGGE IIIVIIGG IIG
00658 #define ITM_TPR_PRIVMASK_Msk
                                                      (0xFUL « ITM_TPR_PRIVMASK_Pos)
00660 /\star ITM Trace Control Register Definitions \star/
                                                    23
00661 #define ITM_TCR_BUSY_Pos
00662 #define ITM_TCR_BUSY_Msk
                                                      (1UL « ITM_TCR_BUSY_Pos)
                                                    (10L % IIM_ICR_BUSI_POS)
16
(0x7FUL % IIM_TCR_TraceBusID_Pos)
10
(3UL % IIM_TCR_GTSFREQ_Pos)
00664 #define ITM_TCR_TraceBusID_Pos
00665 #define ITM_TCR_TraceBusID_Msk
00667 #define ITM_TCR_GTSFREQ_Pos
00668 #define ITM_TCR_GTSFREQ_Msk
00670 #define ITM_TCR_TSPrescale_Pos
00671 #define ITM_TCR_TSPrescale_Msk
                                                    (3UL « ITM_TCR_TSPrescale_Pos)
00673 #define ITM_TCR_SWOENA_Pos
00674 #define ITM_TCR_SWOENA_Msk
                                                    (1UL « ITM_TCR_SWOENA_Pos)
00676 #define ITM_TCR_TXENA_Pos
00677 #define ITM_TCR_TXENA_Msk
00679 #define ITM_TCR_SYNCENA_Pos
                                                    (1UL « ITM_TCR_TXENA_Pos)
00680 #define ITM_TCR_SYNCENA_Msk
00682 #define ITM_TCR_TSENA_Pos
                                                    (1UL « ITM_TCR_SYNCENA_Pos)
                                                    (1UL « ITM_TCR_TSENA_Pos)
00683 #define ITM_TCR_TSENA_Msk
00685 #define ITM_TCR_ITMENA_Pos
                                                    (1UL « ITM_TCR_ITMENA_Pos)
00686 #define ITM_TCR_ITMENA_Msk
                                                                                                     /* end of group
      CMSIS_ITM */
00689
00690
00691 #if (__MPU_PRESENT == 1)
00700 typedef struct
00701 {
        __I uint32_t TYPE;
00702
00713 } MPU_Type;
00714
00715 /* MPU Type Register */
00716 #define MPU_TYPE_IREGION_Pos
00717 #define MPU_TYPE_IREGION_Msk
                                                     (0xFFUL « MPU_TYPE_IREGION_Pos)
00719 #define MPU_TYPE_DREGION_Pos
00720 #define MPU_TYPE_DREGION_Msk
                                                     (0xFFUL « MPU_TYPE_DREGION_Pos)
00722 #define MPU_TYPE_SEPARATE_Pos
                                                    (1UL « MPU_TYPE_SEPARATE_Pos)
00723 #define MPU_TYPE_SEPARATE_Msk
00725 /* MPU Control Register */
00726 #define MPU_CTRL_PRIVDEFENA_Pos
00727 #define MPU_CTRL_PRIVDEFENA_Msk
                                                    (1UL « MPU_CTRL_PRIVDEFENA_Pos)
00729 #define MPU_CTRL_HFNMIENA_Pos
00730 #define MPU_CTRL_HFNMIENA_Msk
                                                     (1UL « MPU_CTRL_HFNMIENA_Pos)
00732 #define MPU_CTRL_ENABLE_Pos
00733 #define MPU CTRL ENABLE Msk
                                                      (1UL « MPU_CTRL_ENABLE_Pos)
00735 /* MPU Region Number Register */
00736 #define MPU_RNR_REGION_Pos
00737 #define MPU_RNR_REGION_Msk
                                                      (0xFFUL « MPU_RNR_REGION_Pos)
00739 /* MPU Region Base Address Register */
00740 #define MPU_RBAR_ADDR_Pos
00741 #define MPU_RBAR_ADDR_Msk
                                                      (0x7FFFFFFUL « MPU RBAR ADDR Pos)
00743 #define MPU_RBAR_VALID_Pos
00744 #define MPU_RBAR_VALID_Msk
                                                      (1UL « MPU_RBAR_VALID_Pos)
00746 #define MPU_RBAR_REGION_Pos
00747 #define MPU_RBAR_REGION_Msk
                                                      (0xFUL « MPU_RBAR_REGION_Pos)
00749 /\star MPU Region Attribute and Size Register \star/
00750 #define MPU_RASR_ATTRS_Pos
00751 #define MPU_RASR_ATTRS_Msk
                                                      16
                                                      (0xFFFFUL « MPU_RASR_ATTRS_Pos)
00753 #define MPU_RASR_SRD_Pos
00754 #define MPU_RASR_SRD_Msk
                                                    (0xFFUL « MPU_RASR_SRD_Pos)
00756 #define MPU_RASR_SIZE_Pos
                                                    (0x1FUL « MPU_RASR_SIZE_Pos)
00757 #define MPU_RASR_SIZE_Msk
00759 #define MPU_RASR_ENABLE_Pos
00760 #define MPU_RASR_ENABLE_Msk
                                                     (1UL « MPU_RASR_ENABLE_Pos)
00763 #endif
00764
00765
00766 #if (__FPU_PRESENT == 1)
00775 typedef struct
00776 {
00777
              uint32 t RESERVED0[1];
00778 __IO uint32_t FPCCR;

00779 __IO uint32_t FPCCR;

00780 __IO uint32_t FPDSCR;

00781 __I uint32_t MVFRO;

00782 __I uint32_t MVFRI;
00783 } FPU_Type;
```

7.8 core\_cm4.h 1027

```
00784
00785 /* Floating-Point Context Control Register */
00786 #define FPU_FPCCR_ASPEN_Pos
00787 #define FPU_FPCCR_ASPEN_Msk
                                                      (1UL « FPU_FPCCR_ASPEN_Pos)
00789 #define FPU_FPCCR_LSPEN_Pos
00790 #define FPU_FPCCR_LSPEN_Msk
                                                      (1UL « FPU_FPCCR_LSPEN_Pos)
00792 #define FPU_FPCCR_MONRDY_Pos
00793 #define FPU_FPCCR_MONRDY_Msk
                                                      (1UL « FPU_FPCCR_MONRDY_Pos)
00795 #define FPU_FPCCR_BFRDY_Pos
00796 #define FPU_FPCCR_BFRDY_Msk
                                                      (1UL « FPU FPCCR BFRDY Pos)
00798 #define FPU_FPCCR_MMRDY_Pos
00799 #define FPU_FPCCR_MMRDY_Msk
                                                      (1UL « FPU FPCCR MMRDY Pos)
00801 #define FPU_FPCCR_HFRDY_Pos
00802 #define FPU_FPCCR_HFRDY_Msk
                                                      (1UL « FPU_FPCCR_HFRDY_Pos)
00804 #define FPU_FPCCR_THREAD_Pos
00805 #define FPU_FPCCR_THREAD_Msk 00807 #define FPU_FPCCR_USER_Pos
                                                      (1UL « FPU_FPCCR_THREAD_Pos)
00808 #define FPU_FPCCR_USER_Msk
                                                      (1UL « FPU FPCCR USER Pos)
00810 #define FPU_FPCCR_LSPACT_Pos
00811 #define FPU_FPCCR_LSPACT_Msk
                                                      (1UL « FPU_FPCCR_LSPACT_Pos)
00813 /* Floating-Point Context Address Register */
00814 #define FPU_FPCAR_ADDRESS_Pos
00815 #define FPU_FPCAR_ADDRESS_Msk
                                                      (0x1FFFFFFFUL « FPU FPCAR ADDRESS Pos)
00817 /* Floating-Point Default Status Control Register */
00818 #define FPU_FPDSCR_AHP_Pos 26
00819 #define FPU_FPDSCR_AHP_Msk
                                                      (1UL « FPU_FPDSCR_AHP_Pos)
00821 #define FPU_FPDSCR_DN_Pos
00822 #define FPU_FPDSCR_DN_Msk
                                                      (1UL « FPU_FPDSCR_DN_Pos)
00824 #define FPU_FPDSCR_FZ_Pos
00825 #define FPU_FPDSCR_FZ_Msk
                                                      (1UL « FPU FPDSCR FZ Pos)
00827 #define FPU_FPDSCR_RMode_Pos
00828 #define FPU_FPDSCR_RMode_Msk
                                                      (3UL « FPU_FPDSCR_RMode_Pos)
00830 /\star Media and FP Feature Register 0 \star/
00831 #define FPU_MVFR0_FP_rounding_modes_Pos
00832 #define FPU_MVFR0_FP_rounding_modes_Msk
                                                      (0xFUL « FPU_MVFR0_FP_rounding_modes_Pos)
00834 #define FPU_MVFR0_Short_vectors_Pos
                                                      24
00835 #define FPU_MVFR0_Short_vectors_Msk
00837 #define FPU_MVFR0_Square_root_Pos
                                                      (0xFUL « FPU MVFR0 Short vectors Pos)
00838 #define FPU_MVFR0_Square_root_Msk
                                                      (0xFUL « FPU_MVFR0_Square_root_Pos)
00840 #define FPU_MVFR0_Divide_Pos
00841 #define FPU_MVFR0_Divide_Msk
                                                      (0xFUL « FPU_MVFR0_Divide_Pos)
00843 #define FPU_MVFR0_FP_excep_trapping_Pos
00844 #define FPU_MVFRO_FP_excep_trapping_Msk 00846 #define FPU_MVFRO_Double_precision_Pos
                                                      (0xFUL « FPU_MVFR0_FP_excep_trapping_Pos)
00847 #define FPU_MVFR0_Double_precision_Msk
                                                      (0xFUL « FPU_MVFR0_Double_precision_Pos)
00849 #define FPU_MVFRO_Single_precision_Pos
00850 #define FPU_MVFR0_Single_precision_Msk
                                                      (0xFUL « FPU_MVFR0_Single_precision_Pos)
00852 #define FPU_MVFR0_A_SIMD_registers_Pos
00853 #define FPU_MVFRO_A_SIMD_registers_Msk
                                                      (0xFUL « FPU MVFRO A SIMD registers Pos)
00855 /\star Media and FP Feature Register 1 \star/
00856 #define FPU_MVFR1_FP_fused_MAC_Pos
00857 #define FPU_MVFR1_FP_fused_MAC_Msk
                                                      (0xFUL « FPU_MVFR1_FP_fused_MAC_Pos)
00859 #define FPU_MVFR1_FP_HPFP_Pos
00860 #define FPU_MVFR1_FP_HPFP_Msk
                                                      (0xFUL « FPU_MVFR1_FP_HPFP_Pos)
00862 #define FPU_MVFR1_D_NaN_mode_Pos
00863 #define FPU_MVFR1_D_NaN_mode_Msk
00865 #define FPU_MVFR1_FtZ_mode_Pos
                                                      (0xFUL « FPU_MVFR1_D_NaN_mode_Pos)
00866 #define FPU_MVFR1_FtZ_mode_Msk
                                                      (0xFUL « FPU MVFR1 FtZ mode Pos)
00869 #endif
00870
00871
00880 typedef struct
00881 {
        __IO uint32_t DHCSR;
00882
        __O uint32_t DCRSR;
00883
       __IO uint32_t DCRDR;
00884
00885
          _IO uint32_t DEMCR;
00886 } CoreDebug_Type;
00887
00888 /* Debug Halting Control and Status Register */
00889 #define CoreDebug_DHCSR_DBGKEY_Pos
00890 #define CoreDebug_DHCSR_DBGKEY_Msk
                                                      (0xFFFFUL « CoreDebug_DHCSR_DBGKEY_Pos)
00892 #define CoreDebug_DHCSR_S_RESET_ST_Pos
                                                      (1UL « CoreDebug_DHCSR_S_RESET_ST Pos)
00893 #define CoreDebug_DHCSR_S_RESET_ST_Msk
00895 #define CoreDebug_DHCSR_S_RETIRE_ST_Pos
00896 #define CoreDebug_DHCSR_S_RETIRE_ST_Msk
                                                      (1UL « CoreDebug_DHCSR_S_RETIRE_ST_Pos)
00898 #define CoreDebug_DHCSR_S_LOCKUP_Pos
00899 #define CoreDebug_DHCSR_S_LOCKUP_Msk
                                                      (1UL « CoreDebug_DHCSR_S_LOCKUP_Pos)
00901 #define CoreDebug_DHCSR_S_SLEEP_Pos
                                                      18
00902 #define CoreDebug_DHCSR_S_SLEEP_Msk
                                                      (1UL « CoreDebug DHCSR S SLEEP Pos)
00904 #define CoreDebug_DHCSR_S_HALT_Pos
00905 #define CoreDebug_DHCSR_S_HALT_Msk
                                                      (1UL « CoreDebug_DHCSR_S_HALT_Pos)
00907 #define CoreDebug_DHCSR_S_REGRDY_Pos
00908 #define CoreDebug_DHCSR_S_REGRDY_Msk
                                                      (1UL « CoreDebug_DHCSR_S_REGRDY_Pos)
00910 #define CoreDebug_DHCSR_C_SNAPSTALL_Pos
00911 #define CoreDebug_DHCSR_C_SNAPSTALL_Msk
00913 #define CoreDebug_DHCSR_C_MASKINTS_Pos
                                                      (1UL « CoreDebug_DHCSR_C_SNAPSTALL_Pos)
```

```
00914 #define CoreDebug_DHCSR_C_MASKINTS_Msk
                                                  (1UL « CoreDebug_DHCSR_C_MASKINTS_Pos)
00914 #define CoreDebug_DHCSR_C_STEP_Pos
00917 #define CoreDebug_DHCSR_C_STEP_Msk
                                                  (1UL « CoreDebug_DHCSR_C_STEP_Pos)
00919 #define CoreDebug_DHCSR_C_HALT_Pos
00920 #define CoreDebug_DHCSR_C_HALT_Msk
00922 #define CoreDebug_DHCSR_C_DEBUGEN_Pos
                                                  (1UL « CoreDebug DHCSR C HALT Pos)
00923 #define CoreDebug_DHCSR_C_DEBUGEN_Msk
                                                  (1UL « CoreDebug_DHCSR_C_DEBUGEN_Pos)
00925 /* Debug Core Register Selector Register */
00926 #define CoreDebug_DCRSR_REGWnR_Pos
00927 #define CoreDebug_DCRSR_REGWnR_Msk
                                                  (1UL « CoreDebug_DCRSR_REGWnR_Pos)
00929 #define CoreDebug_DCRSR_REGSEL_Pos
                                                  (0x1FUL « CoreDebug DCRSR REGSEL Pos)
00930 #define CoreDebug DCRSR REGSEL Msk
00932 /* Debug Exception and Monitor Control Register */
00933 #define CoreDebug_DEMCR_TRCENA_Pos
00934 #define CoreDebug_DEMCR_TRCENA_Msk
                                                  (1UL « CoreDebug_DEMCR_TRCENA_Pos)
00936 #define CoreDebug_DEMCR_MON_REQ_Pos
00937 #define CoreDebug_DEMCR_MON_REQ_Msk
                                                  (1UL « CoreDebug DEMCR MON REO Pos)
00939 #define CoreDebug_DEMCR_MON_STEP_Pos
00940 #define CoreDebug_DEMCR_MON_STEP_Msk
                                                  (1UL « CoreDebug_DEMCR_MON_STEP_Pos)
00942 #define CoreDebug_DEMCR_MON_PEND_Pos
00943 #define CoreDebug_DEMCR_MON_PEND_Msk
                                                   (1UL « CoreDebug_DEMCR_MON_PEND_Pos)
00945 #define CoreDebug_DEMCR_MON_EN_Pos
00946 #define CoreDebug_DEMCR_MON_EN_Msk
                                                   (1UL « CoreDebug_DEMCR_MON_EN_Pos)
00948 #define CoreDebug_DEMCR_VC_HARDERR_Pos
00949 #define CoreDebug_DEMCR_VC_HARDERR_Msk
                                                  (1UL « CoreDebug_DEMCR_VC_HARDERR_Pos)
00951 #define CoreDebug_DEMCR_VC_INTERR_Pos
00952 #define CoreDebug_DEMCR_VC_INTERR_Msk
                                                   (1UL « CoreDebug_DEMCR_VC_INTERR_Pos)
00954 #define CoreDebug_DEMCR_VC_BUSERR_Pos
00955 #define CoreDebug_DEMCR_VC_BUSERR_Msk
                                                  (1UL « CoreDebug_DEMCR_VC_BUSERR_Pos)
00957 #define CoreDebug_DEMCR_VC_STATERR_Pos
00958 #define CoreDebug_DEMCR_VC_STATERR_Msk
                                                  (1UL « CoreDebug DEMCR VC STATERR Pos)
00960 #define CoreDebug_DEMCR_VC_CHKERR_Pos
00961 #define CoreDebug_DEMCR_VC_CHKERR_Msk
                                                   (1UL « CoreDebug_DEMCR_VC_CHKERR_Pos)
00963 #define CoreDebug_DEMCR_VC_NOCPERR_Pos
00964 #define CoreDebug_DEMCR_VC_NOCPERR_Msk
                                                  (1UL « CoreDebug_DEMCR_VC_NOCPERR_Pos)
00966 #define CoreDebug_DEMCR_VC_MMERR_Pos
00967 #define CoreDebug_DEMCR_VC_MMERR_Msk
                                                  (1UL « CoreDebug DEMCR VC MMERR Pos)
00969 #define CoreDebug_DEMCR_VC_CORERESET_Pos
00970 #define CoreDebug_DEMCR_VC_CORERESET_Msk
                                                  (1UL « CoreDebug_DEMCR_VC_CORERESET_Pos)
00979 /* Memory mapping of Cortex-M4 Hardware */
00980 #define SCS_BASE
00981 #define ITM_BASE
                                   (0xE000E000UL)
00981 #define ITM_BASE (0xE000EDF0UL)
00982 #define CoreDebug_BASE (0xE000EDF0UL)
00983 #define SysTick_BASE (SCS_BASE + 0x0010UL)
(SCS_BASE + 0x0100UL)
00985 #define SCB_BASE
                                   (SCS_BASE + 0x0D00UL)
                                  ((SCnSCB_Type *)
00987 #define SCnSCB
                                                           SCS_BASE
                                  ((SCB_Type *)
((SysTick_Type *)
((NVIC_Type *)
((ITM_Type *)
00988 #define SCB
                                                           SCB BASE
00989 #define SysTick
                                                           SvsTick BASE
00990 #define NVIC
                                                           NVIC BASE
00991 #define ITM
                                                           ITM_BASE
00992 #define CoreDebug
                                  ((CoreDebug_Type *)
                                                          CoreDebug_BASE)
00994 #if (__MPU_PRESENT == 1)
00995 #define MPU_BASE
00996 #define MPU
                                 (SCS_BASE + 0x0D90UL)
                                   ((MPU_Type *)
                                                           MPU BASE
00997 #endif
00999 #if (__FPU_PRESENT == 1)
01000 #define FPU_BASE
                                   (SCS_BASE + 0x0F30UL)
01001
        #define FPU
                                   ((FPU_Type
                                               *)
                                                           FPU_BASE
01002 #endif
01003
                 Hardware Abstraction Layer
01037 static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
01038 {
      uint32_t req_value;
01039
01040
       uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);
                                                                                     /* only values 0..7 are
01041
     reg_value = SCB->AIRCR;
configuration */
01042
                                                                                      /* read old register
01043
       reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);
                                                                                     /* clear bits to change
01044 reg_value = (reg_value
01045
                      ((uint32_t)0x5FA « SCB_AIRCR_VECTKEY_Pos) |
priorty group */
                      (PriorityGroupTmp « 8));
                                                                                     /* Insert write key and
      SCB->AIRCR = reg_value;
01048 }
01049
01050
01058 static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
01059 {
       return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) » SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping
01060
```

7.8 core\_cm4.h 1029

```
field */
01061 }
01062
01063
            __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
01071 static
01072 {
01073 /* NVIC->ISER[((uint32_t)(IRQn) » 5)] = (1 « ((uint32_t)(IRQn) & 0x1F)); enable interrupt */
      01074
     (uint32_t)0x1F)); /* enable interrupt */
01075 }
01076
01077
01085 static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
01086 {
01087
       01088 }
01089
01090
01100 static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
       return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) » 5] & (1 « ((uint32_t)(IRQn) & 0x1F)))?1:0)); /*
     Return 1 if pending else 0 */
01103 }
01104
01105
01113 static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
01114 {
01115
       NVIC \rightarrow ISPR[((uint32_t)(IRQn) \gg 5)] = (1 \ll ((uint32_t)(IRQn) \& 0x1F)); /* set interrupt pending */
01116 }
01117
01118
01126 static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
01127 {
01128
       01129 }
01130
01131
01139 static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
01140 {
       return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) » 5] & (1 « ((uint32_t)(IRQn) & 0x1F)))?1:0)); /*
     Return 1 if active else 0 */
01142 }
01143
01144
01156 static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
01157 {
01158
      if(IROn < 0) {
01159
        SCB->SHP[((uint32_t)(IRQn) \& 0xF)-4] = ((priority & (8 - \_NVIC\_PRIO\_BITS)) \& 0xff); \} /* set
     Priority for Cortex-M System Interrupts */
NVIC->IP[(uint32_t)(IRQn)] = ((priority « (8 - __NVIC_PRIO_BITS)) & 0xff); }
01161
     Priority for device specific Interrupts *
01162 }
01163
01164
01177 static INLINE uint32 t NVIC GetPriority(IROn Type IROn)
01178 {
01179
01180
      if(IRQn < 0) {
01181
         return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] » (8 - __NVIC_PRIO_BITS))); } /* get
     priority for Cortex-M system interrupts */
01182
      else {
01183
         return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]
                                                          » (8 - __NVIC_PRIO_BITS))); } /* get
     priority for device specific interrupts */
01184 }
01185
01186
Ol201 static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
01202 {
       uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
01203
                                                             /* only values 0..7 are used
01204 uint32_t PreemptPriorityBits;
01205
       uint32_t SubPriorityBits;
01206
       PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 -
     PriorityGroupTmp;
01208 SubPriorityBits
                         = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 +
     __NVIC_PRIO_BITS;
01209
01210
       return (
01211
               ((PreemptPriority & ((1 « (PreemptPriorityBits)) - 1)) « SubPriorityBits) |
01212
                               & ((1 « (SubPriorityBits
               ((SubPriority
01213
             );
01214 }
01215
01216
```

```
_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t*
     pPreemptPriority, uint32_t* pSubPriority)
01232 {
01233
       */
01234
       uint32_t PreemptPriorityBits;
01235 uint32_t SubPriorityBits;
01236
01237
       PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 -
     PriorityGroupTmp;
01238 SubPriorityBits
                          = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 +
__NVIC_PRIO_BITS;
01240 *pPreemptPriority = (Priority » SubPriorityBits) & ((1 « (PreemptPriorityBits)) - 1);
01241
       *pSubPriority
                        = (Priority
                                                     ) & ((1 « (SubPriorityBits )) - 1);
01242 }
01243
01244
01249 static __INLINE void NVIC_SystemReset(void)
01250 {
         _DSB();
                                                                  /* Ensure all outstanding memory
     accesses included
01252
                                                                     buffered write are completed before
reset */
01253 SCB->A
       SCB->AIRCR = ((0x5FA « SCB_AIRCR_VECTKEY_Pos)
                     (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
01254
                                                                   /* Keep priority group unchanged */
01255
                      SCB_AIRCR_SYSRESETREQ_Msk);
01256 __DSB();
*/
01257 while(1);
                                                                   /* Ensure completion of memory access
                                                                  /* wait until reset */
01258 }
01259
01270 #if (__Vendor_SysTickConfig == 0)
01271
01281 static INLINE uint32 t SysTick Config(uint32 t ticks)
01282 {
01283
       if (ticks > SysTick_LOAD_RELOAD_Msk) return (1);
                                                                  /* Reload value impossible */
01284
01285 SysTick->LOAD = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;
                                                                  /* set reload register */
      NVIC_SetPriority (SysTick_IRQn, (1«_NVIC_PRIO_BITS) - 1); /* set Priority for Cortex-MO System
01286
Interrupts */
01287 SysTick->VAL = 0;
01288 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                                                                  /* Load the SysTick Counter Value */
01289
                       SysTick_CTRL_TICKINT_Msk
01290
                       SysTick_CTRL_ENABLE_Msk;
                                                                  /* Enable SysTick IRQ and SysTick Timer
*/
01291 *
       return (0);
                                                                  /* Function successful */
01292 }
01293
01294 #endif
01295
01300 /* ############################# Debug In/Output function
     01306 extern volatile int32_t ITM_RxBuffer;
01307 #define ITM_RXBUFFER_EMPTY
01319 static __INLINE uint32_t ITM_SendChar (uint32_t ch)
01320 {
                                                                 /* Trace enabled */
       if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
    (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
01321
01322
                                                                  /* ITM enabled */
           (ITM->TER & (1UL « 0)
01323
                                                                 /* ITM Port #0 enabled */
                                                           )
01324
       {
       while (ITM->PORT[0].u32 == 0);
ITM->PORT[0].u8 = (uint8_t) ch;
01325
01326
01327
01328
       return (ch);
01329 }
01330
01331
01341 static __INLINE int32_t ITM_ReceiveChar (void) {
01342
       int32_t ch = -1;
                                                 /* no character available */
01343
       if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
01344
       ch = ITM_RxBuffer;
ITM_RxBuffer = ITM_RXBUFFER_EMPTY;
01345
01346
                                              /* ready for next character */
01347
01348
01349
       return (ch);
01350 }
01351
01352
01361 static __INLINE int32_t ITM_CheckChar (void) {
01362
01363
       if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
01364 return (0);
01365 } else {
                                                    /* no character available */
```

# 7.9 CUBE\_IDE/VGA/Core/Inc/core\_cm4\_simd.h File Reference

CMSIS Cortex-M4 SIMD Header File.

### 7.9.1 Detailed Description

CMSIS Cortex-M4 SIMD Header File.

Version

V2.10

Date

19. July 2011

Note

Copyright (C) 2010-2011 ARM Limited. All rights reserved.

ARM Limited (ARM) is supplying this software for use with Cortex-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.

THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

## 7.10 core cm4 simd.h

```
Go to the documentation of this file.
00026 #endif
00027
00028 #ifndef ___CORE_CM4_SIMD_H
00029 #define ___CORE_CM4_SIMD_H
00030
00031
                    Hardware Abstraction Layer
00035
00036
00043 #if
          00044 /* ARM armcc specific functions */
00045
__sadd8
                                           __qadd8
00048 #define __QADD8
00049 #define __SHADD8
                                           __shadd8
                                            __uadd8
00050 #define ___UADD8
00051 #define __UQADD8
                                           __uhadd8
00052 #define __UHADD8
                                           __ssub8
00053 #define ___SSUB8
                                           __qsub8
00054 #define __QSUB8
00055 #define __SHSUB8
00056 #define __USUB8
                                           __shsub8
                                            __usub8
00057 #define __UQSUB8
                                            __uqsub8
00058 #define __UHSUB8
                                           __sadd16
00059 #define ___SADD16
                                           __qadd16
00060 #define __QADD16
00061 #define __SHADD16
                                            __shadd16
00062 #define __UADD16
00063 #define __UQADD16
                                            __uadd16
                                            __uhadd16
00064 #define __UHADD16
                                           __ssub16
00065 #define ___SSUB16
                                           __qsub16
00066 #define __QSUB16
00067 #define __SHSUB16
                                            __shsub16
00068 #define __USUB16
                                            __usub16
00069 #define __UQSUB16
                                            __uqsub16
00070 #define __UHSUB16
                                            __sasx
00071 #define ___SASX
                                           __qasx
00072 #define __QASX
00073 #define __SHASX
00074 #define __UASX
                                            __shasx
                                            __uasx
00075 #define __UQASX
                                            __uqasx
00076 #define __UHASX
                                            __uhasx
00077 #define ___SSAX
                                            __ssax
00078 #define __QSAX
                                            __qsax
00079 #define __SHSAX
                                            __shsax
00080 #define __USAX
                                            __usax
00081 #define __UQSAX
00082 #define __UHSAX
                                            __uqsax
                                            __usad8
00083 #define __USAD8
                                            __usada8
00084 #define __USADA8
00085 #define __SSAT16
00086 #define __USAT16
                                            __ssat16
                                            __usat16
00087 #define __UXTB16
                                            __uxtb16
00088 #define __UXTAB16
                                            __uxtab16
00089 #define __SXTB16
                                           __sxtab16
00090 #define ___SXTAB16
                                           __smuad
00091 #define ___SMUAD
00092 #define __SMUADX
00093 #define __SMLAD
                                            __smuadx
                                            __smlad
00094 #define __SMLADX
                                            __smlald
00095 #define ___SMLALD
00096 #define __SMLALDX
00097 #define __SMUSD
                                           __smlaldx
                                           __smusd
00098 #define __SMUSDX
                                            __smusdx
00099 #define __SMLSD
                                            __smlsd
00100 #define __SMLSDX
                                            __smlsdx
00101 #define __SMLSLD
                                            __smlsld
00102 #define ___SMLSLDX
                                            __smlsldx
                                           __sel
00103 #define ___SEL
                                           __qadd
00104 #define __QADD
00105 #define __QSUB
                                            __qsub
00107 #define ___PKHBT(ARG1,ARG2,ARG3)
                                          ( ((((uint32_t)(ARG1))
                                                                       ) & 0x0000FFFFUL) |
                                            ((((uint32_t)(ARG2)) « (ARG3)) & 0xFFFF0000UL)
00108
00109
```

7.10 core\_cm4\_simd.h 1033

```
( ((((uint32_t)(ARG1))
 00110 #define ___PKHTB(ARG1,ARG2,ARG3)
                                                                                                                                ) & 0xFFFF0000UL) |
                                                                                ((((uint32_t)(ARG2)) » (ARG3)) & 0x0000FFFFUL) )
 00112
 00113
 00114 /*-- End CM4 SIMD Intrinsics -----
 00115
 00116
 00117
 00118 #elif defined ( __ICCARM__ ) /*-----*/
 00119 /* IAR iccarm specific functions */
 00120
 00121 #include <cmsis iar.h>
 00122
 00123 /*---- CM4 SIMDDSP Intrinsics -----
 00124 /* intrinsic __SADD8 see intrinsics.h */
00125 /* intrinsic _QADD8 see intrinsics.h */
00126 /* intrinsic _UADD8 see intrinsics.h */
00127 /* intrinsic _UQADD8 see intrinsics.h */
00128 /* intrinsic _UQADD8 see intrinsics.h */
00129 /* intrinsic _UHADD8 see intrinsics.h */
00130 /* intrinsic _SSUB8 see intrinsics.h */
00131 /* intrinsic _QSUB8 see intrinsics.h */
00131 /* intrinsic _QSUB8 see intrinsics.h */
00132 /* intrinsic __USUB8 see intrinsics.h */
00133 /* intrinsic __USUB8 see intrinsics.h */
00134 /* intrinsic __USUB8 see intrinsics.h */
00135 /* intrinsic __UHSUB8 see intrinsics.h */
 00136 /* intrinsic __SADD16
                                                    see intrinsics.h */
 00137 /* intrinsic __QADD16
                                                 see intrinsics.h */
                                                     see intrinsics.h */
 00138 /* intrinsic __SHADD16
 00139 /* intrinsic ___UADD16
 00140 /* intrinsic __UQADD16
                                                    see intrinsics.h */
 00141 /* intrinsic __UHADD16
00142 /* intrinsic __SSUB16
                                                    see intrinsics.h */
                                                     see intrinsics.h */
 00143 /* intrinsic __QSUB16
                                                     see intrinsics.h */
 00144 /* intrinsic ___SHSUB16
                                                     see intrinsics.h */
 00145 /* intrinsic __USUB16
                                                     see intrinsics.h */
 00146 /* intrinsic __UQSUB16
                                                     see intrinsics.h */
 00147 /* intrinsic __UHSUB16 see intrinsics.h */
 00148 /* intrinsic SASX see intrinsics.h */
00149 /* intrinsic QASX see intrinsics.h */
00150 /* intrinsic _SHASX see intrinsics.h */
00151 /* intrinsic _UASX see intrinsics.h */
00152 /* intrinsic _UQASX see intrinsics.h */
00153 /* intrinsic _UHASX see intrinsics.h */
00154 /* intrinsic _SSAX see intrinsics.h */
00155 /* intrinsic _QSAX see intrinsics.h */
00156 /* intrinsic _USAX see intrinsics.h */
00157 /* intrinsic _USAX see intrinsics.h */
00158 /* intrinsic _USAX see intrinsics.h */
00159 /* intrinsic _USADA see intrinsics.h */
00160 /* intrinsic _USADB see intrinsics.h */
00161 /* intrinsic _USADA see intrinsics.h */
00162 /* intrinsic _USAD16 see intrinsics.h */
00163 /* intrinsic _USAT16 see intrinsics.h */
00164 /* intrinsic _USAT16 see intrinsics.h */
 00164 /* intrinsic __UXTB16
00165 /* intrinsic __SXTB16
00166 /* intrinsic __UXTAB16
                                                    see intrinsics.h */
 00166 /* intrinsic ___on..._
00167 /* intrinsic __SXTAB16
SMUAD
                                                 see intrinsics.h */
                                                     see intrinsics.h */
 00168 /* intrinsic __SMUAD
                                                     see intrinsics.h */
 00169 /* intrinsic __SMUADX
                                                     see intrinsics.h */
00170 /* intrinsic _SMLAD see intrinsics.h */
00171 /* intrinsic _SMLADX see intrinsics.h */
 00172 /* intrinsic _SMLALD see intrinsics.h */
00173 /* intrinsic _SMLALDX see intrinsics.h */
vui/4 /* intrinsic _SMUSD see intrinsics.h */
00175 /* intrinsic _SMUSDX see intrinsics.h */
00176 /* intrinsic
00176 /* intrinsic _SMLSD see intrinsics.h */
00177 /* intrinsic _SMLSDX see intrinsics.h */
00170 /+ intrinsic _SMLSLD see intrinsics.h */
00179 /* intrinsic _SMLSLDX see intrinsics.h */
00180 /* intrinsic _SEL see intrinsics.h */
00181 /* intrinsic _QADD see intrinsics.h */
00182 /* intrinsic OSUB see intrinsics.h */
00183 /* intrinsic PKHBT see intrinsics.h */
 00184 /* intrinsic ___PKHTB
                                                    see intrinsics.h */
 00186 /*-- End CM4 SIMD Intrinsics -----
 00187
 00188
 00189
                                      _GNUC__ ) /*----*/
 00190 #elif defined (
 00191 /* GNU gcc specific functions */
 00192
 00193 /*---
                     -- CM4 SIMD Intrinsics ------*/
 00194 __attribute__( ( always_inline ) ) static __INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
 00195 {
 00196
            uint32_t result;
```

```
00197
00198
         _ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00199
        return(result);
00200 }
00201
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
00202
00203 {
00204
        uint32_t result;
00205
          ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00206
00207
        return(result);
00208 }
00209
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
00210
00211 {
00212
        uint32_t result;
00213
         _ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00214
00215
        return(result);
00216 }
00217
00218
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
00219 {
00220
        uint32 t result;
00221
00222
         _ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00223
        return(result);
00224 }
00225
00226 _
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
00227 {
00228
        uint32_t result;
00229
00230
         _ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00231
        return(result);
00232 }
00233
00234
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
00235 {
00236
00237
          _ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00238
00239
        return(result);
00240 }
00241
00242
00243
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
00244 {
00245
        uint32 t result:
00246
00247
         _ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00248
        return (result);
00249 }
00250
00251
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
00252 {
00253
        uint32 t result:
00254
00255
        __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00256
        return(result);
00257 }
00258
00259
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
00260 {
00261
        uint32_t result;
00262
          _ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00263
00264
        return(result);
00265 }
00266
00267
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
00268 {
        uint32_t result;
00269
00270
00271
         _ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00272
        return(result);
00273 }
00274
      __attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
00275
00276 {
00277
        uint32 t result;
00278
          _ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00279
00280
        return(result);
00281 }
00282
00283 __attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
```

7.10 core\_cm4\_simd.h 1035

```
00284 {
00285
        uint32 t result;
00286
          _ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00287
00288
        return(result);
00289 }
00290
00291
00292
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
00293 {
00294
        uint32 t result:
00295
00296
          _ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00297
        return(result);
00298 }
00299
00300
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
00301 {
00302
        uint32 t result:
00303
00304
         _ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00305
        return(result);
00306 }
00307
00308
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
00309 {
00310
        uint32_t result;
00311
          _ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00312
00313
        return(result);
00314 }
00315
00316 _
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
00317 {
00318
        uint32_t result;
00319
00320
         ASM volatile ("uadd16 %0, %1, %2": "=r" (result): "r" (op1), "r" (op2) );
00321
        return(result);
00322 }
00323
00324
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
00325 {
00326
        uint32 t result:
00327
         _ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00328
00329
        return (result);
00330 }
00331
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
00332
00333 {
00334
        uint32_t result;
00335
00336
          _ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00337
        return(result);
00338 }
00339
00340
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
00341 {
00342
        uint32_t result;
00343
          _ASM volatile ("ssub16 %0, %1, %2": "=r" (result): "r" (op1), "r" (op2) );
00344
00345
        return(result);
00346 }
00347
00348
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
00349 {
00350
       uint32_t result;
00351
00352
          _ASM volatile ("qsub16 %0, %1, %2": "=r" (result): "r" (op1), "r" (op2) );
00353
        return(result);
00354 }
00355
00356
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
00357 {
00358
        uint32 t result;
00359
00360
         _ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00361
        return(result);
00362 }
00363
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
00364
00365 {
00366
        uint32 t result;
00367
00368
        __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00369
        return(result);
00370 }
```

```
00371
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
00372
00373 {
00374
        uint32 t result;
00375
00376
         _ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00377
        return (result);
00378 }
00379
00380
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
00381 {
00382
        uint32 t result:
00383
00384
         _ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00385
        return(result);
00386 }
00387
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
00388
00389 {
00390
        uint32 t result:
00391
          _ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00392
00393
        return(result);
00394 }
00395
00396
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
00397 {
00398
        uint32_t result;
00399
          _ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00400
00401
        return(result);
00402 }
00403
00404 __attribute__( ( always_inline ) ) static __INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
00405 {
00406
        uint32 t result:
00407
00408
         _ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00409
        return(result);
00410 }
00411
00412
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
00413 {
00414
        uint32_t result;
00415
00416
         _ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00417
        return(result);
00418 }
00419
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
00420
00421 {
00422
        uint32_t result;
00423
00424
          _ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00425
        return(result);
00426 }
00427
00428 __attribute__( ( always_inline ) ) static __INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
00429 {
00430
        uint32_t result;
00431
          _ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00432
00433
        return(result);
00434 }
00435
00436
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
00437 {
00438
        uint32 t result:
00439
00440
         _ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00441
        return(result);
00442 }
00443
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
00444
00445 {
00446
        uint32 t result:
00447
00448
         _ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00449
        return(result);
00450 }
00451
00452 _
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
00453 {
00454
        uint32_t result;
00455
          _ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00456
00457
        return(result);
```

7.10 core\_cm4\_simd.h 1037

```
00458 }
00459
00460
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
00461 {
00462
        uint32 t result:
00463
          _ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00464
00465
        return(result);
00466 }
00467
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
00468
00469 {
00470
        uint32 t result;
00471
00472
        __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00473
        return(result);
00474 }
00475
00476
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
00477 {
00478
00479
          _ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00480
00481
        return(result);
00482 }
00483
00484 __attribute__( ( always_inline ) ) static __INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
00485 {
00486
        uint32 t result;
00487
00488
          ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00489
        return(result);
00490 }
00491
00492 _
        _attribute_
                   _( ( always_inline ) ) static __INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2,
      uint32_t op3)
00493 {
00494
        uint32_t result;
00495
00496
        __ASM volatile ("usada8 %0, %1, %2, %3": "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
00497
        return(result);
00498 }
00499
00500 #define ___SSAT16(ARG1, ARG2)
00501 ({
        uint32_t __RES, __ARG1 = (ARG1); \
__ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
00502
00503
00504
         _RES; \
      })
00505
00506
00507 #define __USAT16(ARG1, ARG2)
00508 ({
        uint32_t __RES, __ARG1 = (ARG1); \
__ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
00509
00510
00511
         _RES; \
00512
00513
00514 _
       _attribute__( ( always_inline ) )    static __INLINE uint32_t __UXTB16(uint32_t op1)
00515 {
00516
        uint32_t result;
00517
          _ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
00518
00519
        return(result);
00520 }
00521
00522
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
00523 {
00524
        uint32 t result:
00525
00526
         _ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00527
        return(result);
00528 }
00529
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SXTB16(uint32_t op1)
00530
00531 {
00532
        uint32 t result:
00533
00534
         _ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
00535
        return(result);
00536 }
00537
00538 __attribute__( ( always_inline ) ) static __INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
00539 {
00540
        uint32_t result;
00541
          _ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00542
00543
        return(result);
```

```
00545
00546
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2)
00547 {
00548
        uint32 t result:
00549
           _ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00550
00551
         return(result);
00552 }
00553
00554
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
00555 {
00556
         uint32_t result;
00557
00558
         __ASM volatile ("smuadx %0, %1, %2": "=r" (result): "r" (op1), "r" (op2) );
00559
        return(result);
00560 }
00561
00562 _
        attribute
                     _( ( always_inline ) )    static __INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2,
      uint32_t op3)
00563 {
00564
        uint32_t result;
00565
           ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
00566
00567
         return(result);
00568 }
00569
00570 _
         _attribute_
                     _( ( always_inline ) ) static __INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2,
      uint32_t op3)
00571 {
00572
        uint32 t result:
00573
00574
         __ASM volatile ("smladx %0, %1, %2, %3": "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
00575
         return(result);
00576 }
00577
00578 #define __SMLALD(ARG1, ARG2, ARG3) \
00579 ({ \
      uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((uint64_t)(ARG3) » 32), __ARG3_L =
(uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \
    __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (_ARG3_L), "=r" (_ARG3_H) : "r" (_ARG1), "r"
(_ARG2), "0" (_ARG3_L), "1" (_ARG3_H)); \
    (uint64_t)(((uint64_t)_ARG3_H « 32) | _ARG3_L); \
00580
00581
00582
00583 })
00584
00585 #define __SMLALDX(ARG1,ARG2,ARG3) \
00586 ({ \
      uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((uint64_t)(ARG3) » 32), __ARG3_L = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFUL);
        `uint32_t _
00587
      __ASM_volatile ("smlaldx %0, %1, %2, %3" : "=r" (__ARG3_L), "=r" (__ARG3_H) : "r" (__ARG1), "r" (__ARG2), "0" (__ARG3_L), "1" (__ARG3_H) ); \
00588
00589
         (uint64_t)(((uint64_t)__ARG3_H « 32) | __ARG3_L); \
00590 })
00591
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2)
00592
00593 {
00594
        uint32 t result:
00595
00596
         __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00597
         return(result);
00598 }
00599
00600
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
00601 {
00602
         uint32_t result;
00603
           _ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00604
00605
        return(result);
00606 }
00607
                     _( ( always_inline ) )    static __INLINE    uint32_t __SMLSD (uint32_t op1, uint32_t op2,
00608 _
        _attribute_
      uint32_t op3)
00609 {
00610
        uint32 t result:
00611
          _ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
00612
00613
         return(result);
00614 }
00615
00616 .
                     ( ( always inline ) ) static INLINE uint32 t SMLSDX (uint32 t op1, uint32 t op2,
        attribute
      uint32_t op3)
00617 {
00618
        uint32 t result;
00619
00620
         __ASM volatile ("smlsdx %0, %1, %2, %3": "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
00621
         return(result);
00622 }
```

7.10 core\_cm4\_simd.h 1039

```
00623
00624 #define __SMLSLD(ARG1, ARG2, ARG3) \
00625 ({
     uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((ARG3) » 32), __ARG3_L =
(uint32_t)((ARG3) & 0xFFFFFFFFUL); \
    _ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (_ARG3_L), "=r" (_ARG3_H) : "r" (_ARG1), "r"
(_ARG2), "0" (_ARG3_L), "1" (_ARG3_H)); \
00626
00627
00628
        (uint64_t)(((uint64_t)__ARG3_H « 32) | __ARG3_L); \
00629 })
00630
00631 #define __SMLSLDX(ARG1,ARG2,ARG3) \
00632 ({ \
        uint32_t _
                  \_ARG1 = (ARG1),
                                   __ARG2 = (ARG2), __ARG3_H = (uint32_t)((ARG3) » 32), __ARG3_L =
00633
00636 })
00637
00638 __attribute__( ( always_inline ) ) static __INLINE uint32_t __SEL (uint32_t op1, uint32_t op2)
00639 {
00640
       uint32_t result;
00641
          ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00642
00643
        return(result);
00644 }
00645
00646 __attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)
00647 {
00648
        uint32 t result:
00649
00650
         _ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00651
        return(result);
00652 }
00653
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)
00654
00655 {
00656
       uint32_t result;
00657
00658
        __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
00659
        return(result);
00660 }
00661
00662 #define __PKHBT(ARG1, ARG2, ARG3) \
00663 ({
       uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
__ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \
00664
00665
00666
         _RES; \
00667 })
00668
00669 #define __PKHTB(ARG1, ARG2, ARG3) \
00670 ({
00671
        uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
00672
       if (ARG3 == 0) \
            _ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \
00673
00674
       else
           _ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \
00676
         _RES; \
00677
00678
00679 /*-- End CM4 SIMD Intrinsics -----*/
00680
00681
00682
00683 #elif defined ( __TASKING__ ) /*----- TASKING Compiler -----*/
00684 /* TASKING carm specific functions */
00685
00686
00687 /*---- CM4 SIMD Intrinsics -----
00688 /* not yet supported */
00689 /*-- End CM4 SIMD Intrinsics -----
00690
00691
00692 #endif
00693
00697 #endif /* ___CORE_CM4_SIMD_H */
00698
00699 #ifdef __cplusplus
00700 3
00701 #endif
```

## 7.11 CUBE IDE/VGA/Core/Inc/core cmFunc.h File Reference

CMSIS Cortex-M Core Function Access Header File.

### 7.11.1 Detailed Description

CMSIS Cortex-M Core Function Access Header File.

Version

V2.10

Date

26. July 2011

Note

Copyright (C) 2009-2011 ARM Limited. All rights reserved.

ARM Limited (ARM) is supplying this software for use with Cortex-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.

THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

## 7.12 core\_cmFunc.h

### Go to the documentation of this file.

```
00001 /************
00024 #ifndef ___CORE_CMFUNC_H
00025 #define __CORE_CMFUNC_H
00027
00028 /* ########################### Core Function Access ############################# */
00034 #if
          defined ( __CC_ARM ) /*-----RealView Compiler -----
00035 /* ARM armcc specific functions */
00036
00037 #if (__ARMCC_VERSION < 400677)
00038
       #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
00039 #endif
00040
00041 /* intrinsic void __enable_irq();
00042 /* intrinsic void __disable_irq();
00050 static __INLINE uint32_t __get_CONTROL(void)
00051 {
                                             __ASM("control");
00052
      register uint32_t _
                          _regControl
00053
       return(__regControl);
00054 }
00055
00056
```

7.12 core\_cmFunc.h 1041

```
00063 static __INLINE void __set_CONTROL(uint32_t control)
00064 {
                                          __ASM("control");
00065
       register uint32_t __regControl
       __regControl = control;
00066
00067 }
00068
00076 static __INLINE uint32_t __get_IPSR(void)
00077 {
       register uint32_t __regIPSR __ASM("ipsr");
00078
00079
       return(__regIPSR);
00080 }
00081
00082
00089 static __INLINE uint32_t __get_APSR(void)
00090 {
00092 return(__regAPSR);
00093 }
00091
       register uint32_t __regAPSR
                                          __ASM("apsr");
00094
00095
00102 static __INLINE uint32_t __get_xPSR(void)
00103 {
00104
       register uint32_t __regXPSR __ASM("xpsr");
00105
       return(__regXPSR);
00106 }
00107
00108
00115 static __INLINE uint32_t __get_PSP(void)
00116 {
00117 register uint32_t __regProcessStackPointer __ASM("psp");
00118
       return(__regProcessStackPointer);
00119 }
00120
00121
00128 static __INLINE void __set_PSP(uint32_t topOfProcStack)
00129 {
00131 __regProcessStackPointer = topOfProcStack;
00132 }
00130 register uint32_t __regProcessStackPointer __ASM("psp");
00133
00134
00141 static INLINE uint32 t get MSP(void)
00142 {
00143 register uint32_t __regMainStackPointer
                                                 __ASM("msp");
00144
       return(__regMainStackPointer);
00145 }
00146
00147
00154 static __INLINE void __set_MSP(uint32_t topOfMainStack)
00155 {
00156 register uint32_t __regMainStackPointer
__ASM("msp");
00159
00160
00167 static __INLINE uint32_t __get_PRIMASK(void)
00168 {
00169 register uint32_t __regPriMask
                                          __ASM("primask");
00170
       return(__regPriMask);
00171 }
00172
00173
00180 static __INLINE void __set_PRIMASK(uint32_t priMask)
00181 {
                                           __ASM("primask");
00182 register uint32_t __regPriMask
00183 __regPriMask = (priMask);
00184 }
00185
00186
00187 #if
              (\underline{\phantom{M}}CORTEX_M >= 0x03)
00188
                                              __enable_fiq
00194 #define __enable_fault_irq
00195
00196
00202 #define __disable_fault_irq
00203
00204
00211 static __INLINE uint32_t __get_BASEPRI(void)
00212 {
00213 register uint32_t __r
00214 return(__regBasePri);
                                            __ASM("basepri");
                          regBasePri
00215 }
00216
00217
00224 static __INLINE void __set_BASEPRI(uint32_t basePri)
00225 {
```

```
00226 register uint32_t __regBasePri
                                            __ASM("basepri");
       __regBasePri = (basePri & 0xff);
00227
00228 }
00229
00230
00237 static __INLINE uint32_t __get_FAULTMASK(void)
00239
       register uint32_t __regFaultMask
                                             __ASM("faultmask");
00240 return(__regFaultMask);
00241 }
00242
00243
00250 static __INLINE void __set_FAULTMASK(uint32_t faultMask)
00251 {
00252
       register uint32_t __regFaultMask
                                               _ASM("faultmask");
       __regFaultMask = (faultMask & (uint32_t)1);
00253
00254 }
00255
00256 #endif /* (\underline{\phantom{M}}CORTEX_M >= 0x03) */
00258
              (\underline{\phantom{M}}CORTEX_M == 0x04)
00259 #if
00260
00267 static __INLINE uint32_t __get_FPSCR(void)
00268 {
00269 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
                                      __ASM("fpscr");
00270 register uint32_t __regfpscr
00271
       return(__regfpscr);
00272 #else
00273
       return(0);
00274 #endif
00275 }
00276
00277
00284 static __INLINE void __set_FPSCR(uint32_t fpscr)
00285 {
00286 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
                                       __ASM("fpscr");
00287 register uint32_t __regfpscr
00288
       __regfpscr = (fpscr);
00289 #endif
00290 }
00291
00292 #endif /* (__CORTEX_M == 0x04) */
00293
00294
00295 #elif defined ( __ICCARM__ ) /*----*/
00296 /* IAR iccarm specific functions */
00297
00298 #include <cmsis iar.h>
00299
00300 #elif defined ( __GNUC__ ) /*-----*/
00301 /* GNU gcc specific functions */
00302
00308 _
       _attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
00309 {
00310 ___ASM volatile ("cpsie i");
00312
00313
00319
       _attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
00320 {
       __ASM volatile ("cpsid i");
00321
00322 }
00323
00324
00331 __attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(void)
00332 {
       uint32 t result:
00333
00334
         _ASM volatile ("MRS %0, control" : "=r" (result) );
00335
00336 return(result);
00337 }
00338
00339
00346 __attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(uint32_t control)
00347 {
       __ASM volatile ("MSR control, %0" : : "r" (control) );
00348
00349 }
00350
00351
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(void)
00358
00359 {
00360
       uint32 t result;
00361
00362
       __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
00363
       return(result);
00364 }
```

7.12 core\_cmFunc.h 1043

```
00365
00366
00373
       _attribute__( ( always_inline ) )    static __INLINE uint32_t __get_APSR(void)
00374 {
00375
        uint32 t result:
00376
00377
          _ASM volatile ("MRS %0, apsr" : "=r" (result) );
00378
        return(result);
00379 }
00380
00381
00388
        _attribute__( ( always_inline ) )    static __INLINE uint32_t __get_xPSR(void)
00389 {
00390
        uint32_t result;
00391
00392
        __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
00393
        return(result);
00394 }
00395
00396
00403
       _attribute__( ( always_inline ) )    static __INLINE uint32_t __get_PSP(void)
00404 {
00405
        register uint32_t result;
00406
00407
         _ASM volatile ("MRS %0, psp\n" : "=r" (result) );
00408
        return(result);
00409 }
00410
00411
        _attribute__( ( always_inline ) ) static __INLINE void __set_PSP(uint32_t topOfProcStack)
00418
00419 {
00420
         _ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) );
00421 }
00422
00423
        _attribute__( ( always_inline ) )    static __INLINE uint32_t __get_MSP(void)
00430
00431 {
00432
        register uint32_t result;
00433
00434
        __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
00435
        return(result);
00436 }
00437
00438
       _attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)
00446 {
00447
        __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
00448 }
00449
00450
00457
      __attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(void)
00458 {
00459
        uint32_t result;
00460
          _ASM volatile ("MRS %0, primask" : "=r" (result) );
00461
00462
        return(result);
00463 }
00464
00465
00472
       _attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(uint32_t priMask)
00473 {
          _ASM volatile ("MSR primask, %0" : : "r" (priMask) );
00474
00475 }
00476
00477
00478 #if
               (\underline{\phantom{M}}CORTEX_M >= 0x03)
00479
        _attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(void)
00485
00486 {
00487
        __ASM volatile ("cpsie f");
00488 }
00489
00490
        _attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(void)
00496
00497 {
00498
        __ASM volatile ("cpsid f");
00499 }
00500
00501
00508
        _attribute__( ( always_inline ) )    static __INLINE    uint32_t __get_BASEPRI(void)
00509 {
00510
        uint32_t result;
00511
00512
        __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
00513
        return(result);
00514 }
00515
```

```
_attribute__( ( always_inline ) )    static __INLINE void __set_BASEPRI(uint32_t value)
00524 {
        __ASM volatile ("MSR basepri, %0" : : "r" (value) );
00525
00526 }
00527
00535
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(void)
00536 {
00537
        uint32 t result;
00538
          _ASM volatile ("MRS %0, faultmask" : "=r" (result) );
00539
00540
        return(result);
00541 }
00542
00543
00550
       _attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(uint32_t faultMask)
00551 {
        __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
00553 }
00554
00555 #endif /* (\_CORTEX_M >= 0x03) */
00556
00557
00558 #if
               (\underline{\quad}CORTEX\_M == 0x04)
00566 __attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(void)
00567 (
00568 #if (_
             _FPU_PRESENT == 1) && (__FPU_USED == 1)
       uint32_t result;
00569
00570
00573 #else
00574
        return(0);
00575 #endif
00576 }
00578
00585 __attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(uint32_t fpscr)
00586 {
00587 #if (_FPU_PRESENT == 1) && (_FPU_USED == 1) 00588 __ASM volatile ("VMSR fpscr, %0" :: "r" (fpscr) );
00589 #endif
00590 }
00591
00592 #endif /* (__CORTEX_M == 0x04) */
00593
00594
00595 #elif defined ( __TASKING__ ) /*---
                                              ----- TASKING Compiler -----*/
00596 /* TASKING carm specific functions */
00597
00598 /*
00599 ^{\star} The CMSIS functions have been implemented as intrinsics in the compiler. 00600 ^{\star} Please use "carm -?i" to get an up to date list of all instrinsics,
00601 * Including the CMSIS ones.
00603
00604 #endif
00605
00609 #endif /* ___CORE_CMFUNC_H */
```

### 7.13 CUBE IDE/VGA/Core/Inc/core cmlnstr.h File Reference

CMSIS Cortex-M Core Instruction Access Header File.

### 7.13.1 Detailed Description

CMSIS Cortex-M Core Instruction Access Header File.

Version

V2.10

7.14 core\_cmlnstr.h 1045

Date

19. July 2011

Note

Copyright (C) 2009-2011 ARM Limited. All rights reserved.

ARM Limited (ARM) is supplying this software for use with Cortex-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.

THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

## 7.14 core\_cmlnstr.h

#### Go to the documentation of this file.

```
00024 #ifndef __CORE_CMINSTR_H
00025 #define ___CORE_CMINSTR_H
00026
00027
00035 /* ARM armcc specific functions */
00037 #if (__ARMCC_VERSION < 400677)
00038
      #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
00039 #endif
00040
00041
00046 #define __NOP
00047
00048
00054 #define ___WFI
                                       __wfi
00055
00056
00062 #define ___WFE
                                       __wfe
00063
00064
00069 #define ___SEV
00070
00071
00078 #define ___ISB()
                                       isb(0xF)
08000
                                       __dsb(0xF)
00086 #define __DSB()
00087
00088
00094 #define __DMB()
                                       dmb(0xF)
00095
00096
00104 #define ___REV
00105
00106
00114 static __INLINE __ASM uint32_t __REV16(uint32_t value)
00115 {
00116 rev16 r0, r0
00117
00118 }
00119
00120
00128 static __INLINE __ASM int32_t __REVSH(int32_t value)
```

```
00130
      revsh r0, r0
00131 bx lr
00132 }
00133
00134
              (\underline{\quad}CORTEX_M >= 0x03)
00135 #if
00136
00144 #define ___RBIT
                                              __rbit
00145
00146
00154 #define __LDREXB(ptr)
                                              ((uint8_t ) __ldrex(ptr))
00155
00156
00164 #define __LDREXH(ptr)
                                              ((uint16_t) __ldrex(ptr))
00165
00166
00174 #define __LDREXW(ptr)
                                              ((uint32_t ) __ldrex(ptr))
00175
00176
00186 #define __STREXB(value, ptr)
                                              __strex(value, ptr)
00187
00188
00198 #define __STREXH(value, ptr)
                                              __strex(value, ptr)
00199
00200
00210 #define __STREXW(value, ptr)
                                              __strex(value, ptr)
00211
00212
00218 #define ___CLREX
                                               __clrex
00219
00220
00229 #define ___SSAT
                                               ssat
00230
00231
00240 #define __USAT
                                              __usat
00241
00242
00250 #define ___CLZ
                                              __clz
00251
00252 #endif /* (__CORTEX_M >= 0x03) */
00253
00254
00255
00256 #elif defined ( __ICCARM__ ) /*-----*/
00257 /* IAR iccarm specific functions */
00258
00259 #include <cmsis_iar.h>
00260
00261
00262 #elif defined (
                      _GNUC__ ) /*-----*/
00263 /* GNU gcc specific functions */
00264
00269 \_attribute\_( ( always_inline ) ) static \_INLINE void \_NOP(void)
00270 {
       __ASM volatile ("nop");
00271
00272 }
00273
00274
00280 __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
00281 {
       __ASM volatile ("wfi");
00282
00283 }
00284
00285
00291 _
       _attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
00293 __ASM volatile ("wfe");
00294 }
00292 {
00295
00301 __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
00303 __ASM volatile ("sev");
00302 {
00305
00306
00313 _
       _attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
00314 {
       __ASM volatile ("isb");
00315
00316 }
00317
00318
00324
       _attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
00325 {
       __ASM volatile ("dsb");
00326
00327 }
00328
```

7.14 core\_cmlnstr.h 1047

```
00329
00335
       _attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
00336 {
        __ASM volatile ("dmb");
00337
00338 }
00339
00340
00348
       _attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
00349 {
00350
        uint32 t result;
00351
         _ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
00352
00353
        return(result);
00354 }
00355
00356
00364 __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(uint32_t value)
00365 {
00366
       uint32_t result;
00367
00368
         _ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
00369
        return(result);
00370 }
00371
00372
00380 __attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(int32_t value)
00381 {
00382
        uint32_t result;
00383
00384
         _ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
00385
        return(result);
00386 }
00387
00388
00389 #if
               (\underline{\quad}CORTEX_M >= 0x03)
00390
00398
       _attribute__( ( always_inline ) )    static __INLINE uint32_t __RBIT(uint32_t value)
00399 {
00400
       uint32_t result;
00401
00402
           ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
00403
         return(result);
00404 }
00405
00406
00414
       _attribute__( ( always_inline ) )    static __INLINE uint8_t __LDREXB(volatile uint8_t *addr)
00415 {
00416
          uint8_t result;
00417
00418
          _ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
00419
         return (result);
00420 }
00421
00422
       _attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(volatile uint16_t *addr)
00430
00431 {
00432
          uint16 t result:
00433
00434
         __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
00435
         return(result);
00436 }
00437
00438
00446 _
       _attribute__( ( always_inline ) )    static __INLINE uint32_t __LDREXW(volatile uint32_t *addr)
00447 {
00448
          uint32_t result;
00449
          _ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
00450
00451
         return (result):
00452 }
00453
00454
00464 _
        _attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t
      *addr)
00465 {
00466
         uint32_t result;
00467
00468
         __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
00469
         return(result);
00470 }
00471
00472
00482 __attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t
      *addr)
00483 {
         uint32_t result;
00484
00485
```

```
_ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
         return(result);
00488 }
00489
00490
        _attribute__( ( always_inline ) )    static __INLINE    uint32_t __STREXW(uint32_t value, volatile uint32_t
00500 _
00501 {
00502
          uint32_t result;
00503
           _ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
00504
00505
         return(result);
00506 }
00507
00508
00514 __attribute__( ( always_inline ) ) static __INLINE void __CLREX(void)
00515 {
        __ASM volatile ("clrex");
00516
00517 }
00518
00519
00528 #define \__SSAT(ARG1,ARG2) \
00529 ({
        uint32_t __RES, __ARG1 = (ARG1); \
   __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
00530
00531
         __RES; \
00533 })
00534
00535
00544 #define \__{USAT(ARG1,ARG2)} \setminus
00545 ({
        uint32_t __RES, __ARG1 = (\text{ARG1}); \
__ASM ("usat \%0, \%1, \%2" : "=r" (__RES) : "I" (\text{ARG2}), "r" (__ARG1) ); \
00546
00547
00548
         __RES; \
00549 })
00550
00551
00559 __attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(uint32_t value)
00560 {
00561
00562
          _ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
00563
00564
        return(result);
00565 }
00566
00567 #endif /* (\_CORTEX_M >= 0x03) */
00568
00569
00570
00571
00572 #elif defined ( __TASKING___ ) /*---
                                                 ----*/
00573 /* TASKING carm specific functions */
00574
00575 /*
00576 \star The CMSIS functions have been implemented as intrinsics in the compiler. 00577 \star Please use "carm -?i" to get an up to date list of all intrinsics,
00578 * Including the CMSIS ones.
00579 */
00580
00581 #endif
00582 /* end of group CMSIS_Core_InstructionInterface */
00584
00585 #endif /* ___CORE_CMINSTR_H */
```

## 7.15 CUBE\_IDE/VGA/Core/Inc/error.h File Reference

This file contains the error ENUMs for the global error handling.

#### **Enumerations**

enum ERROR {NO\_ERR = 0 , COMMAND\_ERR , DATA\_ERR , OOB\_ERR ,COLOR\_ERR }

7.16 error.h 1049

### 7.15.1 Detailed Description

This file contains the error ENUMs for the global error handling.

**Authors** 

Skip Wijtman

Date

6-6-2023

Version

1.0

### 7.16 error.h

Go to the documentation of this file.

# 7.17 CUBE\_IDE/VGA/Core/Inc/logic\_layer.h File Reference

This file contains the functions which are used in the source file 'logic\_layer.c'.

```
#include "UART_communication.h"
#include "stm32_ub_vga_screen.h"
#include "API_functions.h"
#include "error.h"
```

#### **Data Structures**

• struct PARSE\_STORAGE

#### **Macros**

- #define MAX\_CMD\_LEN 12
- #define MAX COL LEN 13
- #define LINE\_LEN 5
- #define RECTANGLE LEN 10
- #define CLEAR LEN 12
- #define TEXT LEN 6
- #define BITMAP LEN 7
- #define LB ASCII NUMBERS 48
- #define UB\_ASCII\_NUMBERS 57
- #define LB\_ASCII\_LETTERS 97
- #define UB ASCII LETTERS 122
- #define TRUE 1
- #define FALSE 0
- #define ERROR\_OFF 5

### **Typedefs**

- typedef struct PARSE STORAGE PARSE
- typedef struct PARSE\_STORAGE \* PPARSE

#### **Functions**

• int parse\_cmd (UART data)

Function that parses the command of the received script.

• int draw\_options (char cmd, UART data)

Function that determines with the command which function should be used, Here the script also get parsed further and decodes ASCII to useful data.

• int number\_converter (char ASCII)

Function that converts ASCII numbers to decimals.

PARSE color\_assign (UART data, int i, PARSE parsing)

Function that reads received script text and when possible converts this to the correspondiong color.

PARSE parse\_data (PARSE parsing, UART data, int LEN, int var\_counter, int num\_checker, int let\_checker, int num\_counter)

This function is used for parsing data and converts ASCII to decimals.

### 7.17.1 Detailed Description

This file contains the functions which are used in the source file 'logic\_layer.c'.

**Authors** 

Skip Wijtman

Date

24-5-2023

Version

1.2

### 7.17.2 Function Documentation

### 7.17.2.1 color\_assign()

```
PARSE color_assign (

UART data,

int i,

PARSE parsing )
```

Function that reads received script text and when possible converts this to the correspondiong color.

#### **Parameters**

data	is a struct variable with the received script
i	is the variable for the loop iterator
parsing	is a struct variable that stores all needed data for functions

#### Returns

parsing is a struct variable with data info which are retrieved from the script

### 7.17.2.2 draw\_options()

Function that determines with the command which function should be used, Here the script also get parsed further and decodes ASCII to useful data.

Here a switch-case is used to determine the received command, Cases 0 to 4 are numbered as followed:

- 1. lijn
- 2. rechthoek
- 3. clearscherm
- 4. tekst
- 5. bitmap

#### **Parameters**

cmd	is a interger of the found command
data	is a struct variable with the received script

#### Returns

Error code

### 7.17.2.3 number\_converter()

Function that converts ASCII numbers to decimals.

### **Parameters**

```
ASCII is character of a ASCII number
```

#### Returns

decimal number

#### 7.17.2.4 parse\_cmd()

Function that parses the command of the received script.

#### **Parameters**

data is a struct variable with the received script

#### Returns

Error code or the current index of found

### 7.17.2.5 parse\_data()

```
PARSE parse_data (

PARSE parsing,

UART data,

int LEN,

int var_counter,

int num_checker,
```

```
int let_checker,
int num_counter )
```

This function is used for parsing data and converts ASCII to decimals.

#### **Parameters**

parsing	is a struct variable that stores all needed data for functions
data	is a struct variable with the received script
LEN	is the length of the command + the comma to skip these is the parser
var_counter	is an index of an array to store the data in from the script
num_checker	is a variable to confirm a ASCII number is found and ensures that no junk color values are stored in the data array
let_checker	is a variable to confirm a letter is found and ensures that no junk number values are stored in the data array
num_counter	is a variable which counts the amount of ASCII numbers between two commas

#### Returns

Error code

## 7.18 logic\_layer.h

#### Go to the documentation of this file.

```
00011 #ifndef INC_LOGIC_LAYER_H_
00012 #define INC_LOGIC_LAYER_H_
00013
00014 //#include brary-header>
00015
00016
00017 //#include other "user-header"
00018 #include "UART_communication.h"
00019 #include "stm32_ub_vga_screen.h"
00020 #include "API_functions.h"
00021 #include "error.h"
00022
00024 //struct definition
00025 typedef struct PARSE_STORAGE
00026 {
00027
          int number_store[3];
00028
          int color;
          int loop_iterator;
00029
        int var_store[6];
int err_code;
00030
00031
00032 }PARSE, *PPARSE;
00033
00034 //#define-statements
                                            // Defines for loops
00035 #define MAX_CMD_LEN
00036 #define MAX_COL_LEN
00037
00038 #define LINE_LEN
                                            // Defines to skip the command in the received array
                                     10
00039 #define RECTANGLE_LEN
00040 #define CLEAR_LEN
                                     12
00041 #define TEXT_LEN
00042 #define BITMAP_LEN
00043
00044 #define LB_ASCII_NUMBERS
                                    4.8
                                             // Defines to mark the lower and upper bounds of the ASCII numbers
00045 #define UB_ASCII_NUMBERS
00046
00047 #define LB_ASCII_LETTERS
                                     97
                                             // Defines to mark the lower and upper bounds of the ASCII
      lowercase letters
00048 #define UB_ASCII_LETTERS
00049
00050 #define TRUE
00051 #define FALSE
                                     0
00052
00053 #define ERROR_OFF
00054
00055 //external vars
00056
00057 //prototype user functions
00058 int parse_cmd(UART data);
00059 int draw_options(char cmd, UART data);
00060 int number_converter(char ASCII);
```

7.19 main.h 1055

```
00061 PARSE color_assign(UART data, int i, PARSE parsing);
00062 PARSE parse_data(PARSE parsing, UART data, int LEN , int var_counter, int num_checker, int let_checker, int num_counter);
00063
00064 #endif /* INC_LOGIC_LAYER_H_ */
```

#### 7.19 main.h

```
00001 //--
00002 // File
                 : main.h
00003 //---
00004
00006 #ifndef __STM32F4_UB_MAIN_H
00007 #define ___STM32F4_UB_MAIN_H
80000
00009
00010 //-
00011 // Includes
00013 #include "stm32f4xx.h"
00014
00015
00016 //--
00017 #endif // __STM32F4_UB_MAIN_H
```

## 7.20 CUBE\_IDE/VGA/Core/Inc/misc.h File Reference

This file contains all the functions prototypes for the miscellaneous firmware library functions (add-on to CMSIS functions).

```
#include "stm32f4xx.h"
```

#### **Data Structures**

struct NVIC\_InitTypeDef

NVIC Init Structure definition

#### **Macros**

- #define NVIC\_VectTab\_RAM ((uint32\_t)0x20000000)
- #define NVIC\_VectTab\_FLASH ((uint32\_t)0x08000000)
- #define IS\_NVIC\_VECTTAB(VECTTAB)
- #define NVIC\_LP\_SEVONPEND ((uint8\_t)0x10)
- #define NVIC\_LP\_SLEEPDEEP ((uint8\_t)0x04)
- #define NVIC\_LP\_SLEEPONEXIT ((uint8\_t)0x02)
- #define IS NVIC LP(LP)
- #define NVIC\_PriorityGroup\_0 ((uint32\_t)0x700)
- #define NVIC PriorityGroup 1 ((uint32 t)0x600)
- #define NVIC\_PriorityGroup\_2 ((uint32\_t)0x500)
- #define NVIC\_PriorityGroup\_3 ((uint32\_t)0x400)
- #define NVIC PriorityGroup 4 ((uint32 t)0x300)
- #define IS\_NVIC\_PRIORITY\_GROUP(GROUP)
- #define IS\_NVIC\_PREEMPTION\_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)</li>
- #define  $IS_NVIC_SUB_PRIORITY(PRIORITY)$  ((PRIORITY) < 0x10)
- #define IS\_NVIC\_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF)</li>
- #define SysTick CLKSource HCLK Div8 ((uint32 t)0xFFFFFFB)
- #define SysTick\_CLKSource\_HCLK ((uint32\_t)0x00000004)
- #define IS\_SYSTICK\_CLK\_SOURCE(SOURCE)

#### **Functions**

• void NVIC\_PriorityGroupConfig (uint32\_t NVIC\_PriorityGroup)

Configures the priority grouping: pre-emption priority and subpriority.

void NVIC\_Init (NVIC\_InitTypeDef \*NVIC\_InitStruct)

Initializes the NVIC peripheral according to the specified parameters in the NVIC\_InitStruct.

• void NVIC\_SetVectorTable (uint32\_t NVIC\_VectTab, uint32\_t Offset)

Sets the vector table location and Offset.

void NVIC\_SystemLPConfig (uint8\_t LowPowerMode, FunctionalState NewState)

Selects the condition for the system to enter low power mode.

• void SysTick\_CLKSourceConfig (uint32\_t SysTick\_CLKSource)

Configures the SysTick clock source.

### 7.20.1 Detailed Description

This file contains all the functions prototypes for the miscellaneous firmware library functions (add-on to CMSIS functions).

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

7.21 misc.h 1057

#### © COPYRIGHT 2011 STMicroelectronics

#### 7.21 misc.h

#### Go to the documentation of this file. 00001 00023 /\* Define to prevent recursive inclusion -----\*/ 00024 #ifndef \_\_MISC\_H 00025 #define \_\_MISC\_H 00026 00027 #ifdef \_\_cplusplus 00028 extern "C" { 00029 #endif 00030 00031 /\* Includes -00032 #include "stm32f4xx.h" 00033 00042 /\* Exported types -----\*/ 00043 00048 typedef struct 00049 { uint8\_t NVIC\_IRQChannel; 00055 uint8\_t NVIC\_IRQChannelPreemptionPriority; 00060 uint8\_t NVIC\_IRQChannelSubPriority; 00065 FunctionalState NVIC\_IRQChannelCmd; 00068 } NVIC\_InitTypeDef; 00069 00070 /\* Exported constants -----00071 00080 #define NVIC\_VectTab\_RAM ((uint32\_t)0x20000000) 00081 #define NVIC\_VectTab\_FLASH ((uint32\_t)0x08000000) 00082 #define IS\_NVIC\_VECTTAB(VECTTAB) (((VECTTAB) == NVIC\_VectTab\_RAM) || \ ((VECTTAB) == NVIC\_VectTab\_FLASH)) 00083 ((uint8\_t)0x10) 00092 #define NVIC\_LP\_SEVONPEND 00093 #define NVIC\_LP\_SLEEPDEEP ((uint8\_t)0x04) 00094 #define NVIC\_LP\_SLEEPONEXIT ((uint8\_t)0x02) 00095 #define IS\_NVIC\_LP(LP) (((LP) == NVIC\_LP\_SEVONPEND) || ((LP) == NVIC\_LP\_SLEEPDEEP) || \ ((LP) == NVIC\_LP\_SLEEPONEXIT)) 00096 00097 00106 #define NVIC\_PriorityGroup\_0 ((uint32\_t)0x700) 00108 #define NVIC\_PriorityGroup\_1 ((uint32\_t)0x600) 00110 #define NVIC\_PriorityGroup\_2 ((uint32\_t)0x500) 00112 #define NVIC\_PriorityGroup\_3 ((uint32\_t)0x400) 00114 #define NVIC\_PriorityGroup\_4 ((uint32\_t)0x300) 00117 #define IS\_NVIC\_PRIORITY\_GROUP(GROUP) (((GROUP) == NVIC\_PriorityGroup\_0) || ((GROUP) == NVIC\_PriorityGroup\_1) || 00118 00119 ((GROUP) == NVIC\_PriorityGroup\_2) || 00120 ((GROUP) == NVIC\_PriorityGroup\_3) || 00121 ((GROUP) == NVIC\_PriorityGroup\_4)) 00122 00123 #define IS NVIC PREEMPTION PRIORITY(PRIORITY) ((PRIORITY) < 0x10) 00124 00125 #define IS\_NVIC\_SUB\_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) 00126 00127 #define IS\_NVIC\_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF) 00128 00137 #define SysTick\_CLKSource\_HCLK\_Div8 ((uint32\_t)0xFFFFFFB) ((uint32\_t)0x00000004) 00138 #define SysTick\_CLKSource\_HCLK 00139 #define IS\_SYSTICK\_CLK\_SOURCE(SOURCE) (((SOURCE) == SysTick\_CLKSource\_HCLK) || \ ((SOURCE) == SysTick\_CLKSource\_HCLK\_Div8)) 00140 00149 /\* Exported macro -----00150 /\* Exported functions -----\*/ 00151 00152 void NVIC\_PriorityGroupConfig(uint32\_t NVIC\_PriorityGroup); 00153 void NVIC\_Init(NVIC\_InitTypeDef\* NVIC\_InitStruct); 00154 void NVIC\_SetVectorTable(uint32\_t NVIC\_VectTab, uint32\_t Offset); 00155 void NVIC\_SystemLPConfig(uint8\_t LowPowerMode, FunctionalState NewState); 00156 void SysTick\_CLKSourceConfig(uint32\_t SysTick\_CLKSource); 00157 00158 #ifdef \_\_cplusplus 00159 } 00160 #endif 00161 00162 #endif /\* \_\_MISC\_H \*/ 00163 00172 /\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* (C) COPYRIGHT 2011 STMicroelectronics \*\*\*\*\*END OF FILE\*\*\*\*/

## 7.22 stm32 ub vga screen.h

```
00001 //---
00002 // File : stm32_ub_vga_screen.h
00003 //----
00004
00005 //---
00006 #ifndef __STM32F4_UB_VGA_SCREEN_H
00007 #define __STM32F4_UB_VGA_SCREEN_H
80000
00009
00010 //-
00011 // Includes
00012 //--
00012 //
00013 #include "stm32f4xx.h"
00014 #include "stm32f4xx_gpio.h"
00015 #include "stm32f4xx_rcc.h"
00016 #include "stm32f4xx_tim.h"
00017 #include "misc.h"
00018 #include "stm32f4xx_dma.h"
00019
00020
00021
00022 //----
00023 // color designation
00024 // 8bit color (R3G3B2)
00025 // Red (3bit) -> Bit7-Bit5
00026 // Green (3bit) -> Bit4-Bit2
00026 // Green (351t) -> B1t4-B1t2
00027 // Blue (2bit) -> Bit1-Bit0
00028 //-----
00029 #define VGA_COL_BLACK
                                        0x00
00030 #define VGA_COL_BLUE
00031 #define VGA_COL_GREEN
00032 #define VGA_COL_RED
00033 #define VGA_COL_WHITE
                                        0xFF
00034
00035 #define VGA_COL_CYAN
00036 #define VGA_COL_MAGENTA
00037 #define VGA_COL_YELLOW
                                        0x1F
00038
00039 #define VGA_COL_PINK
                                        0xEE
00040 #define VGA_COL_LIGHTBLUE 00041 #define VGA_COL_LIGHTGREEN
                                                         // Extra colors (still needs a correct val
                                        0x53
                                        0x7D
00042 #define VGA_COL_LIGHTCYAN
                                        0x9F
00043 #define VGA_COL_LIGHTRED
                                        0xED
00044 #define VGA_COL_LIGHTMAGENTA
00045 #define VGA_COL_BROWN
00046 #define VGA_COL_GRAY
                                        0x6D
00047
00048 //-
00049 // define the VGA_display
00050 //---
00055 //
00051 #define VGA_DISPLAY_X 320
00052 #define VGA DISPLAY_Y 240
00052 #define VGA_DISPLAY_Y
00053
00054
00055
00056 //----
00057 // VGA Structure
00058 //-----
00059 typedef struct {
00060 uint16_t hsync_cnt; // counter
00061 uint32_t start_adr; // start_adres
        uint32_t dma2_cr_reg; // Register constant CR-Register
00063 }VGA_t;
00064
00065
00066
00067
00068
00069
00070
00071 //-
00072 // Timer-1
00073 // Function = Pixelclock (Speed for DMA Transfer)
00075 // basefreq = 2*APB2 (APB2=84MHz) => TIM_CLK=168MHz
00076 // Frq
                    = 168MHz/1/12 = 14MHz
00077 //
00078 //---
00079 #define VGA_TIM1_PERIODE 11
00080 #define VGA_TIM1_PRESCALE 0
00080 #define VGA_TIM1_PRESCALE
00081
00082
00083
00084 //-----
00085 // Timer-2
```

```
00086 // Function = CH4 : HSync-Signal on PB11
                            CH3 : Trigger point for DMA start
00088 //
00089 // basefreq = 2*APB1 (APB1=48MHz) => TIM_CLK=84MHz
00090 // Frq = 84MHz/1/2668 = 31,48kHz => T = 31,76us
00091 // 1TIC = 11,90ns
00093 //----
00094 #define VGA_TIM2_HSYNC_PERIODE 2667
00095 #define VGA_TIM2_HSYNC_PRESCALE 0
00096
00097 #define VGA_TIM2_HSYNC_IMP 320 // HSync-length (3,81us)
00098 #define VGA_TIM2_HTRIGGER_START 480 // HSync-BackPorch (5,71us)
00099 #define VGA_TIM2_DMA_DELAY 60 // ease the delay when DMA START (Optimization = none)
00100 //#define VGA_TIM2_DMA_DELAY 30 // ease the delay when DMA START (Optimization = -01)
00097 #define VGA_TIM2_HSYNC_IMP
00101
00102
00103 //-
00104 // VSync-Signal
00105 // Trigger = Timer2 Update (f=31,48kHz => T = 31,76us)
00106 // 1TIC = 31,76us
00107 //----
00108 #define VGA_VSYNC_PERIODE 525

00109 #define VGA_VSYNC_IMP 2

00110 #define VGA_VSYNC_BILD_START 36

00111 #define VGA_VSYNC_BILD_STOP 514
                                                              // (16,38ms)
00112 #define RAM_SIZE
                                     (VGA_DISPLAY_X+1) *VGA_DISPLAY_Y
00113
00114
00115 //-----
00116 // Adress from PORTE (Reg ODR) callback DMA
00117 // (see Page 53+204 of the Manual)
00118 //
00119 // Data-Bit0 => PE8
00120 // Data-Bit7 \Rightarrow PE15
00121 //---
00122 #define VGA_GPIOE_BASE_ADR ((uint32_t)0x40021000) // ADR from Port-E
00123 #define VGA_GPIO_ODR_OFFSET ((uint32_t)0x00000014) // ADR from Register ODR
00124 #define VGA_GPIO_BYTE_OFFSET ((uint32_t)0x00000001) // Data for 8bit
00125 #define VGA_GPIOE_ODR_ADDRESS (VGA_GPIOE_BASE_ADR | VGA_GPIO_ODR_OFFSET | VGA_GPIO_BYTE_OFFSET)
00126
00127 //
00128 // Define for black on PE8 - PE15
00130 #define VGA_GPIO_HINIBBLE ((uint16_t)0xFF00) // GPIO_Pin_8 to GPIO_Pin_15
00131
00132 //-----
00133 // Global Function call
00134 //---
00135 void UB_VGA_Screen_Init(void);
00136 void UB_VGA_FillScreen(uint8_t color);
00137 void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color);
00138
00139 //----
00140 #endif // __STM32F4_UB_VGA_SCREEN_H
```

## 7.23 CUBE IDE/VGA/Core/Inc/stm32f4xx.h File Reference

CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F4xx devices.

```
#include "core_cm4.h"
#include "system_stm32f4xx.h"
#include <stdint.h>
```

### **Data Structures**

- struct ADC\_TypeDef
   Analog to Digital Converter
- struct ADC\_Common\_TypeDef

struct CAN\_TxMailBox\_TypeDef

Controller Area Network TxMailBox.

struct CAN\_FIFOMailBox\_TypeDef

Controller Area Network FIFOMailBox.

struct CAN\_FilterRegister\_TypeDef
 Controller Area Network FilterRegister.

struct CAN\_TypeDef

Controller Area Network.

struct CRC\_TypeDef

CRC calculation unit.

struct DAC TypeDef

Digital to Analog Converter.

struct DBGMCU\_TypeDef

Debug MCU.

struct DCMI\_TypeDef

DCMI

struct DMA\_Stream\_TypeDef

DMA Controller.

- struct DMA\_TypeDef
- struct ETH\_TypeDef

Ethernet MAC.

struct EXTI\_TypeDef

External Interrupt/Event Controller.

struct FLASH\_TypeDef

FLASH Registers.

struct FSMC\_Bank1\_TypeDef

Flexible Static Memory Controller.

struct FSMC\_Bank1E\_TypeDef

Flexible Static Memory Controller Bank1E.

struct FSMC\_Bank2\_TypeDef

Flexible Static Memory Controller Bank2.

struct FSMC\_Bank3\_TypeDef

Flexible Static Memory Controller Bank3.

• struct FSMC\_Bank4\_TypeDef

Flexible Static Memory Controller Bank4.

struct GPIO\_TypeDef

General Purpose I/O.

struct SYSCFG\_TypeDef

System configuration controller.

struct I2C\_TypeDef

Inter-integrated Circuit Interface.

struct IWDG\_TypeDef

Independent WATCHDOG.

struct PWR\_TypeDef

Power Control.

struct RCC\_TypeDef

Reset and Clock Control.

struct RTC\_TypeDef

Real-Time Clock.

struct SDIO\_TypeDef

SD host Interface.

struct SPI\_TypeDef

Serial Peripheral Interface.

struct TIM TypeDef

TIM.

struct USART\_TypeDef

Universal Synchronous Asynchronous Receiver Transmitter.

struct WWDG\_TypeDef

Window WATCHDOG.

struct CRYP\_TypeDef

Crypto Processor.

struct HASH\_TypeDef

HASH.

struct RNG TypeDef

HASH.

#### **Macros**

- #define STM32F4XX
- #define HSE VALUE ((uint32 t)8000000)

Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers.

#define HSE\_STARTUP\_TIMEOUT ((uint16\_t)0x0500)

In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value.

- #define HSI\_VALUE ((uint32\_t)16000000)
- #define \_\_STM32F4XX\_STDPERIPH\_VERSION\_MAIN (0x01)

STM32F4XX Standard Peripherals Library version number V1.0.0.

- #define STM32F4XX STDPERIPH VERSION SUB1 (0x00)
- #define STM32F4XX STDPERIPH VERSION SUB2 (0x00)
- #define \_\_STM32F4XX\_STDPERIPH\_VERSION\_RC (0x00)
- #define STM32F4XX STDPERIPH VERSION
- #define \_\_CM4\_REV 0x0001

Configuration of the Cortex-M4 Processor and Core Peripherals.

- #define MPU PRESENT 1
- #define NVIC PRIO BITS 4
- #define \_\_\_Vendor\_SysTickConfig 0
- #define \_\_FPU\_PRESENT 1
- #define IS\_FUNCTIONAL\_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
- #define FLASH\_BASE ((uint32\_t)0x08000000)
- #define CCMDATARAM\_BASE ((uint32\_t)0x10000000)
- #define SRAM1\_BASE ((uint32\_t)0x20000000)
- #define SRAM2\_BASE ((uint32\_t)0x2001C000)
- #define PERIPH\_BASE ((uint32\_t)0x40000000)
- #define BKPSRAM\_BASE ((uint32\_t)0x40024000)
- #define FSMC R BASE ((uint32 t)0xA0000000)
- #define CCMDATARAM BB BASE ((uint32 t)0x12000000)
- #define SRAM1 BB BASE ((uint32 t)0x22000000)
- #define SRAM2\_BB\_BASE ((uint32\_t)0x2201C000)
- #define PERIPH\_BB\_BASE ((uint32\_t)0x42000000)
- #define BKPSRAM\_BB\_BASE ((uint32\_t)0x42024000)
- #define SRAM\_BASE SRAM1\_BASE
- #define SRAM BB BASE SRAM1 BB BASE
- #define APB1PERIPH\_BASE PERIPH\_BASE

- #define APB2PERIPH BASE (PERIPH BASE + 0x00010000)
- #define AHB1PERIPH BASE (PERIPH BASE + 0x00020000)
- #define AHB2PERIPH\_BASE (PERIPH\_BASE + 0x10000000)
- #define TIM2 BASE (APB1PERIPH BASE + 0x0000)
- #define TIM3\_BASE (APB1PERIPH\_BASE + 0x0400)
- #define TIM4\_BASE (APB1PERIPH\_BASE + 0x0800)
- #define TIM5 BASE (APB1PERIPH BASE + 0x0C00)
- #define TIM6\_BASE (APB1PERIPH\_BASE + 0x1000)
- #define TIM7\_BASE (APB1PERIPH\_BASE + 0x1400)
- #define TIM12 BASE (APB1PERIPH BASE + 0x1800)
- #define TIM13\_BASE (APB1PERIPH\_BASE + 0x1C00)
- #define TIM14\_BASE (APB1PERIPH\_BASE + 0x2000)
- #define RTC\_BASE (APB1PERIPH\_BASE + 0x2800)
- #define WWDG\_BASE (APB1PERIPH\_BASE + 0x2C00)
- #define IWDG\_BASE (APB1PERIPH\_BASE + 0x3000)
- #define I2S2ext BASE (APB1PERIPH BASE + 0x3400)
- #define SPI2\_BASE (APB1PERIPH\_BASE + 0x3800)
- #define SPI3\_BASE (APB1PERIPH\_BASE + 0x3C00)
- #define I2S3ext\_BASE (APB1PERIPH\_BASE + 0x4000)
- #define USART2 BASE (APB1PERIPH BASE + 0x4400)
- #define USART3 BASE (APB1PERIPH BASE + 0x4800)
- #define UART4 BASE (APB1PERIPH BASE + 0x4C00)
- #define UART5 BASE (APB1PERIPH BASE + 0x5000)
- #define I2C1 BASE (APB1PERIPH BASE + 0x5400)
- #define I2C2\_BASE (APB1PERIPH\_BASE + 0x5800)
- #define I2C3\_BASE (APB1PERIPH\_BASE + 0x5C00)
- #define CAN1 BASE (APB1PERIPH BASE + 0x6400)
- #define CAN2 BASE (APB1PERIPH BASE + 0x6800)
- #define PWR BASE (APB1PERIPH BASE + 0x7000)
- #define DAC BASE (APB1PERIPH BASE + 0x7400)
- #define TIM1\_BASE (APB2PERIPH\_BASE + 0x0000)
- #define TIM8\_BASE (APB2PERIPH\_BASE + 0x0400)
- #define USART1\_BASE (APB2PERIPH\_BASE + 0x1000)
- #define USART6\_BASE (APB2PERIPH\_BASE + 0x1400)
- #define ADC1\_BASE (APB2PERIPH\_BASE + 0x2000)
- #define ADC2\_BASE (APB2PERIPH\_BASE + 0x2100)
- #define ADC3\_BASE (APB2PERIPH\_BASE + 0x2200)
- #define ADC BASE (APB2PERIPH BASE + 0x2300)
- #define SDIO\_BASE (APB2PERIPH\_BASE + 0x2C00)
- #define SPI1\_BASE (APB2PERIPH\_BASE + 0x3000)
- #define SYSCFG BASE (APB2PERIPH BASE + 0x3800)
- #define EXTI BASE (APB2PERIPH BASE + 0x3C00)
- #define TIM9\_BASE (APB2PERIPH\_BASE + 0x4000)
- #define TIM10\_BASE (APB2PERIPH\_BASE + 0x4400)
- #define TIM11 BASE (APB2PERIPH BASE + 0x4800)
- #define GPIOA\_BASE (AHB1PERIPH\_BASE + 0x0000)
- #define GPIOB BASE (AHB1PERIPH BASE + 0x0400)
- #define GPIOC\_BASE (AHB1PERIPH\_BASE + 0x0800)
- #define GPIOD BASE (AHB1PERIPH BASE + 0x0C00)
- #define GPIOE\_BASE (AHB1PERIPH\_BASE + 0x1000)
- #define GPIOF\_BASE (AHB1PERIPH\_BASE + 0x1400)
- #define GPIOG BASE (AHB1PERIPH BASE + 0x1800)
- #define GPIOH\_BASE (AHB1PERIPH\_BASE + 0x1C00)
- #define **GPIOI BASE** (AHB1PERIPH BASE + 0x2000)
- #define CRC\_BASE (AHB1PERIPH\_BASE + 0x3000)

- #define RCC\_BASE (AHB1PERIPH\_BASE + 0x3800)
- #define FLASH R BASE (AHB1PERIPH BASE + 0x3C00)
- #define DMA1\_BASE (AHB1PERIPH\_BASE + 0x6000)
- #define DMA1\_Stream0\_BASE (DMA1\_BASE + 0x010)
- #define DMA1 Stream1 BASE (DMA1 BASE + 0x028)
- #define DMA1 Stream2 BASE (DMA1 BASE + 0x040)
- #define DMA1 Stream3 BASE (DMA1 BASE + 0x058)
- #define DMA1\_Stream4\_BASE (DMA1\_BASE + 0x070)
- #define DMA1\_Stream5\_BASE (DMA1\_BASE + 0x088)
- #define DMA1 Stream6 BASE (DMA1 BASE + 0x0A0)
- #define DMA1\_Stream7\_BASE (DMA1\_BASE + 0x0B8)
- #define **DMA2 BASE** (AHB1PERIPH BASE + 0x6400)
- #define DMA2 Stream0 BASE (DMA2 BASE + 0x010)
- #define DMA2 Stream1 BASE (DMA2 BASE + 0x028)
- #define DMA2\_Stream2\_BASE (DMA2\_BASE + 0x040)
- #define DMA2 Stream3 BASE (DMA2 BASE + 0x058)
- #define DMA2 Stream4 BASE (DMA2 BASE + 0x070)
- #define DMA2\_Stream5\_BASE (DMA2\_BASE + 0x088)
- #define DMA2\_Stream6\_BASE (DMA2\_BASE + 0x0A0)
- #define DMA2\_Stream7\_BASE (DMA2\_BASE + 0x0B8)
- #define ETH\_BASE (AHB1PERIPH\_BASE + 0x8000)
- #define ETH MAC BASE (ETH BASE)
- #define ETH MMC BASE (ETH BASE + 0x0100)
- #define ETH\_PTP\_BASE (ETH\_BASE + 0x0700)
- #define ETH\_DMA\_BASE (ETH\_BASE + 0x1000)
- #define DCMI\_BASE (AHB2PERIPH\_BASE + 0x50000)
- #define CRYP\_BASE (AHB2PERIPH\_BASE + 0x60000)
- #define HASH BASE (AHB2PERIPH BASE + 0x60400)
- #define RNG\_BASE (AHB2PERIPH\_BASE + 0x60800)
- #define FSMC\_Bank1\_R\_BASE (FSMC\_R\_BASE + 0x0000)
- #define FSMC\_Bank1E\_R\_BASE (FSMC\_R\_BASE + 0x0104)
- #define FSMC\_Bank2\_R\_BASE (FSMC\_R\_BASE + 0x0060)
   #define FSMC\_Bank3\_R\_BASE (FSMC\_R\_BASE + 0x0080)
- #define FSMC Bank4 R BASE (FSMC R BASE + 0x00A0)
- #define **DBGMCU\_BASE** ((uint32 t )0xE0042000)
- #define TIM2 ((TIM TypeDef \*) TIM2 BASE)
- #define TIM3 ((TIM TypeDef \*) TIM3 BASE)
- #define TIM4 ((TIM TypeDef \*) TIM4 BASE)
- #define TIM5 ((TIM\_TypeDef \*) TIM5\_BASE)
- #define TIM6 ((TIM TypeDef \*) TIM6 BASE)
- #define TIM7 ((TIM TypeDef \*) TIM7 BASE)
- #define TIM12 ((TIM\_TypeDef \*) TIM12\_BASE)
- #define TIM13 ((TIM\_TypeDef \*) TIM13\_BASE)
- #define TIM14 ((TIM\_TypeDef \*) TIM14\_BASE)
- #define RTC ((RTC\_TypeDef \*) RTC\_BASE)
- #define WWDG ((WWDG TypeDef \*) WWDG BASE)
- #define IWDG ((IWDG TypeDef \*) IWDG BASE)
- #define I2S2ext ((SPI\_TypeDef \*) I2S2ext\_BASE)
- #define SPI2 ((SPI\_TypeDef \*) SPI2\_BASE)
- #define SPI3 ((SPI\_TypeDef \*) SPI3\_BASE)
- #define I2S3ext ((SPI TypeDef \*) I2S3ext BASE)
- #define USART2 ((USART\_TypeDef \*) USART2\_BASE)
- #define USART3 ((USART TypeDef \*) USART3 BASE)
- #define UART4 ((USART TypeDef \*) UART4 BASE)
- #define **UART5** ((USART\_TypeDef \*) UART5\_BASE)

```
    #define I2C1 ((I2C_TypeDef *) I2C1_BASE)

    #define I2C2 ((I2C_TypeDef *) I2C2_BASE)

    #define I2C3 ((I2C_TypeDef *) I2C3_BASE)

    #define CAN1 ((CAN_TypeDef *) CAN1_BASE)

    #define CAN2 ((CAN TypeDef *) CAN2 BASE)

    #define PWR ((PWR_TypeDef *) PWR_BASE)

    #define DAC ((DAC TypeDef *) DAC BASE)

    #define TIM1 ((TIM_TypeDef *) TIM1_BASE)

    #define TIM8 ((TIM_TypeDef *) TIM8_BASE)

    #define USART1 ((USART TypeDef *) USART1 BASE)

    #define USART6 ((USART TypeDef *) USART6 BASE)

    #define ADC ((ADC Common TypeDef *) ADC BASE)

    #define ADC1 ((ADC_TypeDef *) ADC1_BASE)

    #define ADC2 ((ADC TypeDef *) ADC2 BASE)

• #define ADC3 ((ADC_TypeDef *) ADC3_BASE)

    #define SDIO ((SDIO TypeDef *) SDIO BASE)

    #define SPI1 ((SPI TypeDef *) SPI1 BASE)

    #define SYSCFG ((SYSCFG TypeDef *) SYSCFG BASE)

    #define EXTI ((EXTI TypeDef *) EXTI BASE)

    #define TIM9 ((TIM_TypeDef *) TIM9_BASE)

    #define TIM10 ((TIM_TypeDef *) TIM10_BASE)

    #define TIM11 ((TIM TypeDef *) TIM11 BASE)

    #define GPIOA ((GPIO TypeDef *) GPIOA BASE)

    #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)

    #define GPIOC ((GPIO TypeDef *) GPIOC BASE)

    #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)

    #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)

    #define GPIOF ((GPIO TypeDef *) GPIOF BASE)

    #define GPIOG ((GPIO TypeDef *) GPIOG BASE)

    #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)

    #define GPIOI ((GPIO TypeDef *) GPIOI BASE)

    #define CRC ((CRC TypeDef *) CRC BASE)

• #define RCC ((RCC_TypeDef *) RCC_BASE)

    #define FLASH ((FLASH TypeDef *) FLASH R BASE)

    #define DMA1 ((DMA TypeDef *) DMA1 BASE)

    #define DMA1_Stream0 ((DMA Stream TypeDef *) DMA1 Stream0 BASE)

• #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)

    #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)

    #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)

• #define DMA1 Stream4 ((DMA Stream TypeDef *) DMA1 Stream4 BASE)

    #define DMA1 Stream5 ((DMA Stream TypeDef *) DMA1 Stream5 BASE)

    #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)

    #define DMA1 Stream7 ((DMA Stream TypeDef *) DMA1 Stream7 BASE)

    #define DMA2 ((DMA_TypeDef *) DMA2_BASE)

    #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)

    #define DMA2 Stream1 ((DMA Stream TypeDef *) DMA2 Stream1 BASE)

    #define DMA2 Stream2 ((DMA Stream TypeDef *) DMA2 Stream2 BASE)

    #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)

    #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)

    #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)

• #define DMA2 Stream6 ((DMA Stream TypeDef *) DMA2 Stream6 BASE)

    #define DMA2 Stream7 ((DMA Stream TypeDef *) DMA2 Stream7 BASE)

    #define ETH ((ETH TypeDef *) ETH BASE)

    #define DCMI ((DCMI TypeDef *) DCMI BASE)
```

#define CRYP ((CRYP\_TypeDef \*) CRYP\_BASE)

```
    #define HASH ((HASH_TypeDef *) HASH_BASE)

    #define RNG ((RNG_TypeDef *) RNG_BASE)

    #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)

• #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)

    #define FSMC Bank2 ((FSMC Bank2 TypeDef *) FSMC Bank2 R BASE)

    #define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)

    #define FSMC Bank4 ((FSMC Bank4 TypeDef *) FSMC Bank4 R BASE)

    #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)

#define ADC_SR_AWD ((uint8_t)0x01)

    #define ADC SR EOC ((uint8 t)0x02)

• #define ADC SR JEOC ((uint8 t)0x04)

    #define ADC SR JSTRT ((uint8 t)0x08)

    #define ADC_SR_STRT ((uint8_t)0x10)

    #define ADC SR OVR ((uint8 t)0x20)

    #define ADC_CR1_AWDCH ((uint32_t)0x0000001F)

    #define ADC CR1 AWDCH 0 ((uint32 t)0x00000001)

    #define ADC CR1 AWDCH 1 ((uint32 t)0x00000002)

    #define ADC CR1 AWDCH 2 ((uint32 t)0x00000004)

    #define ADC CR1 AWDCH 3 ((uint32 t)0x00000008)

    #define ADC CR1 AWDCH 4 ((uint32 t)0x00000010)

    #define ADC_CR1_EOCIE ((uint32_t)0x00000020)

    #define ADC CR1 AWDIE ((uint32 t)0x00000040)

    #define ADC CR1 JEOCIE ((uint32 t)0x00000080)

    #define ADC_CR1_SCAN ((uint32_t)0x00000100)

    #define ADC CR1 AWDSGL ((uint32 t)0x00000200)

    #define ADC_CR1_JAUTO ((uint32_t)0x00000400)

    #define ADC CR1 DISCEN ((uint32 t)0x00000800)

    #define ADC CR1 JDISCEN ((uint32 t)0x00001000)

    #define ADC CR1 DISCNUM ((uint32 t)0x0000E000)

    #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000)

    #define ADC CR1 DISCNUM 1 ((uint32 t)0x00004000)

    #define ADC CR1 DISCNUM 2 ((uint32 t)0x00008000)

    #define ADC_CR1_JAWDEN ((uint32_t)0x00400000)

    #define ADC CR1 AWDEN ((uint32 t)0x00800000)

    #define ADC CR1 RES ((uint32 t)0x03000000)

    #define ADC CR1 RES 0 ((uint32 t)0x01000000)

    #define ADC_CR1_RES_1 ((uint32_t)0x02000000)

    #define ADC_CR1_OVRIE ((uint32_t)0x04000000)

    #define ADC_CR2_ADON ((uint32_t)0x00000001)

    #define ADC CR2 CONT ((uint32 t)0x00000002)

    #define ADC CR2 DMA ((uint32 t)0x00000100)

    #define ADC_CR2_DDS ((uint32_t)0x00000200)

    #define ADC CR2 EOCS ((uint32 t)0x00000400)

    #define ADC_CR2_ALIGN ((uint32_t)0x00000800)

#define ADC_CR2_JEXTSEL ((uint32_t)0x000F0000)

    #define ADC CR2 JEXTSEL 0 ((uint32 t)0x00010000)

    #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00020000)

    #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00040000)

    #define ADC_CR2_JEXTSEL_3 ((uint32_t)0x00080000)

    #define ADC_CR2_JEXTEN ((uint32_t)0x00300000)

    #define ADC CR2 JEXTEN 0 ((uint32 t)0x00100000)

    #define ADC CR2 JEXTEN 1 ((uint32 t)0x00200000)

    #define ADC CR2 JSWSTART ((uint32 t)0x00400000)
```

#define ADC\_CR2\_EXTSEL ((uint32\_t)0x0F000000)
 #define ADC\_CR2\_EXTSEL\_0 ((uint32\_t)0x01000000)

- #define ADC\_CR2\_EXTSEL\_1 ((uint32\_t)0x02000000)
- #define ADC\_CR2\_EXTSEL\_2 ((uint32\_t)0x04000000)
- #define ADC\_CR2\_EXTSEL\_3 ((uint32\_t)0x08000000)
- #define ADC CR2 EXTEN ((uint32 t)0x30000000)
- #define ADC\_CR2\_EXTEN\_0 ((uint32\_t)0x10000000)
- #define ADC\_CR2\_EXTEN\_1 ((uint32\_t)0x20000000)
- #define ADC\_CR2\_SWSTART ((uint32\_t)0x40000000)
- #define ADC\_SMPR1\_SMP10 ((uint32\_t)0x00000007)
- #define ADC\_SMPR1\_SMP10\_0 ((uint32\_t)0x00000001)
- #define ADC\_SMPR1\_SMP10\_1 ((uint32\_t)0x00000002)
- #define ADC SMPR1 SMP10 2 ((uint32 t)0x00000004)
- #define ADC SMPR1 SMP11 ((uint32 t)0x00000038)
- #define ADC SMPR1 SMP11 0 ((uint32 t)0x00000008)
- #define ADC\_SMPR1\_SMP11\_1 ((uint32\_t)0x00000010)
- #define ADC\_SMPR1\_SMP11\_2 ((uint32\_t)0x00000020)
- #define ADC SMPR1 SMP12 ((uint32 t)0x000001C0)
- #define ADC\_SMPR1\_SMP12\_0 ((uint32\_t)0x00000040)
- #define ADC\_SMPR1\_SMP12\_1 ((uint32\_t)0x00000080)
- #define ADC SMPR1 SMP12 2 ((uint32 t)0x00000100)
- #define ADC\_SMPR1\_SMP13 ((uint32\_t)0x00000E00)
- #define ADC\_SMPR1\_SMP13\_0 ((uint32\_t)0x00000200)
- #define ADC SMPR1 SMP13 1 ((uint32 t)0x00000400)
- #define ADC SMPR1 SMP13 2 ((uint32 t)0x00000800)
- #define ADC\_SMPR1\_SMP14 ((uint32\_t)0x00007000)
- #define ADC\_SMPR1\_SMP14\_0 ((uint32\_t)0x00001000)
- #define ADC\_SMPR1\_SMP14\_1 ((uint32\_t)0x00002000)
- #define ADC SMPR1 SMP14 2 ((uint32 t)0x00004000)
- #define ADC\_SMPR1\_SMP15 ((uint32\_t)0x00038000)
- #define ADC\_SMPR1\_SMP15\_0 ((uint32\_t)0x00008000)
- #define ADC\_SMPR1\_SMP15\_1 ((uint32\_t)0x00010000)
- #define ADC\_SMPR1\_SMP15\_2 ((uint32\_t)0x00020000)
- #define ADC SMPR1 SMP16 ((uint32 t)0x001C0000)
- #define ADC\_SMPR1\_SMP16\_0 ((uint32\_t)0x00040000)
- #define ADC\_SMPR1\_SMP16\_1 ((uint32\_t)0x00080000)
- #define ADC\_SMPR1\_SMP16\_2 ((uint32\_t)0x00100000)
- #define ADC\_SMPR1\_SMP17 ((uint32\_t)0x00E00000)
- #define ADC\_SMPR1\_SMP17\_0 ((uint32\_t)0x00200000)
- #define ADC\_SMPR1\_SMP17\_1 ((uint32\_t)0x00400000)
- #define ADC\_SMPR1\_SMP17\_2 ((uint32\_t)0x00800000)
- #define ADC SMPR1 SMP18 ((uint32 t)0x07000000)
- #define ADC SMPR1 SMP18 0 ((uint32 t)0x01000000)
- #define ADC\_SMPR1\_SMP18\_1 ((uint32\_t)0x02000000)
- #define ADC\_SMPR1\_SMP18\_2 ((uint32\_t)0x04000000)
- #define ADC\_SMPR2\_SMP0 ((uint32\_t)0x00000007)
- #define ADC\_SMPR2\_SMP0\_0 ((uint32\_t)0x00000001)
- #define ADC\_SMPR2\_SMP0\_1 ((uint32\_t)0x00000002)
- #define ADC\_SMPR2\_SMP0\_2 ((uint32\_t)0x00000004)
- #define ADC\_SMPR2\_SMP1 ((uint32\_t)0x00000038)
- #define ADC\_SMPR2\_SMP1\_0 ((uint32\_t)0x00000008)
- #define ADC\_SMPR2\_SMP1\_1 ((uint32\_t)0x00000010)
- #define ADC SMPR2 SMP1 2 ((uint32 t)0x00000020)
- #define ADC SMPR2 SMP2 ((uint32 t)0x000001C0)
- #define ADC SMPR2 SMP2 0 ((uint32 t)0x00000040)
- #define ADC SMPR2 SMP2 1 ((uint32 t)0x00000080)
- #define ADC\_SMPR2\_SMP2\_2 ((uint32\_t)0x00000100)

- #define ADC SMPR2 SMP3 ((uint32 t)0x00000E00)
- #define ADC\_SMPR2\_SMP3\_0 ((uint32\_t)0x00000200)
- #define ADC\_SMPR2\_SMP3\_1 ((uint32\_t)0x00000400)
- #define ADC\_SMPR2\_SMP3\_2 ((uint32\_t)0x00000800)
- #define ADC SMPR2 SMP4 ((uint32 t)0x00007000)
- #define ADC\_SMPR2\_SMP4\_0 ((uint32\_t)0x00001000)
- #define ADC SMPR2 SMP4 1 ((uint32 t)0x00002000)
- #define ADC\_SMPR2\_SMP4\_2 ((uint32\_t)0x00004000)
- #define ADC\_SMPR2\_SMP5 ((uint32\_t)0x00038000)
- #define ADC SMPR2 SMP5 0 ((uint32 t)0x00008000)
- #define ADC SMPR2 SMP5 1 ((uint32 t)0x00010000)
- #define ADC SMPR2 SMP5 2 ((uint32 t)0x00020000)
- #define ADC SMPR2 SMP6 ((uint32 t)0x001C0000)
- #define ADC SMPR2 SMP6 0 ((uint32 t)0x00040000)
- #define ADC\_SMPR2\_SMP6\_1 ((uint32\_t)0x00080000)
- #define ADC SMPR2 SMP6 2 ((uint32 t)0x00100000)
- #define ADC SMPR2 SMP7 ((uint32 t)0x00E00000) #define ADC SMPR2 SMP7 0 ((uint32 t)0x00200000)
- #define ADC\_SMPR2\_SMP7\_1 ((uint32\_t)0x00400000)
- #define ADC\_SMPR2\_SMP7\_2 ((uint32\_t)0x00800000)
- #define ADC\_SMPR2\_SMP8 ((uint32\_t)0x07000000)
- #define ADC SMPR2 SMP8 0 ((uint32 t)0x01000000)
- #define ADC SMPR2 SMP8 1 ((uint32 t)0x02000000)
- #define ADC\_SMPR2\_SMP8\_2 ((uint32\_t)0x04000000)
- #define ADC SMPR2 SMP9 ((uint32 t)0x38000000)
- #define ADC\_SMPR2\_SMP9\_0 ((uint32\_t)0x08000000)
- #define ADC\_SMPR2\_SMP9\_1 ((uint32\_t)0x10000000)
- #define ADC SMPR2 SMP9 2 ((uint32 t)0x20000000)
- #define ADC JOFR1 JOFFSET1 ((uint16 t)0x0FFF)
- #define ADC\_JOFR2\_JOFFSET2 ((uint16\_t)0x0FFF)
- #define ADC JOFR3 JOFFSET3 ((uint16 t)0x0FFF)
- #define ADC JOFR4 JOFFSET4 ((uint16 t)0x0FFF)
- #define ADC\_HTR\_HT ((uint16\_t)0x0FFF)
- #define ADC LTR LT ((uint16 t)0x0FFF)
- #define ADC SQR1 SQ13 ((uint32 t)0x0000001F)
- #define ADC SQR1 SQ13 0 ((uint32 t)0x00000001)
- #define ADC SQR1 SQ13 1 ((uint32 t)0x00000002)
- #define ADC\_SQR1\_SQ13\_2 ((uint32\_t)0x00000004)
- #define ADC\_SQR1\_SQ13\_3 ((uint32\_t)0x00000008)
- #define ADC SQR1 SQ13 4 ((uint32 t)0x00000010)
- #define ADC SQR1 SQ14 ((uint32 t)0x000003E0)
- #define ADC\_SQR1\_SQ14\_0 ((uint32\_t)0x00000020)
- #define ADC SQR1 SQ14 1 ((uint32 t)0x00000040)
- #define ADC\_SQR1\_SQ14\_2 ((uint32\_t)0x00000080)
- #define ADC\_SQR1\_SQ14\_3 ((uint32\_t)0x00000100)
- #define ADC SQR1 SQ14 4 ((uint32 t)0x00000200)
- #define ADC SQR1 SQ15 ((uint32 t)0x00007C00)
- #define ADC\_SQR1\_SQ15\_0 ((uint32\_t)0x00000400)
- #define ADC\_SQR1\_SQ15\_1 ((uint32\_t)0x00000800)
- #define ADC\_SQR1\_SQ15\_2 ((uint32\_t)0x00001000)
- #define ADC SQR1 SQ15 3 ((uint32 t)0x00002000)
- #define ADC SQR1 SQ15 4 ((uint32 t)0x00004000)
- #define ADC SQR1 SQ16 ((uint32 t)0x000F8000)
- #define ADC SQR1 SQ16 0 ((uint32 t)0x00008000)
- #define ADC\_SQR1\_SQ16\_1 ((uint32\_t)0x00010000)

- #define ADC SQR1 SQ16 2 ((uint32 t)0x00020000)
- #define ADC SQR1 SQ16 3 ((uint32 t)0x00040000)
- #define ADC\_SQR1\_SQ16\_4 ((uint32\_t)0x00080000)
- #define ADC SQR1 L ((uint32 t)0x00F00000)
- #define ADC SQR1 L 0 ((uint32 t)0x00100000)
- #define ADC\_SQR1\_L\_1 ((uint32\_t)0x00200000)
- #define ADC SQR1 L 2 ((uint32 t)0x00400000)
- #define ADC\_SQR1\_L\_3 ((uint32\_t)0x00800000)
- #define ADC\_SQR2\_SQ7 ((uint32\_t)0x0000001F)
- #define ADC SQR2 SQ7 0 ((uint32 t)0x00000001)
- #define ADC SQR2 SQ7 1 ((uint32 t)0x00000002)
- #define ADC SQR2 SQ7 2 ((uint32 t)0x00000004)
- #define ADC\_SQR2\_SQ7\_3 ((uint32\_t)0x00000008)
- #define ADC SQR2 SQ7 4 ((uint32 t)0x00000010)
- #define ADC\_SQR2\_SQ8 ((uint32\_t)0x000003E0)
- #define ADC SQR2 SQ8 0 ((uint32 t)0x00000020)
- #define ADC SQR2 SQ8 1 ((uint32 t)0x00000040)
- #define ADC SQR2 SQ8 2 ((uint32 t)0x00000080)
- #define ADC SQR2 SQ8 3 ((uint32 t)0x00000100)
- #define ADC\_SQR2\_SQ8\_4 ((uint32\_t)0x00000200)
- #define ADC\_SQR2\_SQ9 ((uint32\_t)0x00007C00)
- #define ADC SQR2 SQ9 0 ((uint32 t)0x00000400)
- #define ADC SQR2 SQ9 1 ((uint32 t)0x00000800)
- #define ADC\_SQR2\_SQ9\_2 ((uint32\_t)0x00001000)
- #define ADC SQR2 SQ9 3 ((uint32 t)0x00002000)
- #define ADC\_SQR2\_SQ9\_4 ((uint32\_t)0x00004000)
- #define ADC SQR2 SQ10 ((uint32 t)0x000F8000)
- #define ADC SQR2 SQ10 0 ((uint32 t)0x00008000)
- #define ADC SQR2 SQ10 1 ((uint32 t)0x00010000)
- #define ADC\_SQR2\_SQ10\_2 ((uint32\_t)0x00020000)
- #define ADC SQR2 SQ10 3 ((uint32 t)0x00040000)
- #define ADC SQR2 SQ10 4 ((uint32 t)0x00080000)
- #define ADC\_SQR2\_SQ11 ((uint32\_t)0x01F00000)
- #define ADC SQR2 SQ11 0 ((uint32 t)0x00100000)
- #define ADC SQR2 SQ11 1 ((uint32 t)0x00200000)
- #define ADC SQR2 SQ11 2 ((uint32 t)0x00400000)
- #define ADC SQR2 SQ11 3 ((uint32 t)0x00800000)
- #define ADC SQR2 SQ11 4 ((uint32 t)0x01000000)
- #define ADC\_SQR2\_SQ12 ((uint32\_t)0x3E000000)
- #define ADC SQR2 SQ12 0 ((uint32 t)0x02000000)
- #define ADC SQR2 SQ12 1 ((uint32 t)0x04000000)
- #define ADC\_SQR2\_SQ12\_2 ((uint32\_t)0x08000000)
- #define ADC SQR2 SQ12 3 ((uint32 t)0x10000000)
- #define ADC\_SQR2\_SQ12\_4 ((uint32\_t)0x20000000)
- #define ADC\_SQR3\_SQ1 ((uint32\_t)0x0000001F)
- #define ADC SQR3 SQ1 0 ((uint32 t)0x00000001)
- #define ADC SQR3 SQ1 1 ((uint32 t)0x00000002)
- #define ADC\_SQR3\_SQ1\_2 ((uint32\_t)0x00000004)
- #define ADC\_SQR3\_SQ1\_3 ((uint32\_t)0x00000008)
- #define ADC\_SQR3\_SQ1\_4 ((uint32\_t)0x00000010)
- #define ADC SQR3 SQ2 ((uint32 t)0x000003E0)
- #define ADC SQR3 SQ2 0 ((uint32 t)0x00000020)
- #define ADC SQR3 SQ2 1 ((uint32 t)0x00000040)
- #define ADC SQR3 SQ2 2 ((uint32 t)0x00000080)
- #define ADC\_SQR3\_SQ2\_3 ((uint32\_t)0x00000100)

- #define ADC\_SQR3\_SQ2\_4 ((uint32\_t)0x00000200)
- #define ADC\_SQR3\_SQ3 ((uint32\_t)0x00007C00)
- #define ADC\_SQR3\_SQ3\_0 ((uint32\_t)0x00000400)
- #define ADC\_SQR3\_SQ3\_1 ((uint32\_t)0x00000800)
- #define ADC\_SQR3\_SQ3\_2 ((uint32\_t)0x00001000)
- #define ADC\_SQR3\_SQ3\_3 ((uint32\_t)0x00002000)
- #define ADC SQR3 SQ3 4 ((uint32 t)0x00004000)
- #define ADC\_SQR3\_SQ4 ((uint32\_t)0x000F8000)
- #define ADC\_SQR3\_SQ4\_0 ((uint32\_t)0x00008000)
- #define ADC SQR3 SQ4 1 ((uint32 t)0x00010000)
- #define ADC SQR3 SQ4 2 ((uint32 t)0x00020000)
- #define ADC SQR3 SQ4 3 ((uint32 t)0x00040000)
- #define ADC\_SQR3\_SQ4\_4 ((uint32\_t)0x00080000)
- #define ADC SQR3 SQ5 ((uint32 t)0x01F00000)
- #define ADC\_SQR3\_SQ5\_0 ((uint32\_t)0x00100000)
- #define ADC\_SQR3\_SQ5\_1 ((uint32\_t)0x00200000)
- #define ADC\_SQR3\_SQ5\_2 ((uint32\_t)0x00400000)
- #define ADC\_SQR3\_SQ5\_3 ((uint32\_t)0x00800000)
- #define ADC\_SQR3\_SQ5\_4 ((uint32\_t)0x01000000)
- #define ADC\_SQR3\_SQ6 ((uint32\_t)0x3E000000)
- #define ADC\_SQR3\_SQ6\_0 ((uint32\_t)0x02000000)
- #define ADC\_SQR3\_SQ6\_1 ((uint32\_t)0x04000000)
- #define ADC\_SQR3\_SQ6\_2 ((uint32\_t)0x08000000)
- #define ADC\_SQR3\_SQ6\_3 ((uint32\_t)0x10000000)
- #define ADC SQR3 SQ6 4 ((uint32 t)0x20000000)
- #define ADC\_JSQR\_JSQ1 ((uint32\_t)0x0000001F)
- #define ADC JSQR JSQ1 0 ((uint32 t)0x00000001)
- #define ADC JSQR JSQ1 1 ((uint32 t)0x00000002)
- #define ADC JSQR JSQ1 2 ((uint32 t)0x00000004)
- #define ADC\_JSQR\_JSQ1\_3 ((uint32\_t)0x00000008)
- #define ADC JSQR JSQ1 4 ((uint32 t)0x00000010)
- #define ADC JSQR JSQ2 ((uint32 t)0x000003E0)
- #define ADC\_JSQR\_JSQ2\_0 ((uint32\_t)0x00000020)
- #define ADC\_JSQR\_JSQ2\_1 ((uint32\_t)0x00000040)
- #define ADC\_JSQR\_JSQ2\_2 ((uint32\_t)0x00000080)
- #define ADC\_JSQR\_JSQ2\_3 ((uint32\_t)0x00000100)
- #define ADC JSQR JSQ2 4 ((uint32 t)0x00000200)
- #define ADC\_JSQR\_JSQ3 ((uint32\_t)0x00007C00)
- #define ADC\_JSQR\_JSQ3\_0 ((uint32\_t)0x00000400)
- #define ADC JSQR JSQ3 1 ((uint32 t)0x00000800)
- #define ADC\_JSQR\_JSQ3\_2 ((uint32\_t)0x00001000)
- #define ADC\_JSQR\_JSQ3\_3 ((uint32\_t)0x00002000)
- #define ADC\_JSQR\_JSQ3\_4 ((uint32\_t)0x00004000)
- #define ADC\_JSQR\_JSQ4 ((uint32\_t)0x000F8000)
- #define ADC JSQR JSQ4 0 ((uint32 t)0x00008000)
- #define ADC\_JSQR\_JSQ4\_1 ((uint32\_t)0x00010000)
- #define ADC\_JSQR\_JSQ4\_2 ((uint32\_t)0x00020000)
- #define ADC\_JSQR\_JSQ4\_3 ((uint32\_t)0x00040000)
- #define ADC\_JSQR\_JSQ4\_4 ((uint32\_t)0x00080000)
- #define ADC\_JSQR\_JL ((uint32\_t)0x00300000)
- #define ADC JSQR JL 0 ((uint32 t)0x00100000)
- #define ADC\_JSQR\_JL\_1 ((uint32\_t)0x00200000)
- #define ADC\_JDR1\_JDATA ((uint16\_t)0xFFFF)
- #define ADC JDR2 JDATA ((uint16 t)0xFFFF)
- #define ADC\_JDR3\_JDATA ((uint16\_t)0xFFFF)

- #define ADC JDR4 JDATA ((uint16 t)0xFFFF)
- #define ADC DR DATA ((uint32 t)0x0000FFFF)
- #define ADC\_DR\_ADC2DATA ((uint32\_t)0xFFFF0000)
- #define ADC CSR AWD1 ((uint32 t)0x00000001)
- #define ADC\_CSR\_EOC1 ((uint32\_t)0x00000002)
- #define ADC\_CSR\_JEOC1 ((uint32\_t)0x00000004)
- #define ADC CSR JSTRT1 ((uint32 t)0x00000008)
- #define ADC\_CSR\_STRT1 ((uint32\_t)0x00000010)
- #define ADC\_CSR\_DOVR1 ((uint32\_t)0x00000020)
- #define ADC CSR AWD2 ((uint32 t)0x00000100)
- #define ADC\_CSR\_EOC2 ((uint32\_t)0x00000200)
- #define ADC CSR JEOC2 ((uint32 t)0x00000400)
- #define ADC CSR JSTRT2 ((uint32 t)0x00000800)
- #define ADC CSR STRT2 ((uint32 t)0x00001000)
- #define ADC\_CSR\_DOVR2 ((uint32\_t)0x00002000)
- #define ADC CSR AWD3 ((uint32 t)0x00010000)
- #define ADC CSR EOC3 ((uint32 t)0x00020000)
- #define ADC\_CSR\_JEOC3 ((uint32\_t)0x00040000)
- #define ADC CSR JSTRT3 ((uint32 t)0x00080000)
- #define ADC CSR STRT3 ((uint32 t)0x00100000)
- #define ADC\_CSR\_DOVR3 ((uint32\_t)0x00200000)
- #define ADC CCR MULTI ((uint32 t)0x0000001F)
- #define ADC CCR MULTI 0 ((uint32 t)0x00000001)
- #define ADC\_CCR\_MULTI\_1 ((uint32\_t)0x00000002)
- #define ADC CCR MULTI 2 ((uint32 t)0x00000004)
- #define ADC CCD MULTI 0 ((viet00 t)0v00000001)
- #define ADC\_CCR\_MULTI\_3 ((uint32\_t)0x00000008)
- #define ADC\_CCR\_MULTI\_4 ((uint32\_t)0x00000010)
- #define ADC\_CCR\_DELAY ((uint32\_t)0x00000F00)
- #define ADC\_CCR\_DELAY\_0 ((uint32\_t)0x00000100)
- #define ADC\_CCR\_DELAY\_1 ((uint32\_t)0x00000200)
- #define ADC\_CCR\_DELAY\_2 ((uint32\_t)0x00000400)
- #define ADC CCR DELAY 3 ((uint32 t)0x00000800)
- #define ADC\_CCR\_DDS ((uint32\_t)0x00002000)
- #define ADC\_CCR\_DMA ((uint32\_t)0x0000C000)
- #define ADC\_CCR\_DMA\_0 ((uint32\_t)0x00004000)
- #define ADC\_CCR\_DMA\_1 ((uint32\_t)0x00008000)
- #define ADC\_CCR\_ADCPRE ((uint32\_t)0x00030000)
- #define ADC\_CCR\_ADCPRE\_0 ((uint32\_t)0x00010000)
- #define ADC CCR ADCPRE 1 ((uint32 t)0x00020000)
- #define ADC CCR VBATE ((uint32 t)0x00400000)
- #define ADC CCR TSVREFE ((uint32 t)0x00800000)
- #define ADC\_CDR\_DATA1 ((uint32\_t)0x0000FFFF)
- #define ADC\_CDR\_DATA2 ((uint32\_t)0xFFFF0000)
- #define CAN\_MCR\_INRQ ((uint16\_t)0x0001)
- #define CAN\_MCR\_SLEEP ((uint16\_t)0x0002)
- #define CAN\_MCR\_TXFP ((uint16\_t)0x0004)
- #define CAN\_MCR\_RFLM ((uint16\_t)0x0008)
- #define CAN\_MCR\_NART ((uint16\_t)0x0010)
- #define CAN\_MCR\_AWUM ((uint16\_t)0x0020)
   #define CAN\_MCR\_ABOM ((uint16\_t)0x0040)
- #define CAN MCR TTCM ((uint16 t)0x0080)
- #define CAN MCR RESET ((uint16 t)0x8000)
- #define CAN MSR INAK ((uint16 t)0x0001)
- #define CAN MSR SLAK ((uint16 t)0x0002)
- #define CAN\_MSR\_ERRI ((uint16\_t)0x0004)

- #define CAN\_MSR\_WKUI ((uint16\_t)0x0008)
- #define CAN\_MSR\_SLAKI ((uint16\_t)0x0010)
- #define CAN\_MSR\_TXM ((uint16\_t)0x0100)
- #define CAN\_MSR\_RXM ((uint16\_t)0x0200)
- #define CAN\_MSR\_SAMP ((uint16\_t)0x0400)
- #define CAN\_MSR\_RX ((uint16\_t)0x0800)
- #define CAN\_TSR\_RQCP0 ((uint32\_t)0x00000001)
- #define CAN\_TSR\_TXOK0 ((uint32\_t)0x00000002)
- #define CAN\_TSR\_ALST0 ((uint32\_t)0x00000004)
- #define CAN TSR TERRO ((uint32 t)0x00000008)
- #define CAN\_TSR\_ABRQ0 ((uint32\_t)0x00000080)
- #define CAN TSR RQCP1 ((uint32 t)0x00000100)
- #define CAN\_TSR\_TXOK1 ((uint32\_t)0x00000200)
- #define CAN TSR ALST1 ((uint32 t)0x00000400)
- #define CAN\_TSR\_TERR1 ((uint32\_t)0x00000800)
- #define CAN TSR ABRQ1 ((uint32 t)0x00008000)
- #define CAN TSR RQCP2 ((uint32 t)0x00010000)
- #define CAN TSR TXOK2 ((uint32 t)0x00020000)
- #define CAN TSR ALST2 ((uint32 t)0x00040000)
- #define CAN\_TSR\_TERR2 ((uint32\_t)0x00080000)
- #define CAN\_TSR\_ABRQ2 ((uint32\_t)0x00800000)
- #define CAN TSR CODE ((uint32 t)0x03000000)
- #define CAN TSR TME ((uint32 t)0x1C000000)
- #define CAN\_TSR\_TME0 ((uint32\_t)0x04000000)
- #define CAN\_TSR\_TME1 ((uint32\_t)0x08000000)
- #define CAN\_TSR\_TME2 ((uint32\_t)0x10000000)
- #define CAN TSR LOW ((uint32 t)0xE0000000)
- #define CAN TSR LOW0 ((uint32 t)0x20000000)
- #define CAN\_TSR\_LOW1 ((uint32\_t)0x40000000)
- #define CAN\_TSR\_LOW2 ((uint32\_t)0x80000000)
- #define CAN RF0R FMP0 ((uint8 t)0x03)
- #define CAN RF0R FULL0 ((uint8 t)0x08)
- #define CAN\_RF0R\_FOVR0 ((uint8\_t)0x10)
- #define CAN\_RF0R\_RFOM0 ((uint8\_t)0x20)
- #define CAN\_RF1R\_FMP1 ((uint8\_t)0x03)
- #define CAN\_RF1R\_FULL1 ((uint8\_t)0x08)
- #define CAN\_RF1R\_FOVR1 ((uint8\_t)0x10)
- #define CAN\_RF1R\_RFOM1 ((uint8\_t)0x20)
- #define CAN\_IER\_TMEIE ((uint32\_t)0x00000001)
- #define CAN\_IER\_FMPIE0 ((uint32\_t)0x00000002)
- #define CAN IER FFIE0 ((uint32 t)0x00000004)
- #define CAN\_IER\_FOVIE0 ((uint32\_t)0x00000008)
- #define CAN IER FMPIE1 ((uint32 t)0x00000010)
- #define CAN\_IER\_FFIE1 ((uint32\_t)0x00000020)
- #define CAN\_IER\_FOVIE1 ((uint32\_t)0x00000040)
- #define CAN IER EWGIE ((uint32 t)0x00000100)
- #define CAN\_IER\_EPVIE ((uint32\_t)0x00000200)
- #define CAN\_IER\_BOFIE ((uint32\_t)0x00000400)
- #define CAN\_IER\_LECIE ((uint32\_t)0x00000800)
- #define CAN\_IER\_ERRIE ((uint32\_t)0x00008000)
- #define CAN\_IER\_WKUIE ((uint32\_t)0x00010000)
- #define CAN\_IER\_SLKIE ((uint32\_t)0x00020000)
- #define CAN\_ESR\_EWGF ((uint32\_t)0x00000001)
- #define CAN\_ESR\_EPVF ((uint32\_t)0x00000002)
   #define CAN\_ESR\_BOFF ((uint32\_t)0x00000004)

- #define CAN ESR LEC ((uint32 t)0x00000070)
- #define CAN\_ESR\_LEC\_0 ((uint32\_t)0x00000010)
- #define CAN\_ESR\_LEC\_1 ((uint32\_t)0x00000020)
- #define CAN ESR LEC 2 ((uint32 t)0x00000040)
- #define CAN ESR TEC ((uint32 t)0x00FF0000)
- #define CAN\_ESR\_REC ((uint32\_t)0xFF000000)
- #define CAN BTR BRP ((uint32 t)0x000003FF)
- #define CAN\_BTR\_TS1 ((uint32\_t)0x000F0000)
- #define CAN\_BTR\_TS2 ((uint32\_t)0x00700000)
- #define CAN BTR\_SJW ((uint32\_t)0x03000000)
- #define CAN BTR LBKM ((uint32 t)0x40000000)
- #define CAN BTR SILM ((uint32 t)0x80000000)
- #define CAN TIOR TXRQ ((uint32 t)0x00000001)
- #define CAN TIOR RTR ((uint32 t)0x00000002)
- #define CAN\_TIOR\_IDE ((uint32\_t)0x00000004)
- #define CAN TIOR EXID ((uint32 t)0x001FFFF8)
- #define CAN TIOR STID ((uint32 t)0xFFE00000)
- #define CAN TDTOR DLC ((uint32 t)0x0000000F)
- #define CAN TDTOR TGT ((uint32 t)0x00000100)
- #define CAN TDTOR TIME ((uint32 t)0xFFFF0000)
- #define CAN\_TDL0R\_DATA0 ((uint32\_t)0x000000FF)
- #define CAN TDLOR DATA1 ((uint32 t)0x0000FF00)
- #define CAN TDLOR DATA2 ((uint32 t)0x00FF0000)
- #define CAN\_TDL0R\_DATA3 ((uint32\_t)0xFF000000)
- #define CAN TDH0R DATA4 ((uint32 t)0x000000FF)
- #define CAN\_TDH0R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN TDHOR DATA6 ((uint32 t)0x00FF0000)
- #define CAN TDH0R DATA7 ((uint32 t)0xFF000000)
- #define CAN TI1R TXRQ ((uint32 t)0x00000001)
- #define CAN\_TI1R\_RTR ((uint32\_t)0x00000002)
- #define CAN TI1R IDE ((uint32 t)0x00000004)
- #define CAN TI1R EXID ((uint32 t)0x001FFFF8)
- #define CAN\_TI1R\_STID ((uint32\_t)0xFFE00000)
- #define CAN TDT1R DLC ((uint32 t)0x0000000F)
- #define CAN TDT1R TGT ((uint32 t)0x00000100)
- #define CAN TDT1R TIME ((uint32 t)0xFFFF0000)
- #define CAN TDL1R DATA0 ((uint32 t)0x000000FF)
- #define CAN TDL1R DATA1 ((uint32 t)0x0000FF00)
- #define CAN TDL1R DATA2 ((uint32 t)0x00FF0000) #define CAN TDL1R DATA3 ((uint32 t)0xFF000000)
- #define CAN TDH1R DATA4 ((uint32 t)0x000000FF)
- #define CAN\_TDH1R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN TDH1R DATA6 ((uint32 t)0x00FF0000)
- #define CAN\_TDH1R\_DATA7 ((uint32\_t)0xFF000000)
- #define CAN\_TI2R\_TXRQ ((uint32\_t)0x00000001)
- #define CAN TI2R RTR ((uint32 t)0x00000002)
- #define CAN TI2R IDE ((uint32 t)0x00000004)
- #define CAN TI2R EXID ((uint32 t)0x001FFFF8)
- #define CAN TI2R STID ((uint32 t)0xFFE00000)
- #define CAN\_TDT2R\_DLC ((uint32\_t)0x0000000F) #define CAN TDT2R TGT ((uint32 t)0x00000100)
- #define CAN TDT2R TIME ((uint32 t)0xFFFF0000)
- #define CAN TDL2R DATA0 ((uint32 t)0x000000FF)
- #define CAN TDL2R DATA1 ((uint32 t)0x0000FF00)
- #define CAN TDL2R DATA2 ((uint32 t)0x00FF0000)

- #define CAN\_TDL2R\_DATA3 ((uint32\_t)0xFF000000)
- #define CAN\_TDH2R\_DATA4 ((uint32\_t)0x000000FF)
- #define CAN\_TDH2R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN\_TDH2R\_DATA6 ((uint32\_t)0x00FF0000)
- #define CAN TDH2R DATA7 ((uint32 t)0xFF000000)
- #define CAN\_RIOR\_RTR ((uint32\_t)0x00000002)
- #define CAN\_RIOR\_IDE ((uint32\_t)0x00000004)
- #define CAN\_RIOR\_EXID ((uint32\_t)0x001FFFF8)
- #define CAN\_RIOR\_STID ((uint32\_t)0xFFE00000)
- #define CAN RDTOR DLC ((uint32 t)0x0000000F)
- #define CAN RDTOR FMI ((uint32 t)0x0000FF00)
- #define CAN RDT0R TIME ((uint32 t)0xFFFF0000)
- #define CAN RDLOR DATA0 ((uint32 t)0x000000FF)
- #define CAN RDLOR DATA1 ((uint32 t)0x0000FF00)
- #define CAN\_RDLOR\_DATA2 ((uint32\_t)0x00FF0000)
- #define CAN RDLOR DATA3 ((uint32 t)0xFF000000)
- #define CAN RDHOR DATA4 ((uint32 t)0x000000FF)
- #define CAN RDH0R DATA5 ((uint32 t)0x0000FF00)
- #define CAN RDHOR DATA6 ((uint32 t)0x00FF0000)
- #define CAN\_RDHOR\_DATA7 ((uint32\_t)0xFF000000)
- #define CAN\_RI1R\_RTR ((uint32\_t)0x00000002)
- #define CAN RI1R IDE ((uint32 t)0x00000004)
- #define CAN RI1R EXID ((uint32 t)0x001FFFF8)
- #define CAN\_RI1R\_STID ((uint32\_t)0xFFE00000)
- #define CAN\_RDT1R\_DLC ((uint32\_t)0x0000000F)
- #define CAN\_RDT1R\_FMI ((uint32\_t)0x0000FF00)
- #define CAN\_RDT1R\_TIME ((uint32\_t)0xFFFF0000)
- #define CAN\_RDL1R\_DATA0 ((uint32\_t)0x000000FF)
- #define CAN\_RDL1R\_DATA1 ((uint32\_t)0x0000FF00)
- #define CAN\_RDL1R\_DATA2 ((uint32\_t)0x00FF0000)
- #define CAN\_RDL1R\_DATA3 ((uint32\_t)0xFF000000)
- #define CAN\_RDH1R\_DATA4 ((uint32\_t)0x000000FF)#define CAN\_RDH1R\_DATA5 ((uint32\_t)0x0000FF00)
- #define CAN RDH1R DATA6 ((uint32 t)0x00FF0000)
- #define CAN RDH1R DATA7 ((uint32 t)0xFF000000)
- #define CAN FMR FINIT ((uint8 t)0x01)
- #define CAN FM1R FBM ((uint16 t)0x3FFF)
- #define CAN FM1R FBM0 ((uint16 t)0x0001)
- #define CAN\_FM1R\_FBM1 ((uint16\_t)0x0002)
- #define CAN FM1R FBM2 ((uint16 t)0x0004)
- #define CAN FM1R FBM3 ((uint16 t)0x0008)
- #define CAN\_FM1R\_FBM4 ((uint16\_t)0x0010)
- #define CAN\_FM1R\_FBM5 ((uint16\_t)0x0020)
- #define CAN\_FM1R\_FBM6 ((uint16\_t)0x0040)
- #define CAN\_FM1R\_FBM7 ((uint16\_t)0x0080)
- #define CAN\_FM1R\_FBM8 ((uint16\_t)0x0100)
- #define CAN\_FM1R\_FBM9 ((uint16\_t)0x0200)
- #define CAN\_FM1R\_FBM10 ((uint16\_t)0x0400)
- #define CAN\_FM1R\_FBM11 ((uint16\_t)0x0800)
- #define CAN\_FM1R\_FBM12 ((uint16\_t)0x1000)
- #define CAN FM1R FBM13 ((uint16 t)0x2000)
- #define CAN\_FS1R\_FSC ((uint16\_t)0x3FFF)
- #define CAN\_FS1R\_FSC0 ((uint16\_t)0x0001)
- #define CAN FS1R FSC1 ((uint16 t)0x0002)
- #define CAN\_FS1R\_FSC2 ((uint16\_t)0x0004)

- #define CAN\_FS1R\_FSC3 ((uint16\_t)0x0008)
- #define CAN\_FS1R\_FSC4 ((uint16\_t)0x0010)
- #define CAN\_FS1R\_FSC5 ((uint16\_t)0x0020)
- #define CAN FS1R FSC6 ((uint16 t)0x0040)
- #define CAN\_FS1R\_FSC7 ((uint16\_t)0x0080)
- #define CAN\_FS1R\_FSC8 ((uint16\_t)0x0100)
- #define CAN FS1R FSC9 ((uint16 t)0x0200)
- #define CAN\_FS1R\_FSC10 ((uint16\_t)0x0400)
- #define CAN\_FS1R\_FSC11 ((uint16\_t)0x0800)
- #define CAN\_FS1R\_FSC12 ((uint16\_t)0x1000)
- #define CAN FS1R FSC13 ((uint16 t)0x2000)
- #define CAN\_F3TH\_F3CT3 ((dilitT0\_t)0x2000)
- #define CAN\_FFA1R\_FFA ((uint16\_t)0x3FFF)
- #define CAN\_FFA1R\_FFA0 ((uint16\_t)0x0001)
- #define CAN\_FFA1R\_FFA1 ((uint16\_t)0x0002)
- #define CAN\_FFA1R\_FFA2 ((uint16\_t)0x0004)
- #define CAN\_FFA1R\_FFA3 ((uint16\_t)0x0008)
- #define CAN\_FFA1R\_FFA4 ((uint16\_t)0x0010)
- #define CAN\_FFA1R\_FFA5 ((uint16\_t)0x0020)
- #define CAN\_FFA1R\_FFA6 ((uint16\_t)0x0040)
- #define CAN\_FFA1R\_FFA7 ((uint16\_t)0x0080)
- #define CAN\_FFA1R\_FFA8 ((uint16\_t)0x0100)
- #define CAN FFA1R FFA9 ((uint16 t)0x0200)
- #define CAN FFA1R FFA10 ((uint16 t)0x0400)
- #define CAN\_FFA1R\_FFA11 ((uint16\_t)0x0800)
- #define CAN FFA1R FFA12 ((uint16 t)0x1000)
- #define CAN\_FFA1R\_FFA13 ((uint16\_t)0x2000)
- #define CAN FA1R FACT ((uint16 t)0x3FFF)
- #define CAN FA1R FACT0 ((uint16\_t)0x0001)
- #define CAN FA1R FACT1 ((uint16 t)0x0002)
- #define CAN\_TATT\_TACTT ((dintro\_t)0x0002)
- #define CAN\_FA1R\_FACT2 ((uint16\_t)0x0004)
- #define CAN\_FA1R\_FACT3 ((uint16\_t)0x0008)
- #define CAN\_FA1R\_FACT4 ((uint16\_t)0x0010)#define CAN\_FA1R\_FACT5 ((uint16\_t)0x0020)
- #define CAN FA1R FACT6 ((uint16 t)0x0040)
- #define CAN FA1R FACT7 ((uint16 t)0x0080)
- #define CAN FA1R FACT8 ((uint16 t)0x0100)
- #define CAN FA1R FACT9 ((uint16 t)0x0200)
- #define CAN\_FA1R\_FACT10 ((uint16\_t)0x0400)
- #define CAN\_FA1R\_FACT11 ((uint16\_t)0x0800)
- #define CAN\_FA1R\_FACT12 ((uint16\_t)0x1000)
- #define CAN FA1R FACT13 ((uint16 t)0x2000)
- #define CAN\_F0R1\_FB0 ((uint32\_t)0x00000001)
- #define CAN F0R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F0R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F0R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F0R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F0R1\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F0R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F0R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F0R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F0R1\_FB9 ((uint32\_t)0x00000200)
   #define CAN\_F0R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN F0R1 FB11 ((uint32 t)0x00000800)
- #define CAN FOR1 FB12 ((uint32 t)0x00001000)
- #define CAN\_F0R1\_FB13 ((uint32\_t)0x00002000)

 #define CAN FOR1 FB14 ((uint32 t)0x00004000) #define CAN\_F0R1\_FB15 ((uint32\_t)0x00008000) #define CAN\_F0R1\_FB16 ((uint32\_t)0x00010000) #define CAN F0R1 FB17 ((uint32 t)0x00020000) #define CAN F0R1 FB18 ((uint32 t)0x00040000) #define CAN F0R1 FB19 ((uint32 t)0x00080000) #define CAN F0R1 FB20 ((uint32 t)0x00100000) #define CAN\_F0R1\_FB21 ((uint32\_t)0x00200000) #define CAN\_F0R1\_FB22 ((uint32\_t)0x00400000) #define CAN FOR1 FB23 ((uint32 t)0x00800000) #define CAN F0R1 FB24 ((uint32 t)0x01000000) #define CAN F0R1 FB25 ((uint32 t)0x02000000) #define CAN F0R1 FB26 ((uint32 t)0x04000000) #define CAN F0R1 FB27 ((uint32 t)0x08000000) #define CAN\_F0R1\_FB28 ((uint32\_t)0x10000000) #define CAN F0R1 FB29 ((uint32 t)0x20000000) #define CAN FOR1 FB30 ((uint32 t)0x40000000) #define CAN F0R1 FB31 ((uint32 t)0x80000000) #define CAN F1R1 FB0 ((uint32 t)0x00000001) #define CAN\_F1R1\_FB1 ((uint32\_t)0x00000002) #define CAN\_F1R1\_FB2 ((uint32\_t)0x00000004) #define CAN F1R1 FB3 ((uint32 t)0x00000008) #define CAN F1R1 FB4 ((uint32 t)0x00000010) #define CAN\_F1R1\_FB5 ((uint32\_t)0x00000020) #define CAN F1R1 FB6 ((uint32 t)0x00000040) #define CAN\_F1R1\_FB7 ((uint32\_t)0x00000080) #define CAN\_F1R1\_FB8 ((uint32\_t)0x00000100) #define CAN F1R1 FB9 ((uint32 t)0x00000200) #define CAN F1R1 FB10 ((uint32 t)0x00000400) #define CAN\_F1R1\_FB11 ((uint32\_t)0x00000800) #define CAN F1R1 FB12 ((uint32 t)0x00001000) #define CAN F1R1 FB13 ((uint32 t)0x00002000) #define CAN\_F1R1\_FB14 ((uint32\_t)0x00004000) #define CAN F1R1 FB15 ((uint32 t)0x00008000) #define CAN F1R1 FB16 ((uint32 t)0x00010000) #define CAN F1R1 FB17 ((uint32 t)0x00020000) #define CAN F1R1 FB18 ((uint32 t)0x00040000) #define CAN F1R1 FB19 ((uint32 t)0x00080000) #define CAN\_F1R1\_FB20 ((uint32\_t)0x00100000) #define CAN F1R1 FB21 ((uint32 t)0x00200000) #define CAN F1R1 FB22 ((uint32 t)0x00400000) #define CAN\_F1R1\_FB23 ((uint32\_t)0x00800000) #define CAN F1R1 FB24 ((uint32 t)0x01000000) #define CAN\_F1R1\_FB25 ((uint32\_t)0x02000000) #define CAN F1R1 FB26 ((uint32 t)0x04000000) #define CAN F1R1 FB27 ((uint32 t)0x08000000) #define CAN F1R1 FB28 ((uint32 t)0x10000000) #define CAN\_F1R1\_FB29 ((uint32\_t)0x20000000) #define CAN\_F1R1\_FB30 ((uint32\_t)0x40000000) #define CAN\_F1R1\_FB31 ((uint32\_t)0x80000000) #define CAN F2R1 FB0 ((uint32 t)0x00000001) #define CAN F2R1 FB1 ((uint32 t)0x00000002) #define CAN F2R1 FB2 ((uint32 t)0x00000004)

#define CAN\_F2R1\_FB3 ((uint32\_t)0x00000008)
 #define CAN F2R1 FB4 ((uint32\_t)0x00000010)

- #define CAN F2R1 FB5 ((uint32 t)0x00000020)
- #define CAN F2R1 FB6 ((uint32 t)0x00000040)
- #define CAN\_F2R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN F2R1 FB8 ((uint32 t)0x00000100)
- #define CAN F2R1 FB9 ((uint32 t)0x00000200)
- #define CAN\_F2R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN F2R1 FB11 ((uint32 t)0x00000800)
- #define CAN\_F2R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F2R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN F2R1 FB14 ((uint32 t)0x00004000)
- #define CAN F2R1 FB15 ((uint32 t)0x00008000)
- #define CAN F2R1 FB16 ((uint32 t)0x00010000)
- #define CAN F2R1 FB17 ((uint32 t)0x00020000)
- #define CAN F2R1 FB18 ((uint32 t)0x00040000)
- #define CAN\_F2R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN F2R1 FB20 ((uint32 t)0x00100000)
- #define CAN F2R1 FB21 ((uint32 t)0x00200000)
- #define CAN F2R1 FB22 ((uint32 t)0x00400000)
- #define CAN F2R1 FB23 ((uint32 t)0x00800000)
- #define CAN\_F2R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F2R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN F2R1 FB26 ((uint32 t)0x04000000)
- #define CAN F2R1 FB27 ((uint32 t)0x08000000)
- #define CAN\_F2R1\_FB28 ((uint32\_t)0x10000000)
- #define CAN F2R1 FB29 ((uint32 t)0x20000000)
- #define CAN\_F2R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F2R1\_FB31 ((uint32\_t)0x80000000)
- #define CAN F3R1 FB0 ((uint32 t)0x00000001)
- #define CAN F3R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F3R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN F3R1 FB3 ((uint32 t)0x00000008)
- #define CAN F3R1 FB4 ((uint32 t)0x00000010) #define CAN\_F3R1\_FB5 ((uint32\_t)0x00000020)
- #define CAN F3R1 FB6 ((uint32 t)0x00000040)
- #define CAN F3R1 FB7 ((uint32 t)0x00000080) #define CAN F3R1 FB8 ((uint32 t)0x00000100)
- #define CAN F3R1 FB9 ((uint32 t)0x00000200)
- #define CAN F3R1 FB10 ((uint32 t)0x00000400)
- #define CAN\_F3R1\_FB11 ((uint32\_t)0x00000800) #define CAN F3R1 FB12 ((uint32 t)0x00001000)
- #define CAN F3R1 FB13 ((uint32 t)0x00002000)
- #define CAN F3R1 FB14 ((uint32 t)0x00004000)
- #define CAN F3R1 FB15 ((uint32 t)0x00008000)
- #define CAN\_F3R1\_FB16 ((uint32\_t)0x00010000)
- #define CAN F3R1 FB17 ((uint32 t)0x00020000)
- #define CAN F3R1 FB18 ((uint32 t)0x00040000)
- #define CAN F3R1 FB19 ((uint32 t)0x00080000)
- #define CAN\_F3R1\_FB20 ((uint32\_t)0x00100000) #define CAN F3R1 FB21 ((uint32 t)0x00200000)
- #define CAN\_F3R1\_FB22 ((uint32\_t)0x00400000)
- #define CAN F3R1 FB23 ((uint32 t)0x00800000)
- #define CAN F3R1 FB24 ((uint32 t)0x01000000)
- #define CAN F3R1 FB25 ((uint32 t)0x02000000)
- #define CAN F3R1 FB26 ((uint32 t)0x04000000)
- #define CAN\_F3R1\_FB27 ((uint32\_t)0x08000000)

 #define CAN F3R1 FB28 ((uint32 t)0x10000000) #define CAN F3R1 FB29 ((uint32 t)0x20000000) #define CAN\_F3R1\_FB30 ((uint32\_t)0x40000000) #define CAN F3R1 FB31 ((uint32 t)0x80000000) #define CAN F4R1 FB0 ((uint32 t)0x00000001) #define CAN\_F4R1\_FB1 ((uint32\_t)0x00000002) #define CAN F4R1 FB2 ((uint32 t)0x00000004) #define CAN\_F4R1\_FB3 ((uint32\_t)0x00000008) #define CAN\_F4R1\_FB4 ((uint32\_t)0x00000010) #define CAN F4R1 FB5 ((uint32 t)0x00000020) #define CAN F4R1 FB6 ((uint32 t)0x00000040) #define CAN F4R1 FB7 ((uint32 t)0x00000080) #define CAN F4R1 FB8 ((uint32 t)0x00000100) #define CAN F4R1 FB9 ((uint32 t)0x00000200) #define CAN\_F4R1\_FB10 ((uint32\_t)0x00000400) #define CAN F4R1 FB11 ((uint32 t)0x00000800) #define CAN F4R1 FB12 ((uint32 t)0x00001000) #define CAN F4R1 FB13 ((uint32 t)0x00002000) #define CAN F4R1 FB14 ((uint32 t)0x00004000) #define CAN F4R1 FB15 ((uint32 t)0x00008000) #define CAN\_F4R1\_FB16 ((uint32\_t)0x00010000) #define CAN F4R1 FB17 ((uint32 t)0x00020000) #define CAN F4R1 FB18 ((uint32 t)0x00040000) #define CAN\_F4R1\_FB19 ((uint32\_t)0x00080000) #define CAN F4R1 FB20 ((uint32 t)0x00100000) #define CAN\_F4R1\_FB21 ((uint32\_t)0x00200000) #define CAN\_F4R1\_FB22 ((uint32\_t)0x00400000) #define CAN F4R1 FB23 ((uint32 t)0x00800000) #define CAN F4R1 FB24 ((uint32 t)0x01000000) #define CAN\_F4R1\_FB25 ((uint32\_t)0x02000000) #define CAN F4R1 FB26 ((uint32 t)0x04000000) #define CAN F4R1 FB27 ((uint32 t)0x08000000) #define CAN\_F4R1\_FB28 ((uint32\_t)0x10000000) #define CAN F4R1 FB29 ((uint32 t)0x20000000) #define CAN F4R1 FB30 ((uint32 t)0x40000000) #define CAN F4R1 FB31 ((uint32 t)0x80000000) #define CAN F5R1 FB0 ((uint32 t)0x00000001) #define CAN F5R1 FB1 ((uint32 t)0x00000002) #define CAN\_F5R1\_FB2 ((uint32\_t)0x00000004) #define CAN F5R1 FB3 ((uint32 t)0x00000008) #define CAN F5R1 FB4 ((uint32 t)0x00000010) #define CAN F5R1 FB5 ((uint32 t)0x00000020) #define CAN F5R1 FB6 ((uint32 t)0x00000040) #define CAN\_F5R1\_FB7 ((uint32\_t)0x00000080) #define CAN\_F5R1\_FB8 ((uint32\_t)0x00000100) #define CAN F5R1 FB9 ((uint32 t)0x00000200) #define CAN F5R1 FB10 ((uint32 t)0x00000400) #define CAN F5R1 FB11 ((uint32 t)0x00000800) #define CAN F5R1 FB12 ((uint32 t)0x00001000) #define CAN\_F5R1\_FB13 ((uint32\_t)0x00002000) #define CAN F5R1 FB14 ((uint32 t)0x00004000) #define CAN F5R1 FB15 ((uint32 t)0x00008000) #define CAN F5R1 FB16 ((uint32 t)0x00010000)

#define CAN\_F5R1\_FB17 ((uint32\_t)0x00020000)
 #define CAN\_F5R1\_FB18 ((uint32\_t)0x00040000)

```
    #define CAN F5R1 FB19 ((uint32 t)0x00080000)
```

- #define CAN F5R1 FB20 ((uint32 t)0x00100000)
- #define CAN\_F5R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN F5R1 FB22 ((uint32 t)0x00400000)
- #define CAN F5R1 FB23 ((uint32 t)0x00800000)
- #define CAN\_F5R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN F5R1 FB25 ((uint32 t)0x02000000)
- #define CAN\_F5R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN F5R1 FB27 ((uint32 t)0x08000000)
- #define CAN F5R1 FB28 ((uint32 t)0x10000000)
- #define CAN F5R1 FB29 ((uint32 t)0x20000000)
- #define CAN F5R1 FB30 ((uint32 t)0x40000000)
- #define CAN F5R1 FB31 ((uint32 t)0x80000000)
- #define CAN F6R1 FB0 ((uint32 t)0x00000001)
- #define CAN\_F6R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN F6R1 FB2 ((uint32 t)0x00000004)
- #define CAN F6R1 FB3 ((uint32 t)0x00000008)
- #define CAN F6R1 FB4 ((uint32 t)0x00000010)
- #define CAN F6R1 FB5 ((uint32 t)0x00000020)
- #define CAN F6R1 FB6 ((uint32 t)0x00000040)
- #define CAN\_F6R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN F6R1 FB8 ((uint32 t)0x00000100)
- #define CAN F6R1 FB9 ((uint32 t)0x00000200)
- #define CAN\_F6R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN F6R1 FB11 ((uint32 t)0x00000800)
- #define CAN\_F6R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F6R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN F6R1 FB14 ((uint32 t)0x00004000)
- #define CAN F6R1 FB15 ((uint32 t)0x00008000)
- #define CAN\_F6R1\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F6R1\_FB17 ((uint32 t)0x00020000)
- #define CAN F6R1 FB18 ((uint32 t)0x00040000)
- #define CAN\_F6R1\_FB19 ((uint32\_t)0x00080000)
- #define CAN F6R1 FB20 ((uint32 t)0x00100000)
- #define CAN F6R1 FB21 ((uint32 t)0x00200000)
- #define CAN F6R1 FB22 ((uint32 t)0x00400000)
- #define CAN F6R1 FB23 ((uint32 t)0x00800000) #define CAN F6R1 FB24 ((uint32 t)0x01000000)
- #define CAN\_F6R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN F6R1 FB26 ((uint32 t)0x04000000)
- #define CAN F6R1 FB27 ((uint32 t)0x08000000)
- #define CAN\_F6R1\_FB28 ((uint32\_t)0x10000000)
- #define CAN F6R1 FB29 ((uint32 t)0x20000000)
- #define CAN\_F6R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F6R1\_FB31 ((uint32\_t)0x80000000)
- #define CAN F7R1 FB0 ((uint32 t)0x00000001)
- #define CAN F7R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F7R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN F7R1 FB3 ((uint32 t)0x00000008)
- #define CAN\_F7R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN F7R1 FB5 ((uint32 t)0x00000020)
- #define CAN F7R1 FB6 ((uint32 t)0x00000040)
- #define CAN F7R1 FB7 ((uint32 t)0x00000080)
- #define CAN F7R1 FB8 ((uint32 t)0x00000100)
- #define CAN\_F7R1\_FB9 ((uint32\_t)0x00000200)

 #define CAN F7R1 FB10 ((uint32 t)0x00000400) #define CAN F7R1 FB11 ((uint32 t)0x00000800) #define CAN\_F7R1\_FB12 ((uint32\_t)0x00001000) #define CAN F7R1 FB13 ((uint32 t)0x00002000) #define CAN F7R1 FB14 ((uint32 t)0x00004000) #define CAN F7R1 FB15 ((uint32 t)0x00008000) #define CAN F7R1 FB16 ((uint32 t)0x00010000) #define CAN\_F7R1\_FB17 ((uint32\_t)0x00020000) #define CAN\_F7R1\_FB18 ((uint32\_t)0x00040000) #define CAN F7R1 FB19 ((uint32 t)0x00080000) #define CAN F7R1 FB20 ((uint32 t)0x00100000) #define CAN F7R1 FB21 ((uint32 t)0x00200000) #define CAN F7R1 FB22 ((uint32 t)0x00400000) #define CAN F7R1 FB23 ((uint32 t)0x00800000) #define CAN\_F7R1\_FB24 ((uint32\_t)0x01000000) #define CAN F7R1 FB25 ((uint32 t)0x02000000) #define CAN F7R1 FB26 ((uint32 t)0x04000000) #define CAN F7R1 FB27 ((uint32 t)0x08000000) #define CAN F7R1 FB28 ((uint32 t)0x10000000) #define CAN F7R1 FB29 ((uint32 t)0x20000000) #define CAN\_F7R1\_FB30 ((uint32\_t)0x40000000) #define CAN F7R1 FB31 ((uint32 t)0x80000000) #define CAN F8R1 FB0 ((uint32 t)0x00000001) #define CAN\_F8R1\_FB1 ((uint32\_t)0x00000002) #define CAN F8R1 FB2 ((uint32 t)0x00000004) #define CAN\_F8R1\_FB3 ((uint32\_t)0x00000008) #define CAN\_F8R1\_FB4 ((uint32\_t)0x00000010) #define CAN F8R1 FB5 ((uint32 t)0x00000020) #define CAN F8R1 FB6 ((uint32 t)0x00000040) #define CAN\_F8R1\_FB7 ((uint32\_t)0x00000080) #define CAN F8R1 FB8 ((uint32 t)0x00000100) #define CAN F8R1 FB9 ((uint32 t)0x00000200) #define CAN\_F8R1\_FB10 ((uint32\_t)0x00000400) #define CAN F8R1 FB11 ((uint32 t)0x00000800) #define CAN F8R1 FB12 ((uint32 t)0x00001000) #define CAN F8R1 FB13 ((uint32 t)0x00002000) #define CAN F8R1 FB14 ((uint32 t)0x00004000) #define CAN F8R1 FB15 ((uint32 t)0x00008000) #define CAN\_F8R1\_FB16 ((uint32\_t)0x00010000) #define CAN F8R1 FB17 ((uint32 t)0x00020000) #define CAN F8R1 FB18 ((uint32 t)0x00040000) #define CAN F8R1 FB19 ((uint32 t)0x00080000) #define CAN F8R1 FB20 ((uint32 t)0x00100000) #define CAN\_F8R1\_FB21 ((uint32\_t)0x00200000) #define CAN F8R1 FB22 ((uint32 t)0x00400000) #define CAN F8R1 FB23 ((uint32 t)0x00800000) #define CAN F8R1 FB24 ((uint32 t)0x01000000) #define CAN F8R1 FB25 ((uint32 t)0x02000000) #define CAN\_F8R1\_FB26 ((uint32\_t)0x04000000) #define CAN\_F8R1\_FB27 ((uint32\_t)0x08000000) #define CAN F8R1 FB28 ((uint32 t)0x10000000) #define CAN F8R1 FB29 ((uint32 t)0x20000000) #define CAN F8R1 FB30 ((uint32 t)0x40000000) #define CAN F8R1 FB31 ((uint32 t)0x80000000)

#define CAN F9R1 FB0 ((uint32 t)0x00000001)

- #define CAN F9R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F9R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F9R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN F9R1 FB4 ((uint32 t)0x00000010)
- #define CAN F9R1 FB5 ((uint32 t)0x00000020)
- #define CAN\_F9R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN F9R1 FB7 ((uint32 t)0x00000080)
- #define CAN\_F9R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F9R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN F9R1 FB10 ((uint32 t)0x00000400)
- #define CAN F9R1 FB11 ((uint32 t)0x00000800)
- #define CAN F9R1 FB12 ((uint32 t)0x00001000)
- #define CAN F9R1 FB13 ((uint32 t)0x00002000)
- #define CAN F9R1 FB14 ((uint32 t)0x00004000)
- #define CAN\_F9R1\_FB15 ((uint32\_t)0x00008000) #define CAN F9R1 FB16 ((uint32 t)0x00010000)
- #define CAN F9R1 FB17 ((uint32 t)0x00020000)
- #define CAN F9R1 FB18 ((uint32 t)0x00040000)
- #define CAN F9R1 FB19 ((uint32 t)0x00080000)
- #define CAN F9R1 FB20 ((uint32 t)0x00100000)
- #define CAN\_F9R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN F9R1 FB22 ((uint32 t)0x00400000)
- #define CAN F9R1 FB23 ((uint32 t)0x00800000)
- #define CAN\_F9R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN F9R1 FB25 ((uint32 t)0x02000000)
- #define CAN\_F9R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F9R1\_FB27 ((uint32\_t)0x08000000)
- #define CAN F9R1 FB28 ((uint32 t)0x10000000)
- #define CAN F9R1 FB29 ((uint32 t)0x20000000)
- #define CAN\_F9R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F9R1\_FB31 ((uint32 t)0x80000000)
- #define CAN F10R1 FB0 ((uint32 t)0x00000001)
- #define CAN\_F10R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN F10R1 FB2 ((uint32 t)0x00000004)
- #define CAN F10R1 FB3 ((uint32 t)0x00000008) #define CAN F10R1 FB4 ((uint32 t)0x00000010)
- #define CAN F10R1 FB5 ((uint32 t)0x00000020)
- #define CAN F10R1 FB6 ((uint32 t)0x00000040)
- #define CAN\_F10R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN F10R1 FB8 ((uint32 t)0x00000100)
- #define CAN F10R1 FB9 ((uint32 t)0x00000200)
- #define CAN\_F10R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN F10R1 FB11 ((uint32 t)0x00000800)
- #define CAN\_F10R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN F10R1 FB13 ((uint32 t)0x00002000)
- #define CAN F10R1 FB14 ((uint32 t)0x00004000)
- #define CAN F10R1 FB15 ((uint32 t)0x00008000)
- #define CAN F10R1 FB16 ((uint32 t)0x00010000)
- #define CAN\_F10R1\_FB17 ((uint32\_t)0x00020000) #define CAN\_F10R1\_FB18 ((uint32\_t)0x00040000)
- #define CAN F10R1 FB19 ((uint32 t)0x00080000)
- #define CAN F10R1 FB20 ((uint32 t)0x00100000)
- #define CAN F10R1 FB21 ((uint32 t)0x00200000)
- #define CAN F10R1 FB22 ((uint32 t)0x00400000)
- #define CAN F10R1 FB23 ((uint32 t)0x00800000)

- #define CAN\_F10R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F10R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F10R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN F10R1 FB27 ((uint32 t)0x08000000)
- #define CAN\_F10R1\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F10R1\_FB29 ((uint32\_t)0x20000000)
- #define CAN F10R1 FB30 ((uint32 t)0x40000000)
- #define CAN\_F10R1\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F11R1\_FB0 ((uint32\_t)0x00000001)
- #define CAN F11R1 FB1 ((uint32 t)0x00000002)
- #define CAN F11R1 FB2 ((uint32 t)0x00000004)
- #define CAN F11R1 FB3 ((uint32 t)0x00000008)
- #define CAN\_F11R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN F11R1 FB5 ((uint32 t)0x00000020)
- #define CAN\_F11R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F11R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN F11R1 FB8 ((uint32 t)0x00000100)
- #define CAN F11R1 FB9 ((uint32 t)0x00000200)
- #define CAN F11R1 FB10 ((uint32 t)0x00000400)
- #define CAN\_F11R1\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F11R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN F11R1 FB13 ((uint32 t)0x00002000)
- #define CAN F11R1 FB14 ((uint32 t)0x00004000)
- #define CAN\_F11R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN F11R1 FB16 ((uint32 t)0x00010000)
- #define CAN\_F11R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F11R1\_FB18 ((uint32\_t)0x00040000)
- #define CAN F11R1 FB19 ((uint32 t)0x00080000)
- #define CAN F11R1 FB20 ((uint32 t)0x00100000)
- #define CAN\_F11R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN F11R1 FB22 ((uint32 t)0x00400000)
- #define CAN F11R1 FB23 ((uint32 t)0x00800000)
- #define CAN\_F11R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F11R1\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F11R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F11R1\_FB27 ((uint32\_t)0x08000000)
   #define CAN\_F11R1\_FB28 ((uint32\_t)0x10000000)
- #define CAN F11R1 FB29 ((uint32 t)0x20000000)
- #define CAN\_F11R1\_FB30 ((uint32\_t)0x40000000)
- #define CAN F11R1 FB31 ((uint32 t)0x80000000)
- #define CAN F12R1 FB0 ((uint32 t)0x00000001)
- #define CAN\_F12R1\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F12R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F12R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F12R1\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F12R1\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F12R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F12R1\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F12R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F12R1\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F12R1\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F12R1\_FB11 ((uint32\_t)0x00000800)
   #define CAN\_F12R1\_FB10 ((vist22\_t)0x00000800)
- #define CAN\_F12R1\_FB12 ((uint32\_t)0x00001000)
   #define CAN\_F12R1\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F12R1\_FB14 ((uint32\_t)0x00004000)

- #define CAN F12R1 FB15 ((uint32 t)0x00008000)
- #define CAN F12R1 FB16 ((uint32 t)0x00010000)
- #define CAN\_F12R1\_FB17 ((uint32\_t)0x00020000)
- #define CAN F12R1 FB18 ((uint32 t)0x00040000)
- #define CAN F12R1 FB19 ((uint32 t)0x00080000)
- #define CAN\_F12R1\_FB20 ((uint32\_t)0x00100000)
- #define CAN F12R1 FB21 ((uint32 t)0x00200000)
- #define CAN\_F12R1\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F12R1\_FB23 ((uint32\_t)0x00800000)
- #define CAN F12R1 FB24 ((uint32 t)0x01000000)
- #define CAN F12R1 FB25 ((uint32 t)0x02000000)
- #define CAN F12R1 FB26 ((uint32 t)0x04000000)
- #define CAN\_F12R1\_FB27 ((uint32\_t)0x08000000)
- #define CAN F12R1 FB28 ((uint32 t)0x10000000)
- #define CAN\_F12R1\_FB29 ((uint32\_t)0x20000000) #define CAN F12R1 FB30 ((uint32 t)0x40000000)
- #define CAN F12R1 FB31 ((uint32 t)0x80000000)
- #define CAN F13R1 FB0 ((uint32 t)0x00000001)
- #define CAN F13R1 FB1 ((uint32 t)0x00000002)
- #define CAN\_F13R1\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F13R1\_FB3 ((uint32\_t)0x00000008)
- #define CAN F13R1 FB4 ((uint32 t)0x00000010)
- #define CAN F13R1 FB5 ((uint32 t)0x00000020)
- #define CAN\_F13R1\_FB6 ((uint32\_t)0x00000040)
- #define CAN F13R1 FB7 ((uint32 t)0x00000080)
- #define CAN\_F13R1\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F13R1\_FB9 ((uint32 t)0x00000200)
- #define CAN F13R1 FB10 ((uint32 t)0x00000400)
- #define CAN F13R1 FB11 ((uint32 t)0x00000800)
- #define CAN\_F13R1\_FB12 ((uint32\_t)0x00001000)
- #define CAN F13R1 FB13 ((uint32 t)0x00002000)
- #define CAN F13R1 FB14 ((uint32 t)0x00004000)
- #define CAN\_F13R1\_FB15 ((uint32\_t)0x00008000)
- #define CAN F13R1 FB16 ((uint32 t)0x00010000)
- #define CAN F13R1 FB17 ((uint32 t)0x00020000) #define CAN F13R1 FB18 ((uint32 t)0x00040000)
- #define CAN F13R1 FB19 ((uint32 t)0x00080000)
- #define CAN F13R1 FB20 ((uint32 t)0x00100000)
- #define CAN\_F13R1\_FB21 ((uint32\_t)0x00200000)
- #define CAN F13R1 FB22 ((uint32 t)0x00400000)
- #define CAN F13R1 FB23 ((uint32 t)0x00800000)
- #define CAN\_F13R1\_FB24 ((uint32\_t)0x01000000)
- #define CAN F13R1 FB25 ((uint32 t)0x02000000)
- #define CAN\_F13R1\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F13R1\_FB27 ((uint32\_t)0x08000000)
- #define CAN F13R1 FB28 ((uint32 t)0x10000000)
- #define CAN F13R1 FB29 ((uint32 t)0x20000000)
- #define CAN F13R1 FB30 ((uint32 t)0x40000000)
- #define CAN F13R1 FB31 ((uint32 t)0x80000000)
- #define CAN\_F0R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN F0R2 FB1 ((uint32 t)0x00000002)
- #define CAN F0R2 FB2 ((uint32 t)0x00000004)
- #define CAN F0R2 FB3 ((uint32 t)0x00000008)
- #define CAN F0R2 FB4 ((uint32 t)0x00000010)
- #define CAN F0R2 FB5 ((uint32 t)0x00000020)

- #define CAN\_F0R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN F0R2 FB7 ((uint32 t)0x00000080)
- #define CAN\_F0R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F0R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F0R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F0R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F0R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F0R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F0R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F0R2 FB15 ((uint32 t)0x00008000)
- #define CAN\_F0R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN F0R2 FB17 ((uint32 t)0x00020000)
- #define CAN\_F0R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F0R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F0R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F0R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F0R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F0R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN F0R2 FB24 ((uint32 t)0x01000000)
- #define CAN F0R2 FB25 ((uint32 t)0x02000000)
- #define CAN\_F0R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN F0R2 FB27 ((uint32 t)0x08000000)
- #define CAN F0R2 FB28 ((uint32 t)0x10000000)
- #define CAN\_F0R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F0R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F0R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F1R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F1R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F1R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F1R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F1R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN F1R2 FB5 ((uint32 t)0x00000020)
- #define CAN\_F1R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F1R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F1R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F1R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F1R2\_FB10 ((uint32\_t)0x00000400)
   #define CAN\_F1R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F1R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN F1R2 FB13 ((uint32\_t)0x00001000)
- #define CAN F1R2 FB14 ((uint32 t)0x00004000)
- #define CAN\_F1R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN F1R2 FB16 ((uint32 t)0x00010000)
- #define CAN\_F1R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F1R2 FB18 ((uint32 t)0x00040000)
- #define CAN F1R2 FB19 ((uint32 t)0x00080000)
- #define CAN\_F1R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN F1R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F1R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F1R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F1R2\_FB24 ((uint32\_t)0x01000000)
   #define CAN\_F1R2\_FB25 ((uint32\_t)0x02000000)
- # define OAN F1D0 FD00 ((wint00 t)0:04000000)
- #define CAN\_F1R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F1R2\_FB27 ((uint32\_t)0x08000000)
   #define CAN\_F1R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F1R2\_FB28 ((uint32\_t)0x10000000)

- #define CAN F1R2 FB29 ((uint32 t)0x20000000)
- #define CAN F1R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F1R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F2R2 FB0 ((uint32 t)0x00000001)
- #define CAN\_F2R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F2R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN F2R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F2R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN F2R2 FB5 ((uint32 t)0x00000020)
- #define CAN F2R2 FB6 ((uint32 t)0x00000040)
- #define CAN F2R2 FB7 ((uint32 t)0x00000080)
- #define CAN F2R2 FB8 ((uint32 t)0x00000100)
- #define CAN F2R2 FB9 ((uint32 t)0x00000200)
- #define CAN F2R2 FB10 ((uint32 t)0x00000400)
- #doffile O/114\_1 E112\_1 B 10 ((diffie2\_1)0x00000 100)
- #define CAN\_F2R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F2R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F2R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F2R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F2R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN F2R2 FB16 ((uint32 t)0x00010000)
- #define CAN\_F2R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F2R2 FB18 ((uint32 t)0x00040000)
- #define CAN F2R2 FB19 ((uint32 t)0x00080000)
- #define CAN F2R2 FB20 ((uint32 t)0x00100000)
- #define CAN F2R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F2R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN F2R2 FB23 ((uint32 t)0x00800000)
- #define CAN F2R2 FB24 ((uint32 t)0x01000000)
- #define CAN F2R2 FB25 ((uint32 t)0x02000000)
- #define CAN\_F2R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F2R2\_FB27 ((uint32 t)0x08000000)
- #define CAN F2R2 FB28 ((uint32 t)0x10000000)
- #define CAN\_F2R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F2R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F2R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F3R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F3R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F3R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F3R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN F3R2 FB4 ((uint32 t)0x00000010)
- #define CAN F3R2 FB5 ((uint32 t)0x00000020)
- #define CAN\_F3R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN F3R2 FB7 ((uint32 t)0x00000080)
- #define CAN\_F3R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN F3R2 FB9 ((uint32 t)0x00000200)
- #define CAN F3R2 FB10 ((uint32 t)0x00000400)
- #define CAN F3R2 FB11 ((uint32 t)0x00000800)
- #define CAN F3R2 FB12 ((uint32 t)0x00001000)
- #define CAN F3R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_F3R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F3R2 FB15 ((uint32 t)0x00008000)
- #define CAN F3R2 FB16 ((uint32 t)0x00010000)
- #define CAN F3R2 FB17 ((uint32 t)0x00020000)
- #define CAN F3R2 FB18 ((uint32 t)0x00040000)
- #define CAN F3R2 FB19 ((uint32 t)0x00080000)

- #define CAN\_F3R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN F3R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F3R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN F3R2 FB23 ((uint32 t)0x00800000)
- #define CAN\_F3R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F3R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F3R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F3R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F3R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F3R2 FB29 ((uint32 t)0x20000000)
- #define CAN F3R2 FB30 ((uint32 t)0x40000000)
- #define CAN F3R2 FB31 ((uint32 t)0x80000000)
- #define CAN F4R2 FB0 ((uint32 t)0x00000001)
- #define CAN F4R2 FB1 ((uint32 t)0x00000002)
- #define CAN\_F4R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN F4R2 FB3 ((uint32 t)0x00000008)
- #define CAN F4R2 FB4 ((uint32 t)0x00000010)
- #define CAN F4R2 FB5 ((uint32 t)0x00000020)
- #define CAN F4R2 FB6 ((uint32 t)0x00000040)
- #define CAN F4R2 FB7 ((uint32 t)0x00000080)
- #define CAN\_F4R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F4R2\_FB9 ((uint32\_t)0x000000100)
   #define CAN\_F4R2\_FB9 ((uint32\_t)0x000000200)
- #define OAN\_T 4112\_T B5 ((dinto2\_t)0x00000200)
- #define CAN\_F4R2\_FB10 ((uint32\_t)0x00000400)
   #define CAN\_F4R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN F4R2 FB12 ((uint32 t)0x00001000)
- #define CAN\_F4R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN F4R2 FB14 ((uint32 t)0x00004000)
- #define CAN F4R2 FB15 ((uint32 t)0x00008000)
- #define CAN F4R2 FB16 ((uint32 t)0x00010000)
- #define CAN\_F4R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F4R2 FB18 ((uint32 t)0x00040000)
- #define CAN F4R2 FB19 ((uint32 t)0x00080000)
- #define CAN\_F4R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F4R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F4R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F4R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F4R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F4R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F4R2\_FB26 ((uint32\_t)0x04000000)
   #define CAN\_F4R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN F4R2 FB28 ((uint32 t)0x10000000)
- #define CAN F4R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F4R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F4R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F5R2 FB0 ((uint32 t)0x00000001)
- #define CAN F5R2 FB1 ((uint32 t)0x00000002)
- #define CAN F5R2 FB2 ((uint32 t)0x00000004)
- #define CAN\_F5R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F5R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F5R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F5R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F5R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F5R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F5R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F5R2\_FB10 ((uint32\_t)0x00000400)

- #define CAN\_F5R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN F5R2 FB12 ((uint32 t)0x00001000)
- #define CAN\_F5R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN F5R2 FB14 ((uint32 t)0x00004000)
- #define CAN\_F5R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F5R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F5R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F5R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F5R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F5R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F5R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F5R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F5R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F5R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F5R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F5R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F5R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F5R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F5R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN F5R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F5R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F6R2 FB0 ((uint32 t)0x00000001)
- #define CAN F6R2 FB1 ((uint32 t)0x00000002)
- #define CAN\_F6R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN F6R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F6R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN F6R2 FB5 ((uint32 t)0x00000020)
- #define CAN F6R2 FB6 ((uint32 t)0x00000040)
- #define CAN F6R2 FB7 ((uint32 t)0x00000080)
- #define CAN\_F6R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN F6R2 FB9 ((uint32 t)0x00000200)
- #define CAN F6R2 FB10 ((uint32 t)0x00000400)
- #define CAN\_F6R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F6R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F6R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F6R2\_FB14 ((uint32\_t)0x00004000)
   #define CAN\_F6R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN F6R2 FB16 ((uint32 t)0x00010000)
- #define CAN\_F6R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN F6R2 FB18 ((uint32 t)0x00040000)
- #define CAN F6R2 FB19 ((uint32 t)0x00080000)
- #define CAN F6R2 FB20 ((uint32 t)0x00100000)
- #define CAN F6R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F6R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN F6R2 FB23 ((uint32 t)0x00800000)
- #define CAN F6R2 FB24 ((uint32 t)0x01000000)
- #define CAN F6R2 FB25 ((uint32 t)0x02000000)
- #define CAN F6R2 FB26 ((uint32 t)0x04000000)
- #define CAN\_F6R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F6R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F6R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F6R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F6R2 FB31 ((uint32 t)0x80000000)
- #define CAN\_F7R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN F7R2 FB1 ((uint32 t)0x00000002)

- #define CAN\_F7R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN F7R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F7R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN F7R2 FB5 ((uint32 t)0x00000020)
- #define CAN\_F7R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F7R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F7R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F7R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F7R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN F7R2 FB11 ((uint32 t)0x00000800)
- #define CAN\_F7R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN F7R2 FB13 ((uint32 t)0x00002000)
- #define CAN F7R2 FB14 ((uint32 t)0x00004000)
- #define CAN F7R2 FB15 ((uint32 t)0x00008000)
- #define CAN\_F7R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN F7R2 FB17 ((uint32 t)0x00020000)
- #define CAN F7R2 FB18 ((uint32 t)0x00040000)
- #define CAN F7R2 FB19 ((uint32 t)0x00080000)
- #define CAN F7R2 FB20 ((uint32 t)0x00100000)
- #define CAN F7R2 FB21 ((uint32 t)0x00200000)
- #define CAN\_F7R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN F7R2 FB23 ((uint32 t)0x00800000)
- #define OAN\_T 7112\_T B23 ((dint32\_t)0x00000000)
- #define CAN\_F7R2\_FB24 ((uint32\_t)0x01000000)
   #define CAN\_F7R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN F7R2 FB26 ((uint32 t)0x04000000)
- #define CAN\_F7R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN F7R2 FB28 ((uint32 t)0x10000000)
- #define CAN\_F7R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN F7R2 FB30 ((uint32 t)0x40000000)
- #define CAN\_F7R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F8R2 FB0 ((uint32 t)0x00000001)
- #define CAN F8R2 FB1 ((uint32 t)0x00000002)
- #define CAN\_F8R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F8R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F8R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F8R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F8R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F8R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F8R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN F8R2 FB9 ((uint32 t)0x00000200)
- #define CAN F8R2 FB10 ((uint32 t)0x00000400)
- #define CAN\_F8R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F8R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F8R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F8R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F8R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F8R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F8R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F8R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F8R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F8R2\_FB20 ((uint32\_t)0x00100000)
   #define CAN\_F8R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F8R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F8R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F8R2\_FB24 ((uint32\_t)0x01000000)

- #define CAN F8R2 FB25 ((uint32 t)0x02000000)
- #define CAN F8R2 FB26 ((uint32 t)0x04000000)
- #define CAN\_F8R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN F8R2 FB28 ((uint32 t)0x10000000)
- #define CAN\_F8R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F8R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F8R2 FB31 ((uint32 t)0x80000000)
- #define CAN\_F9R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F9R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN F9R2 FB2 ((uint32 t)0x00000004)
- #define CAN\_F9R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN F9R2 FB4 ((uint32 t)0x00000010)
- #define CAN\_F9R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F9R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F9R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN F9R2 FB8 ((uint32 t)0x00000100)
- #define CAN F9R2 FB9 ((uint32 t)0x00000200)
- #define CAN F9R2 FB10 ((uint32 t)0x00000400)
- #define CAN F9R2 FB11 ((uint32 t)0x00000800)
- #define CAN F9R2 FB12 ((uint32 t)0x00001000)
- \* #define OAN\_1 9N2\_1 D12 ((dint32\_t)0x00001000)
- #define CAN\_F9R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F9R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F9R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN\_F9R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F9R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F9R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN\_F9R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F9R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F9R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F9R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F9R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F9R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F9R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F9R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F9R2\_FB27 ((uint32\_t)0x08000000)
   #define CAN\_F9R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F9R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F9R2\_FB30 ((uint32\_t)0x20000000)
   #define CAN\_F9R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F9R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN F10R2 FB0 ((uint32 t)0x00000001)
- #define CAN F10R2 FB1 ((uint32 t)0x00000002)
- #define CAN\_F10R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN F10R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F10R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F10R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN F10R2 FB6 ((uint32 t)0x00000040)
- #define CAN\_F10R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F10R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F10R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F10R2\_FB10 ((uint32\_t)0x00000400)
   #define CAN\_F10R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN F10R2 FB12 ((uint32 t)0x00001000)
- #define CAN F10R2 FB13 ((uint32 t)0x00002000)
- #define CAN F10R2 FB14 ((uint32 t)0x00004000)
- #define CAN\_F10R2\_FB15 ((uint32\_t)0x00008000)

- #define CAN\_F10R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F10R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F10R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN F10R2 FB19 ((uint32 t)0x00080000)
- #define CAN F10R2 FB20 ((uint32 t)0x00100000)
- #define CAN\_F10R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN F10R2 FB22 ((uint32 t)0x00400000)
- #define CAN\_F10R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F10R2\_FB24 ((uint32\_t)0x01000000)
- "domino o/ m\_\_\_ rom\_\_ rom\_\_ ((dimes\_\_\_)) o/ or romano
- #define CAN\_F10R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F10R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F10R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F10R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN F10R2 FB29 ((uint32 t)0x20000000)
- #define CAN\_F10R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F10R2 FB31 ((uint32 t)0x80000000)
- #define CAN F11R2 FB0 ((uint32 t)0x00000001)
- #define CAN F11R2 FB1 ((uint32 t)0x00000002)
- #define CAN F11R2 FB2 ((uint32 t)0x00000004)
- #define CAN\_F11R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F11R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F11R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F11R2\_FB6 ((uint32\_t)0x00000040)
- #define CAN\_F11R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F11R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F11R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F11R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F11R2\_FB11 ((uint32\_t)0x00000800)
   #define CAN\_F11R2\_FB12 ((uint32\_t)0x00001000)
- \* #define OAN\_1 11112\_1 b12 ((dint32\_t)0x00001000)
- #define CAN\_F11R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F11R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F11R2\_FB15 ((uint32\_t)0x00008000)
   #define CAN\_F11R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN F11R2 FB17 ((uint32 t)0x00020000)
- #define CAN F11R2 FB18 ((uint32 t)0x00040000)
- #define CAN F11R2 FB19 ((uint32 t)0x00080000)
- #define CAN\_F11R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F11R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F11R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F11R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F11R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F11R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F11R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F11R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F11R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F11R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F11R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN\_F11R2\_FB31 ((uint32\_t)0x80000000)
- #define CAN\_F12R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN\_F12R2\_FB1 ((uint32\_t)0x00000002)
- #define CAN\_F12R2\_FB2 ((uint32\_t)0x00000004)
- #define CAN\_F12R2\_FB3 ((uint32\_t)0x00000008)
- #define CAN\_F12R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN\_F12R2\_FB5 ((uint32\_t)0x00000020)
- #define CAN\_F12R2\_FB6 ((uint32\_t)0x00000040)

- #define CAN F12R2 FB7 ((uint32 t)0x00000080)
- #define CAN F12R2 FB8 ((uint32 t)0x00000100)
- #define CAN\_F12R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F12R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F12R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F12R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN F12R2 FB13 ((uint32 t)0x00002000)
- #define CAN\_F12R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN\_F12R2\_FB15 ((uint32\_t)0x00008000)
- #define CAN F12R2 FB16 ((uint32 t)0x00010000)
- #define CAN F12R2 FB17 ((uint32 t)0x00020000)
- #define CAN F12R2 FB18 ((uint32 t)0x00040000)
- #define OAN\_1 12112\_1 D10 ((dinto2\_t)0x000+0000
- #define CAN\_F12R2\_FB19 ((uint32\_t)0x00080000)
- #define CAN\_F12R2\_FB20 ((uint32\_t)0x00100000)
- #define CAN\_F12R2\_FB21 ((uint32\_t)0x00200000)
   #define CAN\_F12R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN F12R2 FB23 ((uint32 t)0x00800000)
- #define CAN F12R2 FB24 ((uint32 t)0x01000000)
- #define CAN F12R2 FB25 ((uint32 t)0x02000000)
- \* #define CAN\_1 12112\_1 b25 ((dint32\_t)0x02000000)
- #define CAN\_F12R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F12R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F12R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F12R2\_FB29 ((uint32\_t)0x20000000)
- #define CAN\_F12R2\_FB30 ((uint32\_t)0x40000000)
- #define CAN F12R2 FB31 ((uint32 t)0x80000000)
- #define CAN\_F13R2\_FB0 ((uint32\_t)0x00000001)
- #define CAN F13R2 FB1 ((uint32 t)0x00000002)
- #define CAN F13R2 FB2 ((uint32 t)0x00000004)
- #define CAN F13R2 FB3 ((uint32 t)0x00000008)
- #define CAN\_F13R2\_FB4 ((uint32\_t)0x00000010)
- #define CAN F13R2 FB5 ((uint32 t)0x00000020)
- #define CAN F13R2 FB6 ((uint32 t)0x00000040)
- #define CAN\_F13R2\_FB7 ((uint32\_t)0x00000080)
- #define CAN\_F13R2\_FB8 ((uint32\_t)0x00000100)
- #define CAN\_F13R2\_FB9 ((uint32\_t)0x00000200)
- #define CAN\_F13R2\_FB10 ((uint32\_t)0x00000400)
- #define CAN\_F13R2\_FB11 ((uint32\_t)0x00000800)
- #define CAN\_F13R2\_FB12 ((uint32\_t)0x00001000)
- #define CAN\_F13R2\_FB13 ((uint32\_t)0x00002000)
- #define CAN\_F13R2\_FB14 ((uint32\_t)0x00004000)
- #define CAN F13R2 FB15 ((uint32 t)0x00008000)
- #define CAN\_F13R2\_FB16 ((uint32\_t)0x00010000)
- #define CAN\_F13R2\_FB17 ((uint32\_t)0x00020000)
- #define CAN\_F13R2\_FB18 ((uint32\_t)0x00040000)
- #define CAN F13R2 FB19 ((uint32 t)0x00080000)
- #define CAN F13R2 FB20 ((uint32 t)0x00100000)
- #define CAN\_F13R2\_FB21 ((uint32\_t)0x00200000)
- #define CAN\_F13R2\_FB22 ((uint32\_t)0x00400000)
- #define CAN\_F13R2\_FB23 ((uint32\_t)0x00800000)
- #define CAN\_F13R2\_FB24 ((uint32\_t)0x01000000)
- #define CAN\_F13R2\_FB25 ((uint32\_t)0x02000000)
- #define CAN\_F13R2\_FB26 ((uint32\_t)0x04000000)
- #define CAN\_F13R2\_FB27 ((uint32\_t)0x08000000)
- #define CAN\_F13R2\_FB28 ((uint32\_t)0x10000000)
   #define CAN\_F13R2\_FB28 ((uint32\_t)0x10000000)
- #define CAN\_F13R2\_FB29 ((uint32\_t)0x20000000)

- #define CAN F13R2 FB30 ((uint32 t)0x40000000)
- #define CAN F13R2 FB31 ((uint32 t)0x80000000)
- #define CRC\_DR\_DR ((uint32\_t)0xFFFFFFF)
- #define CRC IDR IDR ((uint8 t)0xFF)
- #define CRC\_CR\_RESET ((uint8\_t)0x01)
- #define CRYP CR ALGODIR ((uint32 t)0x00000004)
- #define CRYP\_CR\_ALGOMODE ((uint32\_t)0x00000038)
- #define CRYP\_CR\_ALGOMODE\_0 ((uint32\_t)0x00000008)
- #define CRYP\_CR\_ALGOMODE\_1 ((uint32\_t)0x00000010)
- #define CRYP CR ALGOMODE 2 ((uint32 t)0x00000020)
- #define CRYP CR ALGOMODE TDES ECB ((uint32 t)0x00000000)
- #define CRYP\_CR\_ALGOMODE\_TDES\_CBC ((uint32\_t)0x00000008)
- #define CRYP\_CR\_ALGOMODE\_DES\_ECB ((uint32\_t)0x00000010)
- #define CRYP\_CR\_ALGOMODE\_DES\_CBC ((uint32\_t)0x00000018)
- #define OTTT\_OT\_ALGONIODE\_DEG\_ODO ((dinto2\_t)0x00000010)
- #define CRYP\_CR\_ALGOMODE\_AES\_ECB ((uint32\_t)0x00000020)
- #define CRYP\_CR\_ALGOMODE\_AES\_CBC ((uint32\_t)0x00000028)
- #define CRYP\_CR\_ALGOMODE\_AES\_CTR ((uint32\_t)0x00000030)
- #define CRYP CR ALGOMODE AES KEY ((uint32 t)0x00000038)
- #define CRYP\_CR\_DATATYPE ((uint32\_t)0x000000C0)
- #define CRYP CR DATATYPE 0 ((uint32 t)0x00000040)
- #define CRYP\_CR\_DATATYPE\_1 ((uint32\_t)0x00000080)
- #define CRYP CR KEYSIZE ((uint32 t)0x00000300)
- #define CRYP CR KEYSIZE 0 ((uint32 t)0x00000100)
- #define CRYP\_CR\_KEYSIZE\_1 ((uint32\_t)0x00000200)
- #define CRYP\_CR\_FFLUSH ((uint32\_t)0x00004000)
- #define CRYP\_CR\_CRYPEN ((uint32\_t)0x00008000)
- #define CRYP SR IFEM ((uint32 t)0x00000001)
- #define CRYP\_SR\_IFNF ((uint32\_t)0x00000002)
- #define CRYP\_SR\_OFNE ((uint32\_t)0x00000004)
- #define CRYP\_SR\_OFFU ((uint32\_t)0x00000008)
- #define CRYP\_SR\_BUSY ((uint32\_t)0x00000010)
- #define CRYP\_DMACR\_DIEN ((uint32\_t)0x00000001)
- #define CRYP\_DMACR\_DOEN ((uint32\_t)0x00000002)
- #define CRYP\_IMSCR\_INIM ((uint32\_t)0x00000001)
- #define CRYP\_IMSCR\_OUTIM ((uint32\_t)0x00000002)
- #define CRYP\_RISR\_OUTRIS ((uint32\_t)0x00000001)
- #define CRYP\_RISR\_INRIS ((uint32\_t)0x00000002)
- #define CRYP\_MISR\_INMIS ((uint32\_t)0x00000001)
- #define CRYP\_MISR\_OUTMIS ((uint32\_t)0x00000002)
- #define DAC CR EN1 ((uint32 t)0x00000001)
- #define DAC CR BOFF1 ((uint32 t)0x00000002)
- #define DAC\_CR\_TEN1 ((uint32\_t)0x00000004)
- #define DAC\_CR\_TSEL1 ((uint32\_t)0x00000038)
- #define DAC\_CR\_TSEL1\_0 ((uint32\_t)0x00000008)
- #define DAC\_CR\_TSEL1\_1 ((uint32\_t)0x00000010)
- #define DAC CR TSEL1 2 ((uint32 t)0x00000020)
- #define DAC CR WAVE1 ((uint32 t)0x000000C0)
- #define DAC\_CR\_WAVE1\_0 ((uint32\_t)0x00000040)
- #define DAC\_CR\_WAVE1\_1 ((uint32\_t)0x00000080)
- #define DAC\_CR\_MAMP1 ((uint32\_t)0x00000F00)
- #define DAC CR MAMP1 0 ((uint32 t)0x00000100)
- #define DAC\_CR\_MAMP1\_1 ((uint32\_t)0x00000200)
- #define DAC\_CR\_MAMP1\_2 ((uint32\_t)0x00000400)
- #define DAC\_CR\_MAMP1\_3 ((uint32\_t)0x00000800)
- #define DAC\_CR\_DMAEN1 ((uint32\_t)0x00001000)

- #define DAC CR EN2 ((uint32 t)0x00010000)
- #define DAC\_CR\_BOFF2 ((uint32\_t)0x00020000)
- #define DAC\_CR\_TEN2 ((uint32\_t)0x00040000)
- #define DAC\_CR\_TSEL2 ((uint32\_t)0x00380000)
- #define DAC\_CR\_TSEL2\_0 ((uint32\_t)0x00080000)
- #define DAC\_CR\_TSEL2\_1 ((uint32\_t)0x00100000)
- #define DAC CR TSEL2 2 ((uint32 t)0x00200000)
- #define DAC\_CR\_WAVE2 ((uint32\_t)0x00C00000)
- #define DAC CR WAVE2 0 ((uint32 t)0x00400000)
- #define DAC CR WAVE2 1 ((uint32 t)0x00800000)
- #define DAC\_CR\_MAMP2 ((uint32\_t)0x0F000000)
- #define DAC\_CR\_MAMP2\_0 ((uint32\_t)0x01000000)
- #define DAC\_CR\_MAMP2\_1 ((uint32\_t)0x02000000)
- #define DAC\_CR\_MAMP2\_2 ((uint32\_t)0x04000000)
- #define DAC\_CR\_MAMP2\_3 ((uint32\_t)0x08000000)
- #define DAC\_CR\_DMAEN2 ((uint32\_t)0x10000000)
- #define DAC\_SWTRIGR\_SWTRIG1 ((uint8\_t)0x01)
- #define DAC SWTRIGR SWTRIG2 ((uint8 t)0x02)
- #define DAC\_DHR12R1\_DACC1DHR ((uint16\_t)0x0FFF)
- #define DAC\_DHR12L1\_DACC1DHR ((uint16\_t)0xFFF0)
- #define DAC\_DHR8R1\_DACC1DHR ((uint8\_t)0xFF)
- #define DAC\_DHR12R2\_DACC2DHR ((uint16\_t)0x0FFF)
- #define DAC\_DHR12L2\_DACC2DHR ((uint16\_t)0xFFF0)
- #define DAC DHR8R2 DACC2DHR ((uint8 t)0xFF)
- #define DAC DHR12RD DACC1DHR ((uint32 t)0x00000FFF)
- #define DAC\_DHR12RD\_DACC2DHR ((uint32\_t)0x0FFF0000)
- #define DAC\_DHR12LD\_DACC1DHR ((uint32\_t)0x0000FFF0)
- #define DAC DHR12LD DACC2DHR ((uint32 t)0xFFF00000)
- #define DAC\_DHR8RD\_DACC1DHR ((uint16\_t)0x00FF)
- #define DAC\_DHR8RD\_DACC2DHR ((uint16\_t)0xFF00)
- #define DAC\_DOR1\_DACC1DOR ((uint16\_t)0x0FFF)
- #define DAC\_DOR2\_DACC2DOR ((uint16\_t)0x0FFF)
- #define DAC\_SR\_DMAUDR1 ((uint32\_t)0x00002000)
- #define DAC\_SR\_DMAUDR2 ((uint32\_t)0x20000000)
   #define DCMI\_CR\_CAPTURE ((uint32\_t)0x00000001)
- #define **DCMI CR CM** ((uint32 t)0x00000002)
- #define **DCMI CR CROP** ((uint32 t)0x00000004)
- #define DCMI CR JPEG ((uint32 t)0x00000008)
- #define DCMI CR ESS ((uint32 t)0x00000010)
- #define DCMI CR PCKPOL ((uint32 t)0x00000020)
- #define DCMI CR HSPOL ((uint32 t)0x00000040)
- #define DCMI CR VSPOL ((uint32 t)0x00000080)
- #define DCMI\_CR\_FCRC\_0 ((uint32\_t)0x00000100)
- #define DCMI\_CR\_FCRC\_1 ((uint32\_t)0x00000200)
- #define DCMI CR EDM 0 ((uint32 t)0x00000400)
- #define DCMI CR EDM 1 ((uint32 t)0x00000800)
- #define DCMI CR CRE ((uint32 t)0x00001000)
- #define DCMI CR ENABLE ((uint32 t)0x00004000)
- #define DCMI SR HSYNC ((uint32 t)0x00000001)
- #define DCMI\_SR\_VSYNC ((uint32\_t)0x00000002)
- #define DCMI SR FNE ((uint32 t)0x00000004)
- #define DCMI\_RISR\_FRAME\_RIS ((uint32\_t)0x00000001)
- #define **DCMI\_RISR\_OVF\_RIS** ((uint32\_t)0x00000002)
- #define DCMI RISR ERR RIS ((uint32 t)0x00000004)
- #define DCMI RISR VSYNC RIS ((uint32 t)0x00000008)

- #define DCMI RISR LINE RIS ((uint32 t)0x00000010)
- #define DCMI IER FRAME IE ((uint32 t)0x0000001)
- #define DCMI\_IER\_OVF\_IE ((uint32\_t)0x00000002)
- #define DCMI\_IER\_ERR\_IE ((uint32\_t)0x00000004)
- #define DCMI IER VSYNC IE ((uint32 t)0x00000008)
- #define DCMI\_IER\_LINE\_IE ((uint32\_t)0x00000010)
- #define DCMI\_MISR\_FRAME\_MIS ((uint32\_t)0x00000001)
- #define DCMI\_MISR\_OVF\_MIS ((uint32\_t)0x00000002)
- #define DCMI MISR ERR MIS ((uint32 t)0x00000004)
- #define DCMI MISR VSYNC MIS ((uint32 t)0x00000008)
- #define DCMI\_MISR\_LINE\_MIS ((uint32\_t)0x00000010)
- #define DCMI\_ICR\_FRAME\_ISC ((uint32\_t)0x00000001)
- #define DCMI\_ICR\_OVF\_ISC ((uint32\_t)0x00000002)
- #define DCMI\_ICR\_ERR\_ISC ((uint32\_t)0x00000004)
- #define **DCMI\_ICH\_ERH\_ISC** ((diff(32\_t)0x0000004)
- #define DCMI\_ICR\_VSYNC\_ISC ((uint32\_t)0x00000008)
- #define DCMI\_ICR\_LINE\_ISC ((uint32\_t)0x00000010)
- #define DMA\_SxCR\_CHSEL ((uint32\_t)0x0E000000)
- #define DMA\_SxCR\_CHSEL\_0 ((uint32\_t)0x02000000)
- #define DMA\_SxCR\_CHSEL\_1 ((uint32\_t)0x04000000)
- #define DMA SxCR CHSEL 2 ((uint32 t)0x08000000)
- #define DMA\_SxCR\_MBURST ((uint32\_t)0x01800000)
- #define DMA SxCR MBURST 0 ((uint32 t)0x00800000)
- #define DMA SxCR MBURST 1 ((uint32 t)0x01000000)
- #define DMA SxCR PBURST ((uint32 t)0x00600000)
- #define DMA SxCR PBURST 0 ((uint32 t)0x00200000)
- #define DMA\_SxCR\_PBURST\_1 ((uint32\_t)0x00400000)
- #define DMA SxCR ACK ((uint32 t)0x00100000)
- #define DMA\_SxCR\_CT ((uint32\_t)0x00080000)
- #define DMA\_SxCR\_DBM ((uint32\_t)0x00040000)
- #define DMA\_SxCR\_PL ((uint32\_t)0x00030000)
- #define DMA\_SxCR\_PL\_0 ((uint32\_t)0x00010000)
- #define DMA\_SxCR\_PL\_1 ((uint32 t)0x00020000)
- #define DMA\_SxCR\_PINCOS ((uint32\_t)0x00008000)
- #define DMA\_SxCR\_MSIZE ((uint32\_t)0x00006000)
- #define DMA\_SxCR\_MSIZE\_0 ((uint32\_t)0x00002000)
- #define DMA\_SxCR\_MSIZE\_1 ((uint32\_t)0x00004000)
- #define DMA\_SxCR\_PSIZE ((uint32\_t)0x00001800)
- #define DMA SxCR PSIZE 0 ((uint32 t)0x00000800)
- #define DMA SxCR PSIZE 1 ((uint32 t)0x00001000)
- #define DMA SxCR MINC ((uint32 t)0x00000400)
- #define DMA SxCR PINC ((uint32 t)0x00000200)
- #define DMA SxCR CIRC ((uint32 t)0x00000100)
- #define DMA\_SxCR\_DIR ((uint32\_t)0x000000C0)
- #define DMA\_SxCR\_DIR\_0 ((uint32\_t)0x00000040)
- #define DMA SxCR DIR 1 ((uint32 t)0x00000080)
- #define DMA SxCR PFCTRL ((uint32 t)0x00000020)
- #define DMA SxCR TCIE ((uint32 t)0x00000010)
- #define DMA\_SxCR\_HTIE ((uint32\_t)0x00000008)
- #define DMA\_SxCR\_TEIE ((uint32\_t)0x00000004)
- #define DMA\_SxCR\_DMEIE ((uint32\_t)0x00000002)
- #define DMA\_SxCR\_EN ((uint32\_t)0x00000001)
- #define DMA\_SxNDT\_0 ((uint32\_t)0x00000001)
- #define DMA\_SxNDT\_1 ((uint32\_t)0x00000002)
- #define DMA\_SxNDT\_2 ((uint32\_t)0x00000004)

- #define DMA SxNDT 3 ((uint32 t)0x00000008)
- #define DMA\_SxNDT\_4 ((uint32\_t)0x00000010)
- #define DMA\_SxNDT\_5 ((uint32\_t)0x00000020)
- #define DMA\_SxNDT\_6 ((uint32\_t)0x00000040)
- #define DMA\_SxNDT\_7 ((uint32\_t)0x00000080)
- #define DMA\_SxNDT\_8 ((uint32\_t)0x00000100)
- #define DMA SxNDT 9 ((uint32 t)0x00000200)
- #define DMA\_SxNDT\_10 ((uint32\_t)0x00000400)
- #define DMA\_SxNDT\_11 ((uint32\_t)0x00000800)
- #define DMA SxNDT 12 ((uint32 t)0x00001000)
- #define DMA\_SxNDT\_13 ((uint32\_t)0x00002000)
- #define DMA SxNDT\_14 ((uint32 t)0x00004000)
- #define DMA\_SxNDT\_15 ((uint32 t)0x00008000)
- #define DMA\_SxFCR\_FEIE ((uint32\_t)0x00000080)
- #define DMA\_SxFCR\_FS ((uint32\_t)0x00000038)
- #define DMA SxFCR FS 0 ((uint32 t)0x00000008)
- #define DMA SxFCR FS 1 ((uint32 t)0x00000010)
- #define DMA SxFCR FS 2 ((uint32 t)0x00000020)
- #define DMA SxFCR DMDIS ((uint32 t)0x00000004)
- #define **DMA SxFCR FTH** ((uint32 t)0x00000003)
- #define DMA\_SxFCR\_FTH\_0 ((uint32\_t)0x00000001)
- #define DMA SxFCR FTH 1 ((uint32 t)0x00000002)
- #define DMA LISR TCIF3 ((uint32 t)0x08000000)
- #define DMA\_LISR\_HTIF3 ((uint32 t)0x04000000)
- #define DMA LISR TEIF3 ((uint32 t)0x02000000)
- #define DMA\_LISR\_DMEIF3 ((uint32\_t)0x01000000)
- #define **DMA LISR FEIF3** ((uint32 t)0x00400000)
- #define DMA LISR TCIF2 ((uint32 t)0x00200000)
- #define DMA LISR HTIF2 ((uint32 t)0x00100000)
- #define DMA LISR TEIF2 ((uint32 t)0x00080000)
- #define **DMA LISR DMEIF2** ((uint32 t)0x00040000)
- #define **DMA LISR FEIF2** ((uint32 t)0x00010000)
- #define DMA\_LISR\_TCIF1 ((uint32\_t)0x00000800)
- #define DMA LISR HTIF1 ((uint32 t)0x00000400)
- #define DMA\_LISR\_TEIF1 ((uint32\_t)0x00000200)
- #define DMA LISR DMEIF1 ((uint32 t)0x00000100)
- #define DMA\_LISR\_FEIF1 ((uint32\_t)0x00000040)
- #define DMA\_LISR\_TCIF0 ((uint32\_t)0x00000020)
- #define DMA\_LISR\_HTIF0 ((uint32\_t)0x00000010)
- #define DMA LISR TEIF0 ((uint32 t)0x00000008)
- #define DMA LISR DMEIF0 ((uint32 t)0x00000004)
- #define DMA\_LISR\_FEIF0 ((uint32\_t)0x00000001)
- #define DMA\_HISR\_TCIF7 ((uint32\_t)0x08000000)
- #define DMA\_HISR\_HTIF7 ((uint32\_t)0x04000000)
- #define DMA HISR TEIF7 ((uint32 t)0x02000000)
- #define DMA HISR DMEIF7 ((uint32 t)0x01000000)
- #define DMA\_HISR\_FEIF7 ((uint32\_t)0x00400000)
- #define DMA\_HISR\_TCIF6 ((uint32\_t)0x00200000)
- #define DMA HISR HTIF6 ((uint32 t)0x00100000)
- #define DMA\_HISR\_TEIF6 ((uint32\_t)0x00080000)
- #define DMA\_HISR\_DMEIF6 ((uint32\_t)0x00040000)
- #define DMA HISR FEIF6 ((uint32 t)0x00010000)
- #define DMA\_HISR\_TCIF5 ((uint32\_t)0x00000800)
- #define DMA HISR HTIF5 ((uint32 t)0x00000400)
- #define DMA\_HISR\_TEIF5 ((uint32 t)0x00000200)

- #define DMA\_HISR\_DMEIF5 ((uint32\_t)0x00000100)
- #define DMA HISR FEIF5 ((uint32 t)0x00000040)
- #define DMA\_HISR\_TCIF4 ((uint32\_t)0x00000020)
- #define DMA\_HISR\_HTIF4 ((uint32\_t)0x00000010)
- #define DMA\_HISR\_TEIF4 ((uint32\_t)0x00000008)
- #define DMA\_HISR\_DMEIF4 ((uint32\_t)0x00000004)
- #define DMA HISR FEIF4 ((uint32 t)0x00000001)
- #define DMA\_LIFCR\_CTCIF3 ((uint32\_t)0x08000000)
- #define DMA\_LIFCR\_CHTIF3 ((uint32\_t)0x04000000)
- #define DMA\_LIFCR\_CTEIF3 ((uint32\_t)0x02000000)
- #define DMA\_LIFCR\_CDMEIF3 ((uint32\_t)0x01000000)
- #define DMA\_LIFCR\_CFEIF3 ((uint32\_t)0x00400000)
- #define DMA\_LIFCR\_CTCIF2 ((uint32\_t)0x00200000)
- #define DMA LIFCR CHTIF2 ((uint32 t)0x00100000)
- #define DMA\_LIFCR\_CTEIF2 ((uint32\_t)0x00080000)
- #define DMA LIFCR CDMEIF2 ((uint32 t)0x00040000)
- #define DMA LIFCR CFEIF2 ((uint32 t)0x00010000)
- #define DMA LIFCR CTCIF1 ((uint32 t)0x00000800)
- #define DMA\_LIFCR\_CHTIF1 ((uint32\_t)0x00000400)
- #define DMA LIFCR CTEIF1 ((uint32 t)0x00000200)
- #define DMA\_LIFCR\_CDMEIF1 ((uint32\_t)0x00000100)
- #define DMA\_LIFCR\_CFEIF1 ((uint32\_t)0x00000040)
- #define DMA\_LIFCR\_CTCIF0 ((uint32\_t)0x00000020)
- #define DMA\_LIFCR\_CHTIF0 ((uint32\_t)0x00000010)
- #define DMA\_LIFCR\_CTEIF0 ((uint32\_t)0x00000008)
- #define DMA\_LIFCR\_CDMEIF0 ((uint32\_t)0x00000004)
- #define DMA LIFCR CFEIF0 ((uint32 t)0x00000001)
- #define DMA\_HIFCR\_CTCIF7 ((uint32\_t)0x08000000)
- #define DMA\_HIFCR\_CHTIF7 ((uint32\_t)0x04000000)
- #define DMA\_HIFCR\_CTEIF7 ((uint32\_t)0x02000000)
- #define DMA\_HIFCR\_CDMEIF7 ((uint32\_t)0x01000000)
- #define DMA\_HIFCR\_CFEIF7 ((uint32\_t)0x00400000)
- #define DMA\_HIFCR\_CTCIF6 ((uint32\_t)0x00200000)
- #define DMA\_HIFCR\_CHTIF6 ((uint32\_t)0x00100000)
- #define DMA\_HIFCR\_CTEIF6 ((uint32\_t)0x00080000)
- #define DMA\_HIFCR\_CDMEIF6 ((uint32\_t)0x00040000)
- #define DMA\_HIFCR\_CFEIF6 ((uint32\_t)0x00010000)
- #define DMA\_HIFCR\_CTCIF5 ((uint32\_t)0x00000800)
- #define DMA\_HIFCR\_CHTIF5 ((uint32\_t)0x00000400)
- #define DMA\_HIFCR\_CTEIF5 ((uint32\_t)0x00000200)
- #define DMA HIFCR CDMEIF5 ((uint32 t)0x00000100)
- #define DMA\_HIFCR\_CFEIF5 ((uint32\_t)0x00000040)
- #define DMA\_HIFCR\_CTCIF4 ((uint32\_t)0x00000020)
- #define DMA\_HIFCR\_CHTIF4 ((uint32\_t)0x00000010)
- #define DMA HIFCR CTEIF4 ((uint32 t)0x00000008)
- #define DMA HIFCR CDMEIF4 ((uint32 t)0x00000004)
- #define DMA HIFCR CFEIF4 ((uint32 t)0x00000001)
- #define EXTL IMR MR0 ((uint32 t)0x00000001)
- #define EXTI\_IMR\_MR1 ((uint32\_t)0x00000002)
- #define EXTI\_IMR\_MR2 ((uint32\_t)0x00000004)
- #define EXTI\_IMR\_MR3 ((uint32\_t)0x00000008)
- #define EXTI\_IMR\_MR4 ((uint32\_t)0x00000010)
- #define EXTI\_IMR\_MR5 ((uint32\_t)0x00000020)
- #define EXTI IMR MR6 ((uint32 t)0x00000040)
- #define EXTI\_IMR\_MR7 ((uint32\_t)0x00000080)

- #define EXTI\_IMR\_MR8 ((uint32\_t)0x00000100)
- #define EXTI\_IMR\_MR9 ((uint32\_t)0x00000200)
- #define EXTI\_IMR\_MR10 ((uint32\_t)0x00000400)
- #define EXTI\_IMR\_MR11 ((uint32\_t)0x00000800)
- #define EXTI\_IMR\_MR12 ((uint32\_t)0x00001000)
- #define EXTI\_IMR\_MR13 ((uint32\_t)0x00002000)
- #define EXTI\_IMR\_MR14 ((uint32\_t)0x00004000)
- #define EXTI\_IMR\_MR15 ((uint32\_t)0x00008000)
- #define EXTI\_IMR\_MR16 ((uint32\_t)0x00010000)
- #define EXTL IMR MR17 ((uint32 t)0x00020000)
- #define EXTI IMR MR18 ((uint32 t)0x00040000)
- #define EXTI IMR MR19 ((uint32 t)0x00080000)
- #define EXTI\_EMR\_MR0 ((uint32\_t)0x00000001)
- #define EXTL EMR MR1 ((uint32 t)0x00000002)
- #define EXTI\_EMR\_MR2 ((uint32\_t)0x00000004)
- #define EXTL EMR MR3 ((uint32 t)0x00000008)
- #define EXTI EMR MR4 ((uint32 t)0x00000010)
- #define EXTLEMR MR5 ((uint32 t)0x00000020)
- #define EXTL EMR MR6 ((uint32 t)0x00000040)
- #define EXTI\_EMR\_MR7 ((uint32\_t)0x00000080)
- #define EXTI\_EMR\_MR8 ((uint32\_t)0x00000100)
- #define EXTL EMR MR9 ((uint32 t)0x00000200)
- #define EXTL EMR MR10 ((uint32 t)0x00000400)
- #define EXTL EMR MR11 ((uint32 t)0x00000800)
- #define EXTL EMR MR12 ((uint32 t)0x00001000)
- #define EXTI\_EMR\_MR13 ((uint32\_t)0x00002000)
- #define EXTL EMR MR14 ((uint32 t)0x00004000)
- #define EXTL EMR MR15 ((uint32 t)0x00008000)
- #define EXTL EMR MR16 ((uint32 t)0x00010000)
- #define EXTI\_EMR\_MR17 ((uint32\_t)0x00020000)
- #define EXTI\_EMR\_MR18 ((uint32\_t)0x00040000)
- #define EXTI\_EMR\_MR19 ((uint32\_t)0x00080000)
- #define EXTI\_RTSR\_TR0 ((uint32\_t)0x00000001)
- #define EXTI\_RTSR\_TR1 ((uint32\_t)0x00000002)
- #define EXTI\_RTSR\_TR2 ((uint32\_t)0x00000004)
- #define EXTI\_RTSR\_TR3 ((uint32\_t)0x00000008)
   #define EXTI\_RTSR\_TR4 ((uint32\_t)0x00000010)
- #define EXTI\_RTSR\_TR4 ((uint32\_t)0x000000000)
   #define EXTI\_RTSR\_TR5 ((uint32\_t)0x000000020)
- #define EXTI\_RTSR\_TR6 ((uint32\_t)0x00000040)
- #define EXTI\_RTSR\_TR7 ((uint32\_t)0x00000040)
- #define EXTI\_RTSR\_TR8 ((uint32\_t)0x00000100)
- #define EXTI\_RTSR\_TR9 ((uint32\_t)0x00000200)
- #define EXTL RTSR TR10 ((uint32 t)0x00000400)
- #define EXTI\_RTSR\_TR11 ((uint32\_t)0x00000800)
- #define EXTI\_RTSR\_TR12 ((uint32\_t)0x00001000)
- #define EXTL RTSR TR13 ((uint32 t)0x00002000)
- #define EXTI\_RTSR\_TR14 ((uint32\_t)0x00004000)
- #define EXTI\_RTSR\_TR15 ((uint32\_t)0x00008000)
- #define EXTL RTSR TR16 ((uint32 t)0x00010000)
- #define EXTI\_RTSR\_TR17 ((uint32\_t)0x00020000)
- #define EXTI\_RTSR\_TR18 ((uint32\_t)0x00040000)
- #define EXTI\_RTSR\_TR19 ((uint32\_t)0x00080000)
- #define EXTL FTSR TR0 ((uint32 t)0x00000001)
- #define EXTL FTSR TR1 ((uint32 t)0x00000002)
- #define EXTI\_FTSR\_TR2 ((uint32\_t)0x00000004)

 #define EXTL FTSR TR3 ((uint32 t)0x00000008) #define EXTI\_FTSR\_TR4 ((uint32\_t)0x00000010) #define EXTI\_FTSR\_TR5 ((uint32\_t)0x00000020) #define EXTL FTSR TR6 ((uint32 t)0x00000040) #define EXTL FTSR TR7 ((uint32 t)0x00000080) #define EXTL FTSR TR8 ((uint32 t)0x00000100) #define EXTL FTSR TR9 ((uint32 t)0x00000200) #define EXTI\_FTSR\_TR10 ((uint32\_t)0x00000400) #define EXTL FTSR TR11 ((uint32 t)0x00000800) #define EXTL FTSR TR12 ((uint32 t)0x00001000) #define EXTL FTSR TR13 ((uint32 t)0x00002000) #define EXTL FTSR TR14 ((uint32 t)0x00004000) #define EXTL FTSR TR15 ((uint32 t)0x00008000) #define EXTL FTSR TR16 ((uint32 t)0x00010000) #define EXTI\_FTSR\_TR17 ((uint32\_t)0x00020000) #define EXTL FTSR TR18 ((uint32 t)0x00040000) #define EXTL FTSR TR19 ((uint32 t)0x00080000) #define EXTI\_SWIER\_SWIER0 ((uint32\_t)0x00000001) #define EXTI SWIER SWIER1 ((uint32 t)0x00000002) #define EXTI\_SWIER\_SWIER2 ((uint32\_t)0x00000004) #define EXTI\_SWIER\_SWIER3 ((uint32\_t)0x00000008) #define EXTI SWIER SWIER4 ((uint32 t)0x00000010) #define EXTI SWIER SWIER5 ((uint32 t)0x00000020) #define EXTI SWIER SWIER6 ((uint32 t)0x00000040) #define EXTI\_SWIER\_SWIER7 ((uint32\_t)0x00000080) #define EXTI\_SWIER\_SWIER8 ((uint32\_t)0x00000100) #define EXTI SWIER SWIER9 ((uint32 t)0x00000200) #define EXTL SWIER SWIER10 ((uint32 t)0x00000400) #define EXTL SWIER SWIER11 ((uint32 t)0x00000800) #define EXTL SWIER SWIER12 ((uint32 t)0x00001000) #define EXTI SWIER SWIER13 ((uint32 t)0x00002000) #define EXTL SWIER SWIER14 ((uint32 t)0x00004000) #define EXTI\_SWIER\_SWIER15 ((uint32\_t)0x00008000) #define EXTL SWIER SWIER16 ((uint32 t)0x00010000) #define EXTI SWIER SWIER17 ((uint32 t)0x00020000) #define EXTL SWIER SWIER18 ((uint32 t)0x00040000) #define EXTL SWIER SWIER19 ((uint32 t)0x00080000) #define EXTI PR PR0 ((uint32 t)0x00000001) #define EXTI PR PR1 ((uint32 t)0x00000002) #define EXTI\_PR\_PR2 ((uint32\_t)0x00000004) #define EXTI\_PR\_PR3 ((uint32\_t)0x00000008) #define EXTI\_PR\_PR4 ((uint32\_t)0x00000010) #define EXTI\_PR\_PR5 ((uint32\_t)0x00000020) #define EXTI\_PR\_PR6 ((uint32\_t)0x00000040) #define EXTL PR PR7 ((uint32 t)0x00000080) #define EXTI\_PR\_PR8 ((uint32\_t)0x00000100) #define EXTI PR PR9 ((uint32 t)0x00000200) #define EXTI\_PR\_PR10 ((uint32\_t)0x00000400) #define EXTI\_PR\_PR11 ((uint32\_t)0x00000800) #define EXTI\_PR\_PR12 ((uint32\_t)0x00001000) #define EXTI PR PR13 ((uint32 t)0x00002000) #define EXTL PR PR14 ((uint32 t)0x00004000) #define EXTI PR PR15 ((uint32 t)0x00008000) #define EXTI\_PR\_PR16 ((uint32\_t)0x00010000)

#define EXTI\_PR\_PR17 ((uint32\_t)0x00020000)

- #define EXTI\_PR\_PR18 ((uint32\_t)0x00040000)
- #define EXTI\_PR\_PR19 ((uint32\_t)0x00080000)
- #define FLASH ACR LATENCY ((uint32 t)0x00000007)
- #define FLASH ACR LATENCY OWS ((uint32 t)0x00000000)
- #define FLASH\_ACR\_LATENCY\_1WS ((uint32\_t)0x00000001)
- #define FLASH ACR LATENCY 2WS ((uint32 t)0x00000002)
- #define FLASH ACR LATENCY 3WS ((uint32 t)0x00000003)
- #define FLASH\_ACR\_LATENCY\_4WS ((uint32\_t)0x00000004)
- #define FLASH\_ACR\_LATENCY\_5WS ((uint32\_t)0x00000005)
- #define FLASH ACR LATENCY 6WS ((uint32 t)0x00000006)
- #define FLASH ACR LATENCY 7WS ((uint32 t)0x00000007)
- #define FLASH\_ACR\_PRFTEN ((uint32\_t)0x00000100)
- #define FLASH\_ACR\_ICEN ((uint32\_t)0x00000200)
- #define FLASH\_ACR\_DCEN ((uint32\_t)0x00000400)
- #define FLASH\_ACR\_ICRST ((uint32\_t)0x00000800)
- #define FLASH ACR DCRST ((uint32 t)0x00001000)
- #define FLASH\_ACR\_BYTE0\_ADDRESS ((uint32\_t)0x40023C00)
- #define FLASH ACR BYTE2 ADDRESS ((uint32 t)0x40023C03)
- #define FLASH SR EOP ((uint32 t)0x00000001)
- #define FLASH SR SOP ((uint32 t)0x00000002)
- #define FLASH SR WRPERR ((uint32 t)0x00000010)
- #define FLASH SR PGAERR ((uint32 t)0x00000020)
- #define FLASH SR PGPERR ((uint32 t)0x00000040)
- #define FLASH SR PGSERR ((uint32 t)0x00000080)
- #define FLASH SR BSY ((uint32 t)0x00010000)
- #define FLASH\_CR\_PG ((uint32\_t)0x00000001)
- #define FLASH CR SER ((uint32 t)0x00000002)
- #define FLASH\_CR\_MER ((uint32\_t)0x00000004)
- #define FLASH\_CR\_SNB\_0 ((uint32\_t)0x00000008)
- #define FLASH\_CR\_SNB\_1 ((uint32\_t)0x00000010)
- #define FLASH\_CR\_SNB\_2 ((uint32\_t)0x00000020)
- #define FLASH\_CR\_SNB\_3 ((uint32\_t)0x00000040)
- #define FLASH\_CR\_PSIZE\_0 ((uint32\_t)0x00000100)
   #define FLASH\_CR\_PSIZE\_1 ((uint32\_t)0x00000200)
- #define FLASH CR STRT ((uint32 t)0x00010000)
- #define FLASH CR EOPIE ((uint32 t)0x01000000)
- #define FLASH\_Ch\_EOFIE ((diff(52\_t)0x01000000)
- #define FLASH\_CR\_LOCK ((uint32\_t)0x80000000)
- #define FLASH\_OPTCR\_OPTLOCK ((uint32\_t)0x00000001)
- #define FLASH\_OPTCR\_OPTSTRT ((uint32\_t)0x00000002)
- #define FLASH\_OPTCR\_BOR\_LEV\_0 ((uint32\_t)0x00000004)
- #define FLASH\_OPTCR\_BOR\_LEV\_1 ((uint32\_t)0x00000008)
   #define FLASH\_OPTCR\_BOR\_LEV ((uint32\_t)0x0000000C)
- #define FLASH OPTCR WDG SW ((uint32 t)0x00000020)
- #define FLASH\_OPTCR\_nRST\_STOP ((uint32\_t)0x00000040)
- #define FLASH\_OPTCR\_nRST\_STDBY ((uint32\_t)0x00000080)
- #define FLASH OPTCR RDP 0 ((uint32 t)0x00000100)
- #define FLASH OPTCR RDP 1 ((uint32 t)0x00000200)
- #define FLASH OPTCR RDP 2 ((uint32 t)0x00000400)
- #define FLASH\_OPTCR\_RDP\_3 ((uint32\_t)0x00000800)
- #define FLASH\_OPTCR\_RDP\_4 ((uint32\_t)0x00001000)
- #define FLASH\_OPTCR\_RDP\_5 ((uint32\_t)0x00002000)
- #define FLASH\_OPTCR\_RDP\_6 ((uint32\_t)0x00004000)
- #define FLASH\_OPTCR\_RDP\_7 ((uint32\_t)0x00008000)
- #define FLASH OPTCR nWRP 0 ((uint32 t)0x00010000)
- #define FLASH\_OPTCR\_nWRP\_1 ((uint32\_t)0x00020000)

- #define FLASH\_OPTCR\_nWRP\_2 ((uint32\_t)0x00040000)
- #define FLASH\_OPTCR\_nWRP\_3 ((uint32\_t)0x00080000)
- #define FLASH\_OPTCR\_nWRP\_4 ((uint32\_t)0x00100000)
- #define FLASH OPTCR nWRP 5 ((uint32 t)0x00200000)
- #define FLASH\_OPTCR\_nWRP\_6 ((uint32\_t)0x00400000)
- #define FLASH\_OPTCR\_nWRP\_7 ((uint32\_t)0x00800000)
- #define FLASH\_OPTCR\_nWRP\_8 ((uint32\_t)0x01000000)
- #define FLASH\_OPTCR\_nWRP\_9 ((uint32\_t)0x02000000)
- #define FLASH\_OPTCR\_nWRP\_10 ((uint32\_t)0x04000000)
- #define FLASH\_OPTCR\_nWRP\_11 ((uint32\_t)0x08000000)
- #define FSMC BCR1 MBKEN ((uint32 t)0x00000001)
- #define FSMC BCR1 MUXEN ((uint32 t)0x00000002)
- #define FSMC\_BCR1\_MTYP ((uint32\_t)0x0000000C)
- #define FSMC BCR1 MTYP 0 ((uint32 t)0x00000004)
- #define February 2007 ( dintez\_t) 0x00000004
- #define FSMC\_BCR1\_MTYP\_1 ((uint32\_t)0x00000008)
- #define FSMC\_BCR1\_MWID ((uint32\_t)0x00000030)
- #define FSMC\_BCR1\_MWID\_0 ((uint32\_t)0x00000010)
- #define FSMC\_BCR1\_MWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BCR1\_FACCEN ((uint32\_t)0x00000040)
- #define FSMC BCR1 BURSTEN ((uint32 t)0x00000100)
- #define FSMC\_BCR1\_WAITPOL ((uint32\_t)0x00000200)
- #define FSMC\_BCR1\_WRAPMOD ((uint32\_t)0x00000400)
- #define FSMC\_BCR1\_WAITCFG ((uint32\_t)0x00000800)
- #define FSMC\_BCR1\_WREN ((uint32\_t)0x00001000)
- #define FSMC\_BCR1\_WAITEN ((uint32\_t)0x00002000)
- #define FSMC\_BCR1\_EXTMOD ((uint32\_t)0x00004000)
- #define FSMC\_BCR1\_ASYNCWAIT ((uint32\_t)0x00008000)
- #define FSMC BCR1 CBURSTRW ((uint32 t)0x00080000)
- #define FSMC BCR2 MBKEN ((uint32 t)0x00000001)
- #define FSMC\_BCR2\_MUXEN ((uint32\_t)0x00000002)
- #define FSMC\_BCR2\_MTYP ((uint32\_t)0x0000000C)
- #define FSMC BCR2 MTYP 0 ((uint32 t)0x00000004)
- #define FSMC\_BCR2\_MTYP\_1 ((uint32\_t)0x00000008)
- #define FSMC\_BCR2\_MWID ((uint32\_t)0x00000030)
- #define FSMC\_BCR2\_MWID\_0 ((uint32\_t)0x00000010)
- #define FSMC\_BCR2\_MWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BCR2\_FACCEN ((uint32\_t)0x00000040)
- #define FSMC\_BCR2\_BURSTEN ((uint32\_t)0x00000100)
- #define FSMC\_BCR2\_WAITPOL ((uint32\_t)0x00000200)
- #define FSMC BCR2 WRAPMOD ((uint32 t)0x00000400)
- #define FSMC BCR2 WAITCFG ((uint32 t)0x00000800)
- #define FSMC\_BCR2\_WREN ((uint32\_t)0x00001000)
- #define FSMC\_BCR2\_WAITEN ((uint32\_t)0x00002000)
- #define FSMC\_BCR2\_EXTMOD ((uint32\_t)0x00004000)
- #define FSMC\_BCR2\_ASYNCWAIT ((uint32\_t)0x00008000)
- #define FSMC\_BCR2\_CBURSTRW ((uint32\_t)0x00080000)
- #define FSMC BCR3 MBKEN ((uint32 t)0x00000001)
- #define FSMC\_BCR3\_MUXEN ((uint32\_t)0x00000002)
- #define FSMC\_BCR3\_MTYP ((uint32\_t)0x0000000C)
- #define FSMC\_BCR3\_MTYP\_0 ((uint32\_t)0x00000004)
- #define FSMC BCR3 MTYP 1 ((uint32 t)0x00000008)
- #define FSMC\_BCR3\_MWID ((uint32\_t)0x00000030)
- #define FSMC BCR3 MWID 0 ((uint32 t)0x00000010)
- #define FSMC BCR3 MWID 1 ((uint32 t)0x00000020)
- #define FSMC\_BCR3\_FACCEN ((uint32\_t)0x00000040)

- #define FSMC\_BCR3\_BURSTEN ((uint32\_t)0x00000100)
- #define FSMC BCR3 WAITPOL ((uint32 t)0x00000200)
- #define FSMC\_BCR3\_WRAPMOD ((uint32\_t)0x00000400)
- #define FSMC BCR3 WAITCFG ((uint32 t)0x00000800)
- #define FSMC BCR3 WREN ((uint32 t)0x00001000)
- #define FSMC\_BCR3\_WAITEN ((uint32\_t)0x00002000)
- #define FSMC\_BCR3\_EXTMOD ((uint32\_t)0x00004000)
- #define FSMC\_BCR3\_ASYNCWAIT ((uint32\_t)0x00008000)
- #define FSMC BCR3 CBURSTRW ((uint32 t)0x00080000)
- #define FSMC BCR4 MBKEN ((uint32 t)0x00000001)
- #define FSMC BCR4 MUXEN ((uint32 t)0x00000002)
- #define FSMC BCR4 MTYP ((uint32 t)0x000000C)
- #define FSMC\_BCR4\_MTYP\_0 ((uint32\_t)0x00000004)
- #define remo\_bort=\_wrrr\_o ((dinto2\_t)0x0000000+)
- #define FSMC\_BCR4\_MTYP\_1 ((uint32\_t)0x00000008)
- #define FSMC\_BCR4\_MWID ((uint32\_t)0x00000030)
- #define FSMC\_BCR4\_MWID\_0 ((uint32\_t)0x00000010)
- #define FSMC\_BCR4\_MWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BCR4\_FACCEN ((uint32\_t)0x00000040)
- #define FSMC\_BCR4\_BURSTEN ((uint32\_t)0x00000100)
- #define FSMC\_BCR4\_WAITPOL ((uint32\_t)0x00000200)
  #define FSMC\_BCR4\_WRAPMOD ((uint32\_t)0x00000400)
- #define FSMC BCR4 WAITCFG ((uint32 t)0x00000800)
- #define FSMC BCR4 WREN ((uint32 t)0x00001000)
- #define FSMC\_BCR4\_WAITEN ((uint32\_t)0x00002000)
- #define FSMC BCR4 EXTMOD ((uint32 t)0x00004000)
- #define FSMC\_BCR4\_ASYNCWAIT ((uint32\_t)0x00008000)
- #define FSMC\_BCR4\_CBURSTRW ((uint32\_t)0x00080000)
- #define FSMC\_BTR1\_ADDSET ((uint32\_t)0x0000000F)
- #define FSMC\_BTR1\_ADDSET\_0 ((uint32\_t)0x00000001)
- #define FSMC\_BTR1\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC\_BTR1\_ADDSET\_2 ((uint32\_t)0x00000004)
- #define FSMC\_BTR1\_ADDSET\_3 ((uint32\_t)0x00000008)
- #define FSMC\_BTR1\_ADDHLD ((uint32\_t)0x000000F0)
- #define FSMC\_BTR1\_ADDHLD\_0 ((uint32\_t)0x00000010)
- #define FSMC\_BTR1\_ADDHLD\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BTR1\_ADDHLD\_2 ((uint32\_t)0x00000040)
   #define FSMC\_BTR1\_ADDHLD\_2 ((uint32\_t)0x00000000)
- #define FSMC\_BTR1\_ADDHLD\_3 ((uint32\_t)0x00000080)
- #define FSMC\_BTR1\_DATAST ((uint32\_t)0x0000FF00)
- #define FSMC\_BTR1\_DATAST\_0 ((uint32\_t)0x00000100)
- #define FSMC BTR1 DATAST 1 ((uint32 t)0x00000200)
- #define FSMC\_BTR1\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC\_BTR1\_DATAST\_3 ((uint32\_t)0x00000800)
  #define FSMC\_BTR1\_BUSTURN ((uint32\_t)0x000F0000)
- #define FSMC\_BTR1\_BUSTURN\_0 ((uint32\_t)0x00010000)
- #define FSMC BTR1 BUSTURN 1 ((uint32\_t)0x00020000)
- #define FSMC BTR1 BUSTURN 2 ((uint32 t)0x00040000)
- #define FSMC BTR1 BUSTURN 3 ((uint32 t)0x00080000)
- #define FSMC BTR1 CLKDIV ((uint32 t)0x00F00000)
- #define Folio\_BTTT\_OERDIV ((dinto2\_t)0x001 00000)
- #define FSMC\_BTR1\_CLKDIV\_0 ((uint32\_t)0x00100000)
- #define FSMC\_BTR1\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC\_BTR1\_CLKDIV\_2 ((uint32\_t)0x00400000)
   #define FSMC\_BTR1\_CLKDIV\_3 ((uint32\_t)0x00800000)
- # define FOMO\_DTD4\_DATEAT (/viet00\_t)0x0F000000
- #define FSMC\_BTR1\_DATLAT ((uint32\_t)0x0F000000)
   #define FSMC\_BTR1\_DATLAT\_0 ((uint32\_t)0x01000000)
- #define FSMC\_BTR1\_DATLAT\_1 ((uint32\_t)0x02000000)

#define FSMC\_BTR1\_DATLAT\_2 ((uint32\_t)0x04000000) #define FSMC\_BTR1\_DATLAT\_3 ((uint32\_t)0x08000000) #define FSMC\_BTR1\_ACCMOD ((uint32\_t)0x30000000) #define FSMC BTR1 ACCMOD 0 ((uint32 t)0x10000000) #define FSMC BTR1 ACCMOD 1 ((uint32 t)0x20000000) #define FSMC BTR2 ADDSET ((uint32 t)0x0000000F) #define FSMC BTR2 ADDSET 0 ((uint32 t)0x00000001) #define FSMC\_BTR2\_ADDSET\_1 ((uint32\_t)0x00000002) #define FSMC\_BTR2\_ADDSET\_2 ((uint32\_t)0x00000004) #define FSMC\_BTR2\_ADDSET\_3 ((uint32\_t)0x00000008) #define FSMC BTR2 ADDHLD ((uint32 t)0x000000F0) #define FSMC BTR2 ADDHLD 0 ((uint32 t)0x00000010) #define FSMC BTR2 ADDHLD 1 ((uint32 t)0x00000020) #define FSMC BTR2 ADDHLD 2 ((uint32 t)0x00000040) #define FSMC\_BTR2\_ADDHLD\_3 ((uint32\_t)0x00000080) #define FSMC BTR2 DATAST ((uint32 t)0x0000FF00) #define FSMC BTR2 DATAST 0 ((uint32 t)0x00000100) #define FSMC BTR2 DATAST 1 ((uint32 t)0x00000200) #define FSMC BTR2 DATAST 2 ((uint32 t)0x00000400) #define FSMC\_BTR2\_DATAST\_3 ((uint32\_t)0x00000800) #define FSMC\_BTR2\_BUSTURN ((uint32\_t)0x000F0000) #define FSMC BTR2 BUSTURN 0 ((uint32 t)0x00010000) #define FSMC BTR2 BUSTURN 1 ((uint32 t)0x00020000) #define FSMC\_BTR2\_BUSTURN\_2 ((uint32\_t)0x00040000) #define FSMC BTR2 BUSTURN 3 ((uint32 t)0x00080000) #define FSMC\_BTR2\_CLKDIV ((uint32\_t)0x00F00000) • #define FSMC BTR2 CLKDIV 0 ((uint32\_t)0x00100000) #define FSMC BTR2 CLKDIV 1 ((uint32 t)0x00200000) #define FSMC BTR2 CLKDIV 2 ((uint32 t)0x00400000) #define FSMC\_BTR2\_CLKDIV\_3 ((uint32\_t)0x00800000) • #define FSMC\_BTR2\_DATLAT ((uint32 t)0x0F000000) #define FSMC BTR2 DATLAT 0 ((uint32 t)0x01000000) #define FSMC\_BTR2\_DATLAT\_1 ((uint32\_t)0x02000000) #define FSMC BTR2 DATLAT 2 ((uint32 t)0x04000000) #define FSMC BTR2 DATLAT 3 ((uint32 t)0x08000000) #define FSMC BTR2 ACCMOD ((uint32 t)0x30000000) #define FSMC BTR2 ACCMOD 0 ((uint32 t)0x10000000) #define FSMC BTR2 ACCMOD 1 ((uint32 t)0x20000000) #define FSMC\_BTR3\_ADDSET ((uint32\_t)0x0000000F) #define FSMC BTR3 ADDSET 0 ((uint32 t)0x00000001) #define FSMC BTR3 ADDSET 1 ((uint32 t)0x00000002) #define FSMC\_BTR3\_ADDSET\_2 ((uint32\_t)0x00000004) #define FSMC BTR3 ADDSET 3 ((uint32 t)0x00000008) #define FSMC\_BTR3\_ADDHLD ((uint32\_t)0x000000F0) #define FSMC BTR3 ADDHLD 0 ((uint32 t)0x00000010) #define FSMC BTR3 ADDHLD 1 ((uint32 t)0x00000020) #define FSMC BTR3 ADDHLD 2 ((uint32 t)0x00000040) #define FSMC\_BTR3\_ADDHLD\_3 ((uint32\_t)0x00000080) #define FSMC\_BTR3\_DATAST ((uint32\_t)0x0000FF00) #define FSMC\_BTR3\_DATAST\_0 ((uint32\_t)0x00000100) #define FSMC BTR3 DATAST 1 ((uint32 t)0x00000200) #define FSMC BTR3 DATAST 2 ((uint32 t)0x00000400)

#define FSMC\_BTR3\_DATAST\_3 ((uint32\_t)0x00000800)
 #define FSMC\_BTR3\_BUSTURN ((uint32\_t)0x000F0000)
 #define FSMC\_BTR3\_BUSTURN\_0 ((uint32\_t)0x00010000)

- #define FSMC\_BTR3\_BUSTURN\_1 ((uint32\_t)0x00020000)
- #define FSMC BTR3 BUSTURN 2 ((uint32 t)0x00040000)
- #define FSMC\_BTR3\_BUSTURN\_3 ((uint32\_t)0x00080000)
- #define FSMC\_BTR3\_CLKDIV ((uint32\_t)0x00F00000)
- #define FSMC\_BTR3\_CLKDIV\_0 ((uint32\_t)0x00100000)
- #define FSMC\_BTR3\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC BTR3 CLKDIV 2 ((uint32 t)0x00400000)
- #define FSMC\_BTR3\_CLKDIV\_3 ((uint32\_t)0x00800000)
- #define FSMC\_BTR3\_DATLAT ((uint32\_t)0x0F000000)
- #define FSMC BTR3 DATLAT 0 ((uint32 t)0x01000000)
- #define FSMC BTR3 DATLAT 1 ((uint32 t)0x02000000)
- #define FSMC BTR3 DATLAT 2 ((uint32 t)0x04000000)
- #define FSMC BTR3 DATLAT 3 ((uint32 t)0x08000000)
- #define FSMC BTR3 ACCMOD ((uint32 t)0x30000000)
- #define FSMC\_BTR3\_ACCMOD\_0 ((uint32\_t)0x10000000)
- #define FSMC BTR3 ACCMOD 1 ((uint32 t)0x20000000)
- #define FSMC BTR4 ADDSET ((uint32 t)0x0000000F)
- #define FSMC\_BTR4\_ADDSET\_0 ((uint32\_t)0x00000001)
- #define FSMC\_BTR4\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC\_BTR4\_ADDSET\_2 ((uint32\_t)0x00000004)
- #define FSMC\_BTR4\_ADDSET\_3 ((uint32\_t)0x00000008)
- #define FSMC BTR4 ADDHLD ((uint32\_t)0x000000F0)
- #define FSMC BTR4 ADDHLD 0 ((uint32 t)0x00000010)
- #define FSMC\_BTR4\_ADDHLD\_1 ((uint32\_t)0x00000020)
- #define FSMC\_BTR4\_ADDHLD\_2 ((uint32\_t)0x00000040)
- #define FSMC\_BTR4\_ADDHLD\_3 ((uint32\_t)0x00000080)
- #define FSMC BTR4 DATAST ((uint32 t)0x0000FF00)
- #define FSMC\_BTR4\_DATAST\_0 ((uint32\_t)0x00000100)
- #define FSMC BTR4 DATAST 1 ((uint32 t)0x00000200)
- #define FSMC\_BTR4\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC\_BTR4\_DATAST\_3 ((uint32\_t)0x00000800)
- #define FSMC BTR4 BUSTURN ((uint32 t)0x000F0000)
- #define FSMC\_BTR4\_BUSTURN\_0 ((uint32\_t)0x00010000)
- #define FSMC\_BTR4\_BUSTURN\_1 ((uint32\_t)0x00020000)
- #define FSMC\_BTR4\_BUSTURN\_2 ((uint32\_t)0x00040000)
- #define FSMC BTR4 BUSTURN 3 ((uint32 t)0x00080000)
- #define FSMC BTR4 CLKDIV ((uint32 t)0x00F00000)
- #define FSMC\_BTR4\_CLKDIV\_0 ((uint32\_t)0x00100000)
- #define FSMC\_BTR4\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC BTR4 CLKDIV 2 ((uint32\_t)0x00400000)
- #define FSMC BTR4 CLKDIV 3 ((uint32 t)0x00800000)
- #define FSMC\_BTR4\_DATLAT ((uint32\_t)0x0F000000)
- #define FSMC BTR4 DATLAT 0 ((uint32 t)0x01000000)
- #define FSMC\_BTR4\_DATLAT\_1 ((uint32\_t)0x02000000)
- #define FSMC\_BTR4\_DATLAT\_2 ((uint32\_t)0x04000000)
- #define FSMC BTR4 DATLAT 3 ((uint32 t)0x08000000)
- #define FSMC BTR4 ACCMOD ((uint32 t)0x30000000)
- #define FSMC\_BTR4\_ACCMOD\_0 ((uint32\_t)0x10000000)
- #define FSMC BTR4 ACCMOD 1 ((uint32 t)0x20000000)
- #define FSMC\_BWTR1\_ADDSET ((uint32\_t)0x0000000F)
- #define FSMC BWTR1 ADDSET 0 ((uint32 t)0x00000001)
- #define FSMC BWTR1\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC BWTR1 ADDSET 2 ((uint32 t)0x00000004)
- #define FSMC BWTR1 ADDSET 3 ((uint32 t)0x00000008)
- #define FSMC BWTR1 ADDHLD ((uint32 t)0x000000F0)

 #define FSMC BWTR1 ADDHLD 0 ((uint32 t)0x00000010) #define FSMC\_BWTR1\_ADDHLD\_1 ((uint32\_t)0x00000020) #define FSMC\_BWTR1\_ADDHLD\_2 ((uint32\_t)0x00000040) #define FSMC BWTR1 ADDHLD 3 ((uint32 t)0x00000080) #define FSMC BWTR1 DATAST ((uint32 t)0x0000FF00) #define FSMC\_BWTR1\_DATAST\_0 ((uint32\_t)0x00000100) #define FSMC BWTR1 DATAST 1 ((uint32 t)0x00000200) #define FSMC\_BWTR1\_DATAST\_2 ((uint32\_t)0x00000400) #define FSMC\_BWTR1\_DATAST\_3 ((uint32\_t)0x00000800) • #define FSMC BWTR1\_CLKDIV ((uint32\_t)0x00F00000) #define FSMC BWTR1 CLKDIV 0 ((uint32 t)0x00100000) #define FSMC BWTR1 CLKDIV 1 ((uint32 t)0x00200000) #define FSMC\_BWTR1\_CLKDIV\_2 ((uint32\_t)0x00400000) #define FSMC BWTR1 CLKDIV 3 ((uint32 t)0x00800000) #define FSMC\_BWTR1\_DATLAT ((uint32\_t)0x0F000000) #define FSMC BWTR1 DATLAT 0 ((uint32 t)0x01000000) #define FSMC BWTR1 DATLAT 1 ((uint32 t)0x02000000) #define FSMC BWTR1 DATLAT 2 ((uint32 t)0x04000000) #define FSMC BWTR1 DATLAT 3 ((uint32 t)0x08000000) #define FSMC\_BWTR1\_ACCMOD ((uint32\_t)0x30000000) #define FSMC\_BWTR1\_ACCMOD\_0 ((uint32\_t)0x10000000) #define FSMC BWTR1 ACCMOD 1 ((uint32 t)0x20000000) #define FSMC BWTR2 ADDSET ((uint32 t)0x0000000F) #define FSMC\_BWTR2\_ADDSET\_0 ((uint32\_t)0x00000001) #define FSMC BWTR2 ADDSET 1 ((uint32 t)0x00000002) #define FSMC\_BWTR2\_ADDSET\_2 ((uint32\_t)0x00000004) #define FSMC BWTR2 ADDSET 3 ((uint32 t)0x00000008) #define FSMC BWTR2 ADDHLD ((uint32 t)0x000000F0) #define FSMC BWTR2 ADDHLD 0 ((uint32 t)0x00000010) #define FSMC\_BWTR2\_ADDHLD\_1 ((uint32\_t)0x00000020) #define FSMC BWTR2 ADDHLD 2 ((uint32 t)0x00000040) #define FSMC BWTR2 ADDHLD 3 ((uint32 t)0x00000080) • #define FSMC\_BWTR2\_DATAST ((uint32\_t)0x0000FF00) #define FSMC BWTR2 DATAST 0 ((uint32 t)0x00000100) #define FSMC BWTR2 DATAST 1 ((uint32 t)0x00000200) #define FSMC BWTR2 DATAST 2 ((uint32 t)0x00000400) #define FSMC BWTR2 DATAST 3 ((uint32 t)0x00000800) #define FSMC\_BWTR2\_CLKDIV ((uint32\_t)0x00F00000) #define FSMC\_BWTR2\_CLKDIV\_0 ((uint32\_t)0x00100000) #define FSMC BWTR2 CLKDIV 1 ((uint32 t)0x00200000) #define FSMC BWTR2 CLKDIV 2 ((uint32 t)0x00400000) #define FSMC\_BWTR2\_CLKDIV\_3 ((uint32\_t)0x00800000) #define FSMC BWTR2 DATLAT ((uint32 t)0x0F000000) #define FSMC\_BWTR2\_DATLAT\_0 ((uint32\_t)0x01000000) #define FSMC\_BWTR2\_DATLAT\_1 ((uint32\_t)0x02000000) #define FSMC BWTR2 DATLAT 2 ((uint32 t)0x04000000) #define FSMC BWTR2 DATLAT 3 ((uint32 t)0x08000000) #define FSMC BWTR2 ACCMOD ((uint32 t)0x30000000) #define FSMC\_BWTR2\_ACCMOD\_0 ((uint32\_t)0x10000000) #define FSMC\_BWTR2\_ACCMOD\_1 ((uint32\_t)0x20000000) #define FSMC BWTR3 ADDSET ((uint32 t)0x0000000F) #define FSMC BWTR3 ADDSET 0 ((uint32 t)0x00000001) #define FSMC BWTR3 ADDSET 1 ((uint32 t)0x00000002)

#define FSMC\_BWTR3\_ADDSET\_2 ((uint32\_t)0x00000004)
 #define FSMC\_BWTR3\_ADDSET\_3 ((uint32\_t)0x00000008)

- #define FSMC\_BWTR3\_ADDHLD ((uint32\_t)0x000000F0)
- #define FSMC BWTR3 ADDHLD 0 ((uint32 t)0x00000010)
- #define FSMC\_BWTR3\_ADDHLD\_1 ((uint32\_t)0x00000020)
- #define FSMC BWTR3 ADDHLD 2 ((uint32 t)0x00000040)
- #define FSMC BWTR3 ADDHLD 3 ((uint32 t)0x00000080)
- #define FSMC BWTR3 DATAST ((uint32 t)0x0000FF00)
- #define FSMC BWTR3 DATAST 0 ((uint32 t)0x00000100)
- #define FSMC\_BWTR3\_DATAST\_1 ((uint32\_t)0x00000200)
- #define FSMC\_BWTR3\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC BWTR3 DATAST 3 ((uint32 t)0x00000800)
- #define FSMC BWTR3 CLKDIV ((uint32 t)0x00F00000)
- #define FSMC BWTR3 CLKDIV 0 ((uint32 t)0x00100000)
- #define FSMC\_BWTR3\_CLKDIV\_1 ((uint32\_t)0x00200000)
- #define FSMC BWTR3 CLKDIV 2 ((uint32 t)0x00400000)
- #define FSMC\_BWTR3\_CLKDIV\_3 ((uint32\_t)0x00800000)
- #define FSMC BWTR3 DATLAT ((uint32 t)0x0F000000)
- #define FSMC BWTR3 DATLAT 0 ((uint32 t)0x01000000)
- #define FSMC BWTR3\_DATLAT\_1 ((uint32\_t)0x02000000)
- #define FSMC BWTR3 DATLAT 2 ((uint32 t)0x04000000)
- #define FSMC BWTR3 DATLAT 3 ((uint32 t)0x08000000)
- #define FSMC\_BWTR3\_ACCMOD ((uint32\_t)0x30000000)
- #define FSMC BWTR3 ACCMOD 0 ((uint32 t)0x10000000)
- #define FSMC BWTR3 ACCMOD 1 ((uint32 t)0x20000000)
- #define FSMC\_BWTR4\_ADDSET ((uint32\_t)0x0000000F)
- #define FSMC\_BWTR4\_ADDSET\_0 ((uint32\_t)0x00000001)
- #define FSMC\_BWTR4\_ADDSET\_1 ((uint32\_t)0x00000002)
- #define FSMC BWTR4 ADDSET 2 ((uint32 t)0x00000004)
- #define FSMC BWTR4 ADDSET 3 ((uint32 t)0x00000008)
- #define FSMC BWTR4 ADDHLD ((uint32 t)0x000000F0)
- #define FSMC BWTR4 ADDHLD 0 ((uint32 t)0x00000010)
- #define FSMC BWTR4 ADDHLD 1 ((uint32 t)0x00000020)
- #define FSMC BWTR4 ADDHLD 2 ((uint32 t)0x00000040)
- #define FSMC\_BWTR4\_ADDHLD\_3 ((uint32\_t)0x00000080)
- #define FSMC\_BWTR4\_DATAST ((uint32\_t)0x0000FF00)
- #define FSMC\_BWTR4\_DATAST\_0 ((uint32\_t)0x00000100)
- #define FSMC\_BWTR4\_DATAST\_1 ((uint32\_t)0x00000200)
- #define FSMC\_BWTR4\_DATAST\_2 ((uint32\_t)0x00000400)
- #define FSMC BWTR4 DATAST 3 ((uint32 t)0x00000800)
- #define FSMC BWTR4\_CLKDIV ((uint32\_t)0x00F00000)
- #define FSMC BWTR4 CLKDIV 0 ((uint32 t)0x00100000)
- #define FSMC BWTR4 CLKDIV 1 ((uint32 t)0x00200000)
- #define FSMC\_BWTR4\_CLKDIV\_2 ((uint32\_t)0x00400000)
- #define FSMC BWTR4 CLKDIV 3 ((uint32 t)0x00800000)
- #define FSMC\_BWTR4\_DATLAT ((uint32\_t)0x0F000000)
- #define FSMC\_BWTR4\_DATLAT\_0 ((uint32\_t)0x01000000)
   #define FSMC\_BWTR4\_DATLAT\_1 ((uint32\_t)0x020000000)
- #define FSMC\_BWTR4\_DATLAT\_1 ((uint32\_t)0x02000000)
- #define FSMC BWTR4 DATLAT 2 ((uint32 t)0x04000000)
- #define FSMC BWTR4 DATLAT 3 ((uint32 t)0x08000000)
- #define FSMC\_BWTR4\_ACCMOD ((uint32\_t)0x30000000)
- #define FSMC\_BWTR4\_ACCMOD\_0 ((uint32\_t)0x10000000)
- #define FSMC BWTR4 ACCMOD 1 ((uint32 t)0x20000000)
- #define FSMC\_PCR2\_PWAITEN ((uint32\_t)0x00000002)
- #define FSMC\_PCR2\_PBKEN ((uint32\_t)0x00000004)
- #define FSMC\_PCR2\_PTYP ((uint32\_t)0x00000008)
- #define FSMC PCR2 PWID ((uint32 t)0x00000030)

- #define FSMC\_PCR2\_PWID\_0 ((uint32\_t)0x00000010)
- #define FSMC\_PCR2\_PWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_PCR2\_ECCEN ((uint32\_t)0x00000040)
- #define FSMC PCR2 TCLR ((uint32 t)0x00001E00)
- #define FSMC\_PCR2\_TCLR\_0 ((uint32\_t)0x00000200)
- #define FSMC\_PCR2\_TCLR\_1 ((uint32\_t)0x00000400)
- #define FSMC PCR2 TCLR 2 ((uint32 t)0x00000800)
- #define FSMC\_PCR2\_TCLR\_3 ((uint32\_t)0x00001000)
- #define FSMC\_PCR2\_TAR ((uint32\_t)0x0001E000)
- #define FSMC\_PCR2\_TAR\_0 ((uint32\_t)0x00002000)
- #define FSMC PCR2 TAR 1 ((uint32 t)0x00004000)
- #define FSMC PCR2 TAR 2 ((uint32 t)0x00008000)
- #define FSMC\_PCR2\_TAR\_3 ((uint32\_t)0x00010000)
- #define FSMC PCR2 ECCPS ((uint32 t)0x000E0000)
- #define FSMC\_PCR2\_ECCPS\_0 ((uint32\_t)0x00020000)
- #define FSMC PCR2 ECCPS 1 ((uint32 t)0x00040000)
- #define FSMC PCR2 ECCPS 2 ((uint32 t)0x00080000)
- #define FSMC PCR3 PWAITEN ((uint32 t)0x00000002)
- #define FSMC PCR3 PBKEN ((uint32 t)0x00000004)
- #define FSMC PCR3 PTYP ((uint32 t)0x00000008)
- #define FSMC\_PCR3\_PWID ((uint32\_t)0x00000030)
- #define FSMC PCR3 PWID 0 ((uint32 t)0x00000010)
- #define FSMC\_PCR3\_PWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_PCR3\_ECCEN ((uint32\_t)0x00000040)
- #define FSMC\_PCR3\_TCLR ((uint32\_t)0x00001E00)
- #define FSMC\_PCR3\_TCLR\_0 ((uint32\_t)0x00000200)
- #define FSMC\_PCR3\_TCLR\_1 ((uint32\_t)0x00000400)
- #define FSMC PCR3 TCLR 2 ((uint32 t)0x00000800)
- #define FSMC\_PCR3\_TCLR\_3 ((uint32\_t)0x00001000)
- #define FSMC\_PCR3\_TAR ((uint32\_t)0x0001E000)
- #define FSMC\_PCR3\_TAR\_0 ((uint32\_t)0x00002000)
- #define FSMC PCR3 TAR 1 ((uint32 t)0x00004000)
- #define FSMC\_PCR3\_TAR\_2 ((uint32\_t)0x00008000)
- #define FSMC PCR3 TAR 3 ((uint32 t)0x00010000)
- #define FSMC PCR3 ECCPS ((uint32 t)0x000E0000)
- #define FSMC PCR3 ECCPS 0 ((uint32 t)0x00020000)
- #define FSMC\_PCR3\_ECCPS\_1 ((uint32\_t)0x00040000)
- #define FSMC\_PCR3\_ECCPS\_2 ((uint32\_t)0x00080000)
- #define FSMC\_PCR4\_PWAITEN ((uint32\_t)0x00000002)
- #define FSMC PCR4 PBKEN ((uint32 t)0x00000004)
- #define FSMC PCR4 PTYP ((uint32 t)0x00000008)
- #define FSMC\_PCR4\_PWID ((uint32\_t)0x00000030)
- #define FSMC\_PCR4\_PWID\_0 ((uint32\_t)0x00000010)
- #define FSMC\_PCR4\_PWID\_1 ((uint32\_t)0x00000020)
- #define FSMC\_PCR4\_ECCEN ((uint32\_t)0x00000040)
- #define FSMC PCR4 TCLR ((uint32 t)0x00001E00)
- #define FSMC\_PCR4\_TCLR\_0 ((uint32\_t)0x00000200)
- #define FSMC\_PCR4\_TCLR\_1 ((uint32\_t)0x00000400)
- #define FSMC\_PCR4\_TCLR\_2 ((uint32\_t)0x00000800)
- #define FSMC\_PCR4\_TCLR\_3 ((uint32\_t)0x00001000)
- #define FSMC PCR4 TAR ((uint32 t)0x0001E000)
- #define FSMC\_PCR4\_TAR\_0 ((uint32\_t)0x00002000)
- #define FSMC\_PCR4\_TAR\_1 ((uint32\_t)0x00004000)
- #define FSMC PCR4 TAR 2 ((uint32 t)0x00008000)
- #define FSMC\_PCR4\_TAR\_3 ((uint32\_t)0x00010000)

```
#define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000)
```

- #define FSMC\_PCR4\_ECCPS\_0 ((uint32\_t)0x00020000)
- #define FSMC\_PCR4\_ECCPS\_1 ((uint32\_t)0x00040000)
- #define FSMC\_PCR4\_ECCPS\_2 ((uint32\_t)0x00080000)
- #define FSMC SR2 IRS ((uint8 t)0x01)
- #define FSMC\_SR2\_ILS ((uint8\_t)0x02)
- #define FSMC\_SR2\_IFS ((uint8\_t)0x04)
- #define FSMC\_SR2\_IREN ((uint8\_t)0x08)
- #define FSMC\_SR2\_ILEN ((uint8\_t)0x10)
- #define FSMC SR2 IFEN ((uint8 t)0x20)
- #define FSMC\_SR2\_FEMPT ((uint8\_t)0x40)
- #define FSMC SR3 IRS ((uint8 t)0x01)
- #define FSMC\_SR3\_ILS ((uint8\_t)0x02)
- #define FSMC\_SR3\_IFS ((uint8\_t)0x04)
- #define FSMC\_SR3\_IREN ((uint8\_t)0x08)
- #define FSMC SR3 ILEN ((uint8 t)0x10)
- #define FSMC SR3 IFEN ((uint8 t)0x20)
- #define FSMC SR3 FEMPT ((uint8 t)0x40)
- #define FSMC SR4 IRS ((uint8 t)0x01)
- #define FSMC\_SR4\_ILS ((uint8\_t)0x02)
- #define FSMC\_SR4\_IFS ((uint8\_t)0x04)
- #define FSMC SR4 IREN ((uint8 t)0x08)
- #define FSMC SR4 ILEN ((uint8 t)0x10)
- #define FSMC\_SR4\_IFEN ((uint8\_t)0x20)
- #define FSMC SR4 FEMPT ((uint8 t)0x40)
- #define FSMC\_PMEM2\_MEMSET2 ((uint32\_t)0x000000FF)
- #define FSMC PMEM2 MEMSET2 0 ((uint32 t)0x00000001)
- #define FSMC PMEM2 MEMSET2 1 ((uint32 t)0x00000001)
- #define FSMC PMEM2 MEMSET2 2 ((uint32 t)0x00000004)
- #define FSMC\_PMEM2\_MEMSET2\_3 ((uint32\_t)0x00000008)
- #define FSMC PMEM2 MEMSET2 4 ((uint32 t)0x00000010)
- #define FSMC PMEM2 MEMSET2 5 ((uint32 t)0x00000020)
- #define FSMC\_PMEM2\_MEMSET2\_6 ((uint32\_t)0x00000040)
- #define FSMC\_PMEM2\_MEMSET2\_7 ((uint32\_t)0x00000080)
- #define FSMC\_PMEM2\_MEMWAIT2 ((uint32\_t)0x0000FF00)
- #define FSMC\_PMEM2\_MEMWAIT2\_0 ((uint32\_t)0x00000100)
- #define FSMC\_PMEM2\_MEMWAIT2\_1 ((uint32\_t)0x00000200)
- #define FSMC\_PMEM2\_MEMWAIT2\_2 ((uint32\_t)0x00000400)
- #define FSMC\_PMEM2\_MEMWAIT2\_3 ((uint32\_t)0x00000800)
- #define FSMC\_PMEM2\_MEMWAIT2\_4 ((uint32\_t)0x00001000)
- #define FSMC\_PMEM2\_MEMWAIT2\_5 ((uint32\_t)0x00002000)
- #define FSMC\_PMEM2\_MEMWAIT2\_6 ((uint32\_t)0x00004000)
- #define FSMC\_PMEM2\_MEMWAIT2\_7 ((uint32\_t)0x00008000)
- #define FSMC\_PMEM2\_MEMHOLD2 ((uint32\_t)0x00FF0000)
   #define FSMC\_PMEM2\_MEMHOLD2\_0 ((uint32\_t)0x00010000)
- #define FSMC PMEM2 MEMHOLD2 1 ((uint32 t)0x00020000)
- #define FSMC PMEM2 MEMHOLD2 2 ((uint32 t)0x00040000)
- #define | SWO\_1 | WEWZ\_WEWI | OLDZ\_Z ((dint32\_t)0x00040000)
- #define FSMC\_PMEM2\_MEMHOLD2\_3 ((uint32\_t)0x00080000)
- #define FSMC\_PMEM2\_MEMHOLD2\_4 ((uint32\_t)0x00100000)
- #define FSMC\_PMEM2\_MEMHOLD2\_5 ((uint32\_t)0x00200000)
- #define FSMC\_PMEM2\_MEMHOLD2\_6 ((uint32\_t)0x00400000)
- #define FSMC\_PMEM2\_MEMHOLD2\_7 ((uint32\_t)0x00800000)
- #define FSMC\_PMEM2\_MEMHIZ2 ((uint32\_t)0xFF000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_0 ((uint32\_t)0x01000000)
- #define FSMC\_PMEM2\_MEMHIZ2\_1 ((uint32\_t)0x02000000)

 #define FSMC PMEM2 MEMHIZ2 2 ((uint32 t)0x04000000) #define FSMC PMEM2 MEMHIZ2 3 ((uint32 t)0x08000000) #define FSMC\_PMEM2\_MEMHIZ2\_4 ((uint32\_t)0x10000000) #define FSMC PMEM2 MEMHIZ2 5 ((uint32 t)0x20000000) #define FSMC PMEM2 MEMHIZ2 6 ((uint32 t)0x40000000) #define FSMC\_PMEM2\_MEMHIZ2\_7 ((uint32\_t)0x80000000) #define FSMC PMEM3 MEMSET3 ((uint32 t)0x000000FF) #define FSMC\_PMEM3\_MEMSET3\_0 ((uint32\_t)0x00000001) #define FSMC\_PMEM3\_MEMSET3\_1 ((uint32\_t)0x00000002) #define FSMC\_PMEM3\_MEMSET3\_2 ((uint32\_t)0x00000004) #define FSMC PMEM3 MEMSET3 3 ((uint32 t)0x00000008) #define FSMC PMEM3 MEMSET3 4 ((uint32 t)0x00000010) #define FSMC PMEM3 MEMSET3 5 ((uint32 t)0x00000020) #define FSMC PMEM3 MEMSET3 6 ((uint32 t)0x00000040) #define FSMC\_PMEM3\_MEMSET3\_7 ((uint32\_t)0x00000080) #define FSMC PMEM3 MEMWAIT3 ((uint32 t)0x0000FF00) #define FSMC PMEM3 MEMWAIT3 0 ((uint32 t)0x00000100) #define FSMC PMEM3 MEMWAIT3 1 ((uint32 t)0x00000200) #define FSMC PMEM3 MEMWAIT3 2 ((uint32 t)0x00000400) #define FSMC PMEM3 MEMWAIT3 3 ((uint32 t)0x00000800) #define FSMC\_PMEM3\_MEMWAIT3\_4 ((uint32\_t)0x00001000) #define FSMC PMEM3 MEMWAIT3 5 ((uint32 t)0x00002000) #define FSMC PMEM3 MEMWAIT3 6 ((uint32 t)0x00004000) #define FSMC\_PMEM3\_MEMWAIT3\_7 ((uint32\_t)0x00008000) #define FSMC PMEM3 MEMHOLD3 ((uint32 t)0x00FF0000) #define FSMC\_PMEM3\_MEMHOLD3\_0 ((uint32\_t)0x00010000) #define FSMC PMEM3 MEMHOLD3 1 ((uint32 t)0x00020000) #define FSMC PMEM3 MEMHOLD3 2 ((uint32 t)0x00040000) #define FSMC PMEM3 MEMHOLD3 3 ((uint32 t)0x00080000) #define FSMC PMEM3 MEMHOLD3 4 ((uint32 t)0x00100000) #define FSMC PMEM3 MEMHOLD3 5 ((uint32 t)0x00200000) #define FSMC PMEM3 MEMHOLD3 6 ((uint32 t)0x00400000) #define FSMC\_PMEM3\_MEMHOLD3\_7 ((uint32\_t)0x00800000) #define FSMC PMEM3 MEMHIZ3 ((uint32 t)0xFF000000) #define FSMC PMEM3 MEMHIZ3 0 ((uint32 t)0x01000000) #define FSMC PMEM3 MEMHIZ3 1 ((uint32 t)0x02000000) #define FSMC PMEM3 MEMHIZ3 2 ((uint32 t)0x04000000) #define FSMC PMEM3 MEMHIZ3 3 ((uint32 t)0x08000000) #define FSMC\_PMEM3\_MEMHIZ3\_4 ((uint32\_t)0x10000000) #define FSMC PMEM3 MEMHIZ3 5 ((uint32 t)0x20000000) #define FSMC PMEM3 MEMHIZ3 6 ((uint32 t)0x40000000) #define FSMC\_PMEM3\_MEMHIZ3\_7 ((uint32\_t)0x80000000) #define FSMC PMEM4 MEMSET4 ((uint32 t)0x000000FF) #define FSMC\_PMEM4\_MEMSET4\_0 ((uint32\_t)0x00000001) #define FSMC PMEM4 MEMSET4 1 ((uint32 t)0x00000002) #define FSMC PMEM4 MEMSET4 2 ((uint32 t)0x00000004) #define FSMC PMEM4 MEMSET4 3 ((uint32 t)0x00000008) #define FSMC\_PMEM4\_MEMSET4\_4 ((uint32\_t)0x00000010) #define FSMC PMEM4 MEMSET4 5 ((uint32 t)0x00000020) #define FSMC\_PMEM4\_MEMSET4\_6 ((uint32\_t)0x00000040) #define FSMC PMEM4 MEMSET4 7 ((uint32 t)0x00000080) #define FSMC PMEM4 MEMWAIT4 ((uint32 t)0x0000FF00) #define FSMC PMEM4 MEMWAIT4 0 ((uint32 t)0x00000100) #define FSMC PMEM4 MEMWAIT4 1 ((uint32 t)0x00000200)

#define FSMC PMEM4 MEMWAIT4 2 ((uint32 t)0x00000400)

- #define FSMC\_PMEM4\_MEMWAIT4\_3 ((uint32\_t)0x00000800)
- #define FSMC PMEM4 MEMWAIT4 4 ((uint32 t)0x00001000)
- #define FSMC\_PMEM4\_MEMWAIT4\_5 ((uint32\_t)0x00002000)
- #define FSMC\_PMEM4\_MEMWAIT4\_6 ((uint32\_t)0x00004000)
- #define FSMC PMEM4 MEMWAIT4 7 ((uint32 t)0x00008000)
- #define FSMC PMEM4 MEMHOLD4 ((uint32 t)0x00FF0000)
- #define FSMC\_PMEM4\_MEMHOLD4\_0 ((uint32\_t)0x00010000)
- #define FSMC\_PMEM4\_MEMHOLD4\_1 ((uint32\_t)0x00020000)
- #define FSMC\_PMEM4\_MEMHOLD4\_2 ((uint32\_t)0x00040000)
- #define FSMC\_PMEM4\_MEMHOLD4\_3 ((uint32\_t)0x00080000)
- #define FSMC\_PMEM4\_MEMHOLD4\_4 ((uint32\_t)0x00100000)
- #define FSMC\_PMEM4\_MEMHOLD4\_5 ((uint32\_t)0x00200000)
- #define FSMC\_PMEM4\_MEMHOLD4\_6 ((uint32\_t)0x00400000)
- #define FSMC PMEM4 MEMHOLD4 7 ((uint32 t)0x00800000)
- #define FSMC\_PMEM4\_MEMHIZ4 ((uint32\_t)0xFF000000)
- #define FSMC\_PMEM4\_MEMHIZ4\_0 ((uint32\_t)0x01000000)
- #define FSMC PMEM4 MEMHIZ4 1 ((uint32 t)0x02000000)
- #define FSMC PMEM4 MEMHIZ4 2 ((uint32 t)0x04000000)
- #define FSMC PMEM4 MEMHIZ4 3 ((uint32 t)0x08000000)
- #define FSMC PMEM4 MEMHIZ4 4 ((uint32 t)0x10000000)
- #define FSMC\_PMEM4\_MEMHIZ4\_5 ((uint32\_t)0x20000000)
- #define FSMC\_PMEM4\_MEMHIZ4\_6 ((uint32\_t)0x40000000)
- #define FSMC PMEM4 MEMHIZ4 7 ((uint32 t)0x80000000)
- #define FSMC\_PATT2\_ATTSET2 ((uint32\_t)0x000000FF)
- #define FSMC\_PATT2\_ATTSET2\_0 ((uint32\_t)0x00000001)
- #define FSMC\_PATT2\_ATTSET2\_1 ((uint32\_t)0x00000002)
- #define FSMC PATT2 ATTSET2 2 ((uint32 t)0x00000004)
- #define FSMC\_PATT2\_ATTSET2\_3 ((uint32\_t)0x00000008)
- #define FSMC\_PATT2\_ATTSET2\_4 ((uint32\_t)0x00000010)
- #define FSMC\_PATT2\_ATTSET2\_5 ((uint32\_t)0x00000020)
- #define FSMC\_PATT2\_ATTSET2\_6 ((uint32\_t)0x00000040)
- #define FSMC\_PATT2\_ATTSET2\_7 ((uint32\_t)0x00000080)
  #define FSMC\_PATT2\_ATTWAIT2 ((uint32\_t)0x0000FF00)
- #define FSMC PATT2 ATTWAIT2 0 ((uint32 t)0x00000100)
- #define FSMC PATT2 ATTWAIT2 1 ((uint32 t)0x00000200)
- #define FSMC PATT2 ATTWAIT2 2 ((uint32 t)0x00000400)
- #define FSMC PATT2 ATTWAIT2 3 ((uint32 t)0x00000800)
- #define FSMC PATT2 ATTWAIT2 4 ((uint32 t)0x00001000)
- #define FSMC\_PATT2\_ATTWAIT2\_5 ((uint32\_t)0x00002000)
- #define FSMC PATT2 ATTWAIT2 6 ((uint32 t)0x00004000)
- #define FSMC PATT2 ATTWAIT2 7 ((uint32 t)0x00008000)
- #define FSMC PATT2 ATTHOLD2 ((uint32 t)0x00FF0000)
- #define FSMC PATT2 ATTHOLD2 0 ((uint32 t)0x00010000)
- #define FSMC\_PATT2\_ATTHOLD2\_1 ((uint32\_t)0x00020000)
- #define FSMC PATT2 ATTHOLD2 2 ((uint32 t)0x00040000)
- #define FSMC\_PATT2\_ATTHOLD2\_3 ((uint32\_t)0x00080000)
- #define FSMC PATT2 ATTHOLD2 4 ((uint32 t)0x00100000)
- #define FSMC\_PATT2\_ATTHOLD2\_5 ((uint32\_t)0x00200000)
- #define FSMC\_PATT2\_ATTHOLD2\_6 ((uint32\_t)0x00400000)
- #define FSMC\_PATT2\_ATTHOLD2\_7 ((uint32\_t)0x00800000)
- #define FSMC PATT2 ATTHIZ2 ((uint32 t)0xFF000000)
- #define FSMC\_PATT2\_ATTHIZ2\_0 ((uint32\_t)0x01000000)
- #define FSMC\_PATT2\_ATTHIZ2\_1 ((uint32\_t)0x02000000)
- #define FSMC\_PATT2\_ATTHIZ2\_2 ((uint32\_t)0x04000000)
- #define FSMC\_PATT2\_ATTHIZ2\_3 ((uint32\_t)0x08000000)

```
#define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000)
#define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000)
#define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000)
#define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000)
#define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF)
```

- #define FSMC\_PATT3\_ATTSET3\_0 ((uint32\_t)0x00000001)
   #define FSMC\_PATT3\_ATTSET3\_1 ((uint32\_t)0x00000002)
- #define FSMC\_PATT3\_ATTSET3\_2 ((uint32\_t)0x00000004)
- #deline F5MC\_PATT3\_ATT5ET3\_2 ((dint32\_t)0x00000004)
- #define FSMC\_PATT3\_ATTSET3\_3 ((uint32\_t)0x00000008)
- #define FSMC\_PATT3\_ATTSET3\_4 ((uint32\_t)0x00000010)
- #define FSMC\_PATT3\_ATTSET3\_5 ((uint32\_t)0x00000020)
- #define FSMC\_PATT3\_ATTSET3\_6 ((uint32\_t)0x00000040)
- #define FSMC PATT3 ATTSET3 7 ((uint32 t)0x00000080)
- #define FSMC\_PATT3\_ATTWAIT3 ((uint32\_t)0x0000FF00)
- #define FSMC\_PATT3\_ATTWAIT3\_0 ((uint32\_t)0x00000100)
- #define FSMC\_PATT3\_ATTWAIT3\_1 ((uint32\_t)0x00000200)
- #define FSMC\_PATT3\_ATTWAIT3\_2 ((uint32\_t)0x00000400)
- #define FSMC\_PATT3\_ATTWAIT3\_3 ((uint32\_t)0x00000800)
- #define FSMC\_PATT3\_ATTWAIT3\_4 ((uint32\_t)0x00001000)
- #define FSMC\_PATT3\_ATTWAIT3\_5 ((uint32\_t)0x00002000)
- #define FSMC\_PATT3\_ATTWAIT3\_6 ((uint32\_t)0x00004000)
- #define FSMC PATT3 ATTWAIT3 7 ((uint32 t)0x00008000)
- #define FSMC\_PATT3\_ATTHOLD3 ((uint32\_t)0x00FF0000)
- #define FSMC\_PATT3\_ATTHOLD3\_0 ((uint32\_t)0x00010000)
- #define FSMC\_PATT3\_ATTHOLD3\_1 ((uint32\_t)0x00020000)
- #define FSMC\_PATT3\_ATTHOLD3\_2 ((uint32\_t)0x00040000)
- #define FSMC\_PATT3\_ATTHOLD3\_3 ((uint32\_t)0x00080000)
- #define FSMC\_PATT3\_ATTHOLD3\_4 ((uint32\_t)0x00100000)
- #define FSMC\_PATT3\_ATTHOLD3\_5 ((uint32\_t)0x00200000)
- #define FSMC\_PATT3\_ATTHOLD3\_6 ((uint32\_t)0x00400000)
- #define FSMC PATT3 ATTHOLD3 7 ((uint32 t)0x00800000)
- #define FSMC PATT3 ATTHIZ3 ((uint32 t)0xFF000000)
- #define FSMC\_PATT3\_ATTHIZ3\_0 ((uint32\_t)0x01000000)
- #define FSMC\_PATT3\_ATTHIZ3\_1 ((uint32\_t)0x02000000)
- #define FSMC\_PATT3\_ATTHIZ3\_2 ((uint32\_t)0x04000000)
- #define FSMC\_PATT3\_ATTHIZ3\_3 ((uint32\_t)0x08000000)
- #define FSMC\_PATT3\_ATTHIZ3\_4 ((uint32\_t)0x10000000)
- #define FSMC\_PATT3\_ATTHIZ3\_5 ((uint32\_t)0x20000000)
- #define FSMC\_PATT3\_ATTHIZ3\_6 ((uint32\_t)0x40000000)
- #define FSMC PATT3 ATTHIZ3 7 ((uint32 t)0x80000000)
- #define FSMC PATT4 ATTSET4 ((uint32 t)0x000000FF)
- #define FSMC\_PATT4\_ATTSET4\_0 ((uint32\_t)0x00000001)
- #define FSMC\_PATT4\_ATTSET4\_1 ((uint32\_t)0x00000002)
- #define FSMC\_PATT4\_ATTSET4\_2 ((uint32\_t)0x00000004)
   #define FSMC\_PATT4\_ATTSET4\_3 ((uint32\_t)0x00000008)
- #define FSMC PATT4 ATTSET4 4 ((uint32 t)0x00000010)
- #define FSMC PATT4 ATTSET4 5 ((uint32 t)0x00000020)
- #define FSMC\_PATT4\_ATTSET4\_6 ((uint32\_t)0x00000040)
- \* #define Fowlo\_FATT4\_ATT0E14\_0 ((dint02\_t)0x00000040
- #define FSMC\_PATT4\_ATTSET4\_7 ((uint32\_t)0x00000080)#define FSMC\_PATT4\_ATTWAIT4 ((uint32\_t)0x0000FF00)
- "" | "" | FOLIC | PATTA | ATTIMATA | C. (( i. 100 c.))
- #define FSMC\_PATT4\_ATTWAIT4\_0 ((uint32\_t)0x00000100)
- #define FSMC\_PATT4\_ATTWAIT4\_1 ((uint32\_t)0x00000200)
   #define FSMC\_PATT4\_ATTWAIT4\_0 ((vist02\_t)0x00000200)
- #define FSMC\_PATT4\_ATTWAIT4\_2 ((uint32\_t)0x00000400)
- #define FSMC\_PATT4\_ATTWAIT4\_3 ((uint32\_t)0x00000800)
- #define FSMC\_PATT4\_ATTWAIT4\_4 ((uint32\_t)0x00001000)

```
    #define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000)
```

- #define FSMC\_PATT4\_ATTWAIT4\_6 ((uint32\_t)0x00004000)
- #define FSMC\_PATT4\_ATTWAIT4\_7 ((uint32\_t)0x00008000)
- #define FSMC PATT4 ATTHOLD4 ((uint32 t)0x00FF0000)
- #define FSMC PATT4 ATTHOLD4 0 ((uint32 t)0x00010000)
- #define FSMC\_PATT4\_ATTHOLD4\_1 ((uint32\_t)0x00020000)
- #define FSMC PATT4 ATTHOLD4 2 ((uint32 t)0x00040000)
- #define FSMC\_PATT4\_ATTHOLD4\_3 ((uint32\_t)0x00080000)
- #define FSMC PATT4 ATTHOLD4 4 ((uint32 t)0x00100000)
- #define FSMC PATT4 ATTHOLD4 5 ((uint32 t)0x00200000)
- #define FSMC PATT4 ATTHOLD4 6 ((uint32 t)0x00400000)
- #define FSMC PATT4 ATTHOLD4 7 ((uint32 t)0x00800000)
- #define FSMC PATT4 ATTHIZ4 ((uint32 t)0xFF000000)
- #define FSMC PATT4 ATTHIZ4 0 ((uint32 t)0x01000000)
- #define FSMC\_FALT4\_ALTHIZ4\_0 ((dini32\_t)0x01000000)
- #define FSMC\_PATT4\_ATTHIZ4\_1 ((uint32\_t)0x02000000)
- #define FSMC\_PATT4\_ATTHIZ4\_2 ((uint32\_t)0x04000000)
- #define FSMC\_PATT4\_ATTHIZ4\_3 ((uint32\_t)0x08000000)
   #define FSMC\_PATT4\_ATTHIZ4\_4 ((uint32\_t)0x10000000)
- #define FSMC PATT4 ATTHIZ4 5 ((uint32 t)0x20000000)
- #define FSMC PATT4 ATTHIZ4 6 ((uint32 t)0x40000000)
- #define FSMC\_PATT4\_ATTHIZ4\_7 ((uint32\_t)0x8000000)
- #define FSMC PIO4 IOSET4 ((uint32 t)0x000000FF)
- #define FSMC PIO4 IOSET4 0 ((uint32 t)0x00000001)
- #define FSMC\_PIO4\_IOSET4\_1 ((uint32\_t)0x00000002)
- #define FSMC PIO4 IOSET4 2 ((uint32 t)0x00000004)
- #define FSMC\_PIO4\_IOSET4\_3 ((uint32\_t)0x00000008)
- #define FSMC PIO4 IOSET4 4 ((uint32 t)0x00000010)
- #define FSMC PIO4 IOSET4 5 ((uint32 t)0x00000020)
- #define FSMC PIO4 IOSET4 6 ((uint32 t)0x00000040)
- #define FSMC PIO4 IOSET4 7 ((uint32 t)0x00000080)
- #define FSMC PIO4 IOWAIT4 ((uint32 t)0x0000FF00)
- #define FSMC PIO4 IOWAIT4 0 ((uint32 t)0x00000100)
- #define FSMC\_PIO4\_IOWAIT4\_1 ((uint32\_t)0x00000200)
- #define FSMC\_PIO4\_IOWAIT4\_2 ((uint32\_t)0x00000400)
- #define FSMC\_PIO4\_IOWAIT4\_3 ((uint32\_t)0x00000800)
- #define FSMC\_PIO4\_IOWAIT4\_4 ((uint32\_t)0x00001000)
- #define FSMC\_PIO4\_IOWAIT4\_5 ((uint32\_t)0x00002000)
- #define FSMC\_PIO4\_IOWAIT4\_6 ((uint32\_t)0x00004000)
- #define FSMC\_PIO4\_IOWAIT4\_7 ((uint32\_t)0x00008000)
- #define FSMC PIO4 IOHOLD4 ((uint32 t)0x00FF0000)
- #define FSMC\_PIO4\_IOHOLD4\_0 ((uint32\_t)0x00010000)
- #define FSMC\_PIO4\_IOHOLD4\_1 ((uint32\_t)0x00020000)
- #define FSMC\_PIO4\_IOHOLD4\_2 ((uint32\_t)0x00040000)
- #define FSMC\_PIO4\_IOHOLD4\_3 ((uint32\_t)0x00080000)
- #define FSMC\_PIO4\_IOHOLD4\_4 ((uint32\_t)0x00100000)
- #define FSMC PIO4 IOHOLD4 5 ((uint32 t)0x00200000)
- #define FSMC PIO4 IOHOLD4 6 ((uint32 t)0x00400000)
- #define FSMC PIO4 IOHOLD4 7 ((uint32 t)0x00800000)
- #define FSMC\_PIO4\_IOHIZ4 ((uint32\_t)0xFF000000)
- #define FSMC\_PIO4\_IOHIZ4\_0 ((uint32\_t)0x01000000)
- #define FSMC PIO4 IOHIZ4 1 ((uint32 t)0x02000000)
- #define FSMC PIO4 IOHIZ4 2 ((uint32 t)0x04000000)
- #define FSMC PIO4 IOHIZ4 3 ((uint32 t)0x08000000)
- #define FSMC PIO4 IOHIZ4 4 ((uint32 t)0x10000000)
- #define FSMC\_PIO4\_IOHIZ4\_5 ((uint32\_t)0x20000000)

- #define FSMC\_PIO4\_IOHIZ4\_6 ((uint32\_t)0x40000000)
- #define FSMC\_PIO4\_IOHIZ4\_7 ((uint32\_t)0x80000000)
- #define FSMC\_ECCR2\_ECC2 ((uint32\_t)0xFFFFFFF)
- #define FSMC ECCR3 ECC3 ((uint32 t)0xFFFFFFF)
- #define GPIO\_MODER\_MODER0 ((uint32 t)0x00000003)
- #define GPIO MODER MODER0 0 ((uint32 t)0x00000001)
- #define GPIO MODER MODER0 1 ((uint32 t)0x00000002)
- #define GPIO\_MODER\_MODER1 ((uint32\_t)0x0000000C)
- #define GPIO MODER MODER1 0 ((uint32 t)0x00000004)
- #define GPIO MODER MODER1 1 ((uint32 t)0x00000008)
- #define GPIO MODER MODER2 ((uint32 t)0x00000030)
- #define GPIO MODER MODER2 0 ((uint32 t)0x00000010)
- #define GPIO MODER MODER2 1 ((uint32 t)0x00000020)
- #define GPIO\_MODER\_MODER3 ((uint32 t)0x000000C0)
- #define GPIO\_MODER\_MODER3\_0 ((uint32\_t)0x00000040)
- #define GPIO MODER MODER3 1 ((uint32 t)0x00000080)
- #define GPIO MODER MODER4 ((uint32 t)0x00000300)
- #define GPIO MODER MODER4 0 ((uint32 t)0x00000100)
- #define GPIO\_MODER\_MODER4\_1 ((uint32 t)0x00000200)
- #define GPIO MODER MODER5 ((uint32 t)0x00000C00)
- #define GPIO MODER MODER5 0 ((uint32 t)0x00000400)
- #define GPIO MODER MODER5 1 ((uint32 t)0x00000800)
- #define GPIO MODER MODER6 ((uint32 t)0x00003000)
- #define GPIO\_MODER\_MODER6\_0 ((uint32\_t)0x00001000)
- #define GPIO\_MODER\_MODER6\_1 ((uint32\_t)0x00002000)
- #define GPIO\_MODER\_MODER7 ((uint32\_t)0x0000C000)
- #define GPIO MODER MODER7 0 ((uint32 t)0x00004000)
- #define GPIO MODER MODER7 1 ((uint32 t)0x00008000)
- #define GPIO MODER MODER8 ((uint32 t)0x00030000)
- #define GPIO MODER MODER8 0 ((uint32 t)0x00010000)
- #define GPIO MODER MODER8\_1 ((uint32 t)0x00020000)
- #define GPIO\_MODER\_MODER9 ((uint32 t)0x000C0000)
- #define GPIO\_MODER\_MODER9\_0 ((uint32\_t)0x00040000)
- #define GPIO MODER MODER9 1 ((uint32 t)0x00080000)
- #define GPIO MODER MODER10 ((uint32 t)0x00300000)
- #define GPIO\_MODER\_MODER10\_0 ((uint32\_t)0x00100000)
- #define GPIO\_MODER\_MODER10\_1 ((uint32\_t)0x00200000)
- #define GPIO MODER MODER11 ((uint32 t)0x00C00000)
- #define GPIO\_MODER\_MODER11\_0 ((uint32\_t)0x00400000)
- #define GPIO\_MODER\_MODER11\_1 ((uint32 t)0x00800000)
- #define GPIO MODER MODER12 ((uint32 t)0x03000000)
- #define GPIO MODER MODER12 0 ((uint32 t)0x01000000)
- #define GPIO\_MODER\_MODER12\_1 ((uint32\_t)0x02000000)
- #define GPIO\_MODER\_MODER13 ((uint32\_t)0x0C000000)
- #define GPIO\_MODER\_MODER13\_0 ((uint32\_t)0x04000000)
- #define GPIO MODER MODER13 1 ((uint32 t)0x08000000)
- #define GPIO MODER MODER14 ((uint32 t)0x30000000)
- #define GPIO MODER MODER14 0 ((uint32 t)0x10000000)
- #define GPIO MODER MODER14 1 ((uint32 t)0x20000000)
- #define GPIO\_MODER\_MODER15 ((uint32\_t)0xC0000000)
- #define GPIO MODER MODER15 0 ((uint32 t)0x40000000)
- #define GPIO\_MODER\_MODER15\_1 ((uint32\_t)0x80000000)
- #define GPIO\_OTYPER\_OT\_0 ((uint32\_t)0x00000001)
- #define GPIO OTYPER OT\_1 ((uint32 t)0x00000002)
- #define GPIO\_OTYPER\_OT\_2 ((uint32\_t)0x00000004)

- #define GPIO OTYPER OT 3 ((uint32 t)0x00000008)
- #define GPIO OTYPER OT 4 ((uint32 t)0x00000010)
- #define GPIO\_OTYPER\_OT\_5 ((uint32\_t)0x00000020)
- #define GPIO OTYPER OT 6 ((uint32 t)0x00000040)
- #define GPIO\_OTYPER\_OT\_7 ((uint32\_t)0x00000080)
- #define GPIO\_OTYPER\_OT\_8 ((uint32\_t)0x00000100)
- #define GPIO\_OTYPER\_OT\_9 ((uint32\_t)0x00000200)
- #define GPIO\_OTYPER\_OT\_10 ((uint32\_t)0x00000400)
- #define GPIO OTYPER OT 11 ((uint32 t)0x00000800)
- #define GPIO OTYPER OT 12 ((uint32 t)0x00001000)
- #define GPIO\_OTYPER\_OT\_13 ((uint32\_t)0x00002000)
- #define GPIO\_OTYPER\_OT\_14 ((uint32\_t)0x00004000)
- #define GPIO OTYPER OT\_15 ((uint32 t)0x00008000)
- #define di 10\_0111 E11\_01\_13 ((dint02\_t)0x0000000)
- #define GPIO\_OSPEEDER\_OSPEEDR0 ((uint32\_t)0x00000003)
   #define GPIO\_OSPEEDER\_OSPEEDR0\_0 ((uint32\_t)0x00000001)
- #define GPIO OSPEEDER OSPEEDR0 1 ((uint32 t)0x00000002)
- #define GPIO\_OSPEEDER\_OSPEEDR1 ((uint32\_t)0x0000000C)
- #define GPIO OSPEEDER OSPEEDR1 0 ((uint32 t)0x00000004)
- #define GPIO\_OSPEEDER\_OSPEEDR1\_1 ((uint32 t)0x00000008)
- #define GPIO OSPEEDER OSPEEDR2 ((uint32 t)0x00000030)
- #define GPIO OSPEEDER OSPEEDR2 0 ((uint32 t)0x00000010)
- #define GPIO OSPEEDER OSPEEDR2 1 ((uint32 t)0x00000020)
- #define GPIO OSPEEDER OSPEEDR3 ((uint32 t)0x000000C0)
- #define GPIO OSPEEDER OSPEEDR3 0 ((uint32 t)0x00000040)
- #define GPIO OSPEEDER OSPEEDR3 1 ((uint32 t)0x00000080)
- #define GPIO\_OSPEEDER\_OSPEEDR4 ((uint32\_t)0x00000300)
- #define GPIO OSPEEDER OSPEEDR4 0 ((uint32 t)0x00000100)
- #define GPIO OSPEEDER OSPEEDR4 1 ((uint32 t)0x00000200)
- #define GPIO OSPEEDER OSPEEDR5 ((uint32 t)0x00000C00)
- #define GPIO OSPEEDER OSPEEDR5 0 ((uint32 t)0x00000400)
- #define GPIO OSPEEDER OSPEEDR5 1 ((uint32 t)0x00000800)
- #define GPIO OSPEEDER OSPEEDR6 ((uint32 t)0x00003000)
- #define GPIO\_OSPEEDER\_OSPEEDR6\_0 ((uint32\_t)0x00001000)
- #define GPIO\_OSPEEDER\_OSPEEDR6\_1 ((uint32\_t)0x00002000)
- #define GPIO\_OSPEEDER\_OSPEEDR7 ((uint32\_t)0x0000C000)
- #define GPIO\_OSPEEDER\_OSPEEDR7\_0 ((uint32\_t)0x00004000)
- #define GPIO\_OSPEEDER\_OSPEEDR7\_1 ((uint32\_t)0x00008000)
- #define GPIO OSPEEDER OSPEEDR8 ((uint32 t)0x00030000)
- #define GPIO OSPEEDER OSPEEDR8 0 ((uint32 t)0x00010000)
- #define GPIO OSPEEDER OSPEEDR8 1 ((uint32 t)0x00020000)
- #define GPIO OSPEEDER OSPEEDR9 ((uint32 t)0x000C0000)
- #define GPIO OSPEEDER OSPEEDR9 0 ((uint32 t)0x00040000)
- #define GPIO\_OSPEEDER\_OSPEEDR9\_1 ((uint32\_t)0x00080000)
- #define GPIO\_OSPEEDER\_OSPEEDR10 ((uint32\_t)0x00300000)
- #define GPIO OSPEEDER OSPEEDR10 0 ((uint32 t)0x00100000)
- #define GPIO OSPEEDER OSPEEDR10 1 ((uint32 t)0x00200000)
- #define GPIO\_OSPEEDER\_OSPEEDR11 ((uint32\_t)0x00C00000)
- #define GPIO\_OSPEEDER\_OSPEEDR11\_0 ((uint32\_t)0x00400000)
- #define GPIO OSPEEDER OSPEEDR11 1 ((uint32 t)0x00800000)
- #define GPIO OSPEEDER OSPEEDR12 ((uint32 t)0x03000000)
- #define GPIO OSPEEDER OSPEEDR12 0 ((uint32 t)0x01000000)
- #define GPIO\_OSPEEDER\_OSPEEDR12\_1 ((uint32\_t)0x02000000)
- #define GPIO OSPEEDER OSPEEDR13 ((uint32 t)0x0C000000)
- #define GPIO OSPEEDER OSPEEDR13 0 ((uint32 t)0x04000000)
- #define GPIO OSPEEDER OSPEEDR13 1 ((uint32 t)0x08000000)

- #define GPIO\_OSPEEDER\_OSPEEDR14 ((uint32\_t)0x30000000)
- #define GPIO OSPEEDER OSPEEDR14 0 ((uint32 t)0x10000000)
- #define GPIO OSPEEDER OSPEEDR14 1 ((uint32 t)0x20000000)
- #define GPIO OSPEEDER OSPEEDR15 ((uint32 t)0xC0000000)
- #define GPIO OSPEEDER OSPEEDR15 0 ((uint32 t)0x40000000)
- #define GPIO OSPEEDER OSPEEDR15 1 ((uint32 t)0x80000000)
- #define GPIO\_PUPDR\_PUPDR0 ((uint32\_t)0x00000003)
- #define GPIO\_PUPDR\_PUPDR0\_0 ((uint32\_t)0x00000001)
- #define GPIO\_PUPDR\_PUPDR0\_1 ((uint32\_t)0x00000002)
- #define GPIO PUPDR PUPDR1 ((uint32 t)0x0000000C)
- #define GPIO\_PUPDR\_PUPDR1\_0 ((uint32\_t)0x00000004)
- #define GPIO\_PUPDR\_PUPDR1\_1 ((uint32\_t)0x00000008)
- #define GPIO\_PUPDR\_PUPDR2 ((uint32 t)0x00000030)
- #define GPIO\_PUPDR\_PUPDR2\_0 ((uint32\_t)0x00000010)
- #define GPIO\_PUPDR\_PUPDR2\_1 ((uint32\_t)0x00000020)
- #define GPIO PUPDR PUPDR3 ((uint32 t)0x000000C0)
- #define GPIO\_PUPDR\_PUPDR3\_0 ((uint32\_t)0x00000040)
- #define GPIO PUPDR PUPDR3 1 ((uint32 t)0x00000080)
- #define GPIO\_PUPDR\_PUPDR4 ((uint32\_t)0x00000300)
- #define GPIO\_PUPDR\_PUPDR4\_0 ((uint32\_t)0x00000100)
- #define GPIO\_PUPDR\_PUPDR4\_1 ((uint32\_t)0x00000200)
- #define GPIO\_PUPDR\_PUPDR5 ((uint32\_t)0x00000C00)
- #define GPIO\_PUPDR\_PUPDR5\_0 ((uint32\_t)0x00000400)
- #define GPIO\_PUPDR\_PUPDR5\_1 ((uint32\_t)0x00000800)
- #define GPIO\_PUPDR\_PUPDR6 ((uint32\_t)0x00003000)
- #define GPIO\_PUPDR\_PUPDR6\_0 ((uint32\_t)0x00001000)
- #define GPIO\_PUPDR\_PUPDR6\_1 ((uint32\_t)0x00002000)
- #define **GPIO PUPDR PUPDR7** ((uint32 t)0x0000C000)
- #define GPIO PUPDR PUPDR7 0 ((uint32 t)0x00004000)
- #define GPIO PUPDR PUPDR7 1 ((uint32 t)0x00008000)
- #define GPIO\_PUPDR\_PUPDR8 ((uint32 t)0x00030000)
- #define GPIO\_PUPDR\_PUPDR8\_0 ((uint32\_t)0x00010000)
- #define GPIO\_PUPDR\_PUPDR8\_1 ((uint32\_t)0x00020000)
- #define GPIO\_PUPDR\_PUPDR9 ((uint32\_t)0x000C0000)
- #define GPIO\_PUPDR\_PUPDR9\_0 ((uint32\_t)0x00040000)
- #define GPIO\_PUPDR\_PUPDR9\_1 ((uint32\_t)0x00080000)
- #define GPIO\_PUPDR\_PUPDR10 ((uint32\_t)0x00300000)
- #define GPIO\_PUPDR\_PUPDR10\_0 ((uint32\_t)0x00100000)
- #define GPIO PUPDR PUPDR10 1 ((uint32 t)0x00200000)
- #define GPIO PUPDR PUPDR11 ((uint32 t)0x00C00000)
- #define GPIO PUPDR PUPDR11 0 ((uint32 t)0x00400000)
- #define GPIO\_PUPDR\_PUPDR11\_1 ((uint32\_t)0x00800000)
- #define GPIO\_PUPDR\_PUPDR12 ((uint32\_t)0x03000000)
- #define GPIO\_PUPDR\_PUPDR12\_0 ((uint32\_t)0x01000000)
- #define GPIO\_PUPDR\_PUPDR12\_1 ((uint32\_t)0x02000000)
- #define GPIO PUPDR PUPDR13 ((uint32 t)0x0C000000)
- #define GPIO\_PUPDR\_PUPDR13\_0 ((uint32\_t)0x04000000)
- #define GPIO\_PUPDR\_PUPDR13\_1 ((uint32\_t)0x08000000)
   #define GPIO\_PUPDR\_PUPDR14 ((uint32\_t)0x30000000)
- #define GPIO\_PUPDR\_PUPDR14\_0 ((uint32\_t)0x10000000)
- #define GPIO PUPDR PUPDR14\_1 ((uint32\_t)0x20000000)
- #define GPIO PUPDR PUPDR15 ((uint32 t)0xC0000000)
- #define GPIO PUPDR PUPDR15 0 ((uint32 t)0x40000000)
- #define GPIO PUPDR PUPDR15 1 ((uint32 t)0x80000000)
- #define GPIO\_IDR\_IDR\_0 ((uint32\_t)0x00000001)

- #define GPIO IDR IDR 1 ((uint32 t)0x00000002)
- #define GPIO IDR IDR 2 ((uint32 t)0x00000004)
- #define GPIO\_IDR\_IDR\_3 ((uint32\_t)0x00000008)
- #define GPIO\_IDR\_IDR\_4 ((uint32\_t)0x00000010)
- #define GPIO\_IDR\_IDR\_5 ((uint32\_t)0x00000020)
- #define GPIO\_IDR\_IDR\_6 ((uint32\_t)0x00000040)
- #define GPIO\_IDR\_IDR\_7 ((uint32\_t)0x00000080)
- #define GPIO\_IDR\_IDR\_8 ((uint32\_t)0x00000100)
- #define GPIO IDR IDR 9 ((uint32 t)0x00000200)
- #define GPIO\_IDR\_IDR\_10 ((uint32 t)0x00000400)
- #define GPIO IDR IDR 11 ((uint32 t)0x00000800)
- #define GPIO IDR IDR\_12 ((uint32 t)0x00001000)
- #define GPIO\_IDR\_IDR\_13 ((uint32 t)0x00002000)
- #define GPIO IDR IDR 14 ((uint32 t)0x00004000)
- #define GPIO\_IDR\_IDR\_15 ((uint32\_t)0x00008000)
- #define GPIO OTYPER IDR 0 GPIO IDR IDR 0
- #define GPIO\_OTYPER\_IDR\_1 GPIO\_IDR\_IDR\_1
- #define GPIO OTYPER IDR 2 GPIO IDR IDR 2
- #define GPIO OTYPER IDR 3 GPIO IDR IDR 3
- #define GPIO OTYPER IDR 4 GPIO IDR IDR 4
- #define GPIO OTYPER IDR 5 GPIO IDR IDR 5
- #define GPIO OTYPER IDR 6 GPIO IDR IDR 6
- #define GPIO OTYPER IDR 7 GPIO IDR IDR 7
- #define GPIO OTYPER IDR 8 GPIO IDR IDR 8
- #define GPIO OTYPER IDR 9 GPIO IDR IDR 9
- #define GPIO\_OTYPER\_IDR\_10 GPIO\_IDR\_IDR\_10
- #define di lo\_otti En\_lbit\_lo di lo\_lbit\_lbit\_lo
- #define GPIO\_OTYPER\_IDR\_11 GPIO\_IDR\_IDR\_11
- #define GPIO\_OTYPER\_IDR\_12 GPIO\_IDR\_IDR\_12
   #define GPIO\_OTYPER\_IDR\_13 GPIO\_IDR\_IDR\_13
- #define GPIO OTYPER IDR 14 GPIO IDR IDR 14
- #define GPIO OTYPER IDR 15 GPIO IDR IDR 15
- #define GPIO ODR ODR 0 ((uint32 t)0x00000001)
- #define GPIO\_ODR\_ODR\_1 ((uint32\_t)0x00000002)
- #define GPIO ODR ODR 2 ((uint32 t)0x00000004)
- #define GPIO ODR ODR 3 ((uint32 t)0x00000008)
- #define GPIO ODR ODR 4 ((uint32 t)0x00000010)
- #define GPIO ODR ODR 5 ((uint32 t)0x00000020)
- #define GPIO ODR ODR 6 ((uint32 t)0x00000040)
- #define GPIO ODR ODR 7 ((uint32 t)0x00000080)
- #define GPIO ODR ODR 8 ((uint32 t)0x00000100)
- #define GPIO ODR ODR 9 ((uint32 t)0x00000200)
- #define GPIO\_ODR\_ODR\_10 ((uint32\_t)0x00000400)
- #define GPIO\_ODR\_ODR\_11 ((uint32\_t)0x00000800)
- #define GPIO\_ODR\_ODR\_12 ((uint32\_t)0x00001000)
- #define GPIO ODR ODR 13 ((uint32 t)0x00002000)
- #define GPIO ODR ODR 14 ((uint32 t)0x00004000)
- #define GPIO ODR ODR 15 ((uint32 t)0x00008000)
- #define GPIO OTYPER ODR 0 GPIO ODR ODR 0
- #define GPIO OTYPER ODR 1 GPIO ODR ODR 1
- #define GPIO OTYPER ODR 2 GPIO ODR ODR 2
- #define GPIO OTYPER ODR 3 GPIO ODR ODR 3
- #define GPIO\_OTYPER\_ODR\_4 GPIO\_ODR\_ODR\_4
- #define GPIO\_OTYPER\_ODR\_5 GPIO\_ODR\_ODR\_5
- #define GPIO\_OTYPER\_ODR\_6 GPIO\_ODR\_ODR\_6
- #define GPIO OTYPER ODR 7 GPIO ODR ODR 7

- #define GPIO OTYPER ODR 8 GPIO ODR ODR 8
- #define GPIO OTYPER ODR 9 GPIO ODR ODR 9
- #define GPIO\_OTYPER\_ODR\_10 GPIO\_ODR\_ODR\_10
- #define GPIO OTYPER ODR 11 GPIO ODR ODR 11
- #define GPIO\_OTYPER\_ODR\_12 GPIO\_ODR\_ODR\_12
- #define GPIO\_OTYPER\_ODR\_13 GPIO\_ODR\_ODR\_13
- #define GPIO OTYPER ODR 14 GPIO ODR ODR 14
- #define GPIO\_OTYPER\_ODR\_15 GPIO\_ODR\_ODR\_15
- #define GPIO\_BSRR\_BS\_0 ((uint32\_t)0x00000001)
- #define GPIO BSRR BS 1 ((uint32 t)0x00000002)
- #define GPIO BSRR BS 2 ((uint32 t)0x00000004)
- #define GPIO BSRR BS 3 ((uint32 t)0x00000008)
- #define GPIO BSRR BS 4 ((uint32 t)0x00000010)
- #define GPIO BSRR BS 5 ((uint32 t)0x00000020)
- #define GPIO\_BSRR\_BS\_6 ((uint32\_t)0x00000040)
- #define GPIO BSRR BS 7 ((uint32 t)0x00000080)
- #define GPIO BSRR BS 8 ((uint32 t)0x00000100)
- #define GPIO BSRR BS 9 ((uint32 t)0x00000200)
- #define GPIO\_BSRR\_BS\_10 ((uint32 t)0x00000400)
- #define GPIO\_BSRR\_BS\_11 ((uint32\_t)0x00000800)
- #define GPIO\_BSRR\_BS\_12 ((uint32\_t)0x00001000)
- #define GPIO\_BSRR\_BS\_13 ((uint32\_t)0x00002000)
- #define GPIO BSRR BS 14 ((uint32 t)0x00004000)
- #define GPIO\_BSRR\_BS\_15 ((uint32\_t)0x00008000)
- #define **GPIO BSRR BR 0** ((uint32 t)0x00010000)
- #define GPIO\_BSRR\_BR\_1 ((uint32\_t)0x00020000)
- #define GPIO BSRR BR 2 ((uint32 t)0x00040000)
- #define GPIO BSRR BR 3 ((uint32 t)0x00080000)
- #define GPIO BSRR BR 4 ((uint32 t)0x00100000)
- #define GPIO BSRR BR 5 ((uint32 t)0x00200000)
- #define GPIO BSRR BR 6 ((uint32 t)0x00400000)
- #define GPIO BSRR BR 7 ((uint32 t)0x00800000)
- #define GPIO\_BSRR\_BR\_8 ((uint32\_t)0x01000000)
- #define GPIO BSRR BR 9 ((uint32 t)0x02000000)
- #define GPIO\_BSRR\_BR\_10 ((uint32\_t)0x04000000)
- #define GPIO\_BSRR\_BR\_11 ((uint32\_t)0x08000000)
- #define GPIO\_BSRR\_BR\_12 ((uint32\_t)0x10000000)
- #define GPIO\_BSRR\_BR\_13 ((uint32\_t)0x20000000)
- #define GPIO BSRR BR 14 ((uint32 t)0x40000000)
- #define GPIO BSRR BR 15 ((uint32 t)0x80000000)
- #define HASH CR INIT ((uint32 t)0x00000004)
- #define HASH CR DMAE ((uint32 t)0x00000008)
- #define HASH\_CR\_DATATYPE ((uint32\_t)0x00000030)
- #define HASH\_CR\_DATATYPE\_0 ((uint32\_t)0x00000010)
- #define HASH CR DATATYPE\_1 ((uint32\_t)0x00000020)
- #define HASH CR MODE ((uint32 t)0x00000040)
- #define HASH CR ALGO ((uint32 t)0x00000080)
- #define HASH CR NBW ((uint32 t)0x00000F00)
- #define HASH\_CR\_NBW\_0 ((uint32\_t)0x00000100)
- #define HASH\_CR\_NBW\_1 ((uint32\_t)0x00000200)
- #define HASH CR NBW 2 ((uint32 t)0x00000400)
- #define HASH\_CR\_NBW\_3 ((uint32\_t)0x00000800)
- #define HASH\_CR\_DINNE ((uint32\_t)0x00001000)
- #define HASH\_CR\_LKEY ((uint32\_t)0x00010000)
- #define HASH\_STR\_NBW ((uint32\_t)0x0000001F)

- #define HASH\_STR\_NBW\_0 ((uint32\_t)0x00000001)
- #define HASH\_STR\_NBW\_1 ((uint32\_t)0x00000002)
- #define HASH\_STR\_NBW\_2 ((uint32\_t)0x00000004)
- #define HASH\_STR\_NBW\_3 ((uint32\_t)0x00000008)
- #define HASH STR NBW 4 ((uint32 t)0x00000010)
- #define HASH STR DCAL ((uint32 t)0x00000100)
- #define HASH\_IMR\_DINIM ((uint32\_t)0x00000001)
- #define HASH\_IMR\_DCIM ((uint32\_t)0x00000002)
- #define HASH\_SR\_DINIS ((uint32\_t)0x00000001)
- #define HASH SR DCIS ((uint32 t)0x00000002)
- #define HASH\_SR\_DMAS ((uint32\_t)0x00000004)
- #define HASH\_SR\_BUSY ((uint32\_t)0x00000008)
- #define I2C\_CR1\_PE ((uint16\_t)0x0001)
- #define I2C\_CR1\_SMBUS ((uint16\_t)0x0002)
- #define I2C\_CR1\_SMBTYPE ((uint16\_t)0x0008)
- #define I2C CR1 ENARP ((uint16 t)0x0010)
- #define I2C\_CR1\_ENPEC ((uint16\_t)0x0020)
- #define I2C CR1 ENGC ((uint16 t)0x0040)
- #define I2C CR1 NOSTRETCH ((uint16 t)0x0080)
- #define I2C\_CR1\_START ((uint16\_t)0x0100)
- #define I2C\_CR1\_STOP ((uint16\_t)0x0200)
- #define I2C CR1 ACK ((uint16 t)0x0400)
- #define I2C CR1 POS ((uint16 t)0x0800)
- #define I2C\_CR1\_PEC ((uint16\_t)0x1000)
- #define I2C CR1 ALERT ((uint16 t)0x2000)
- #define I2C\_CR1\_SWRST ((uint16\_t)0x8000)
- #define I2C CR2 FREQ ((uint16 t)0x003F)
- #define I2C CR2 FREQ 0 ((uint16 t)0x0001)
- #define I2C\_CR2\_FREQ\_1 ((uint16\_t)0x0002)
- #define I2C\_CR2\_FREQ\_2 ((uint16\_t)0x0004)
- #define I2C\_CR2\_FREQ\_3 ((uint16\_t)0x0008)
- #define I2C\_CR2\_FREQ\_4 ((uint16\_t)0x0010)
- #define I2C\_CR2\_FREQ\_5 ((uint16\_t)0x0020)
   #define I2C\_CR2\_ITERREN ((uint16\_t)0x0100)
- #define I2C CR2 ITEVTEN ((uint16 t)0x0200)
- #define I2C CR2 ITBUFEN ((uint16 t)0x0400)
- #define I2C CR2 DMAEN ((uint16 t)0x0800)
- \* #define 120\_OH2\_DMALN ((dint10\_t)0x0000
- #define I2C\_CR2\_LAST ((uint16\_t)0x1000)
- #define I2C\_OAR1\_ADD1\_7 ((uint16\_t)0x00FE)
- #define I2C OAR1 ADD8 9 ((uint16 t)0x0300)
- #define I2C OAR1 ADD0 ((uint16 t)0x0001)
- #define I2C\_OAR1\_ADD1 ((uint16\_t)0x0002)
- #define I2C\_OAR1\_ADD2 ((uint16\_t)0x0004)
- #define I2C\_OAR1\_ADD3 ((uint16\_t)0x0008)
- #define I2C\_OAR1\_ADD4 ((uint16\_t)0x0010)
- #define I2C\_OAR1\_ADD5 ((uint16\_t)0x0020)
- #define I2C\_OAR1\_ADD6 ((uint16\_t)0x0040)
- #define I2C\_OAR1\_ADD7 ((uint16\_t)0x0080)
- #define I2C\_OAR1\_ADD8 ((uint16\_t)0x0100)
- #define I2C\_OAR1\_ADD9 ((uint16\_t)0x0200)
- #define I2C OAR1 ADDMODE ((uint16 t)0x8000)
- #define I2C\_OAR2\_ENDUAL ((uint8\_t)0x01)
- #define I2C OAR2 ADD2 ((uint8 t)0xFE)
- #define I2C DR DR ((uint8 t)0xFF)
- #define I2C\_SR1\_SB ((uint16\_t)0x0001)

- #define I2C\_SR1\_ADDR ((uint16\_t)0x0002)
- #define I2C\_SR1\_BTF ((uint16\_t)0x0004)
- #define I2C\_SR1\_ADD10 ((uint16\_t)0x0008)
- #define I2C SR1 STOPF ((uint16 t)0x0010)
- #define I2C SR1 RXNE ((uint16 t)0x0040)
- #define I2C\_SR1\_TXE ((uint16\_t)0x0080)
- #define I2C SR1 BERR ((uint16 t)0x0100)
- #define I2C\_SR1\_ARLO ((uint16\_t)0x0200)
- #define I2C\_SR1\_AF ((uint16\_t)0x0400)
- #define I2C\_SR1\_OVR ((uint16\_t)0x0800)
- #define I2C\_SR1\_PECERR ((uint16\_t)0x1000)
- #define I2C\_SR1\_TIMEOUT ((uint16\_t)0x4000)
- #define I2C\_SR1\_SMBALERT ((uint16\_t)0x8000)
- #define I2C\_SR2\_MSL ((uint16\_t)0x0001)
- #define I2C\_SR2\_BUSY ((uint16\_t)0x0002)
- #define I2C\_SR2\_TRA ((uint16\_t)0x0004)
- #define I2C\_SR2\_GENCALL ((uint16\_t)0x0010)
- #define I2C SR2 SMBDEFAULT ((uint16 t)0x0020)
- #define I2C SR2 SMBHOST ((uint16 t)0x0040)
- #define I2C\_SR2\_DUALF ((uint16\_t)0x0080)
- #define I2C\_SR2\_PEC ((uint16\_t)0xFF00)
- #define I2C CCR CCR ((uint16 t)0x0FFF)
- #define I2C CCR DUTY ((uint16 t)0x4000)
- #define I2C\_CCR\_FS ((uint16\_t)0x8000)
- #define I2C\_TRISE\_TRISE ((uint8\_t)0x3F)
- #define IWDG\_KR\_KEY ((uint16\_t)0xFFFF)
- #define IWDG\_PR\_PR ((uint8\_t)0x07)
- #define IWDG\_PR\_PR\_0 ((uint8\_t)0x01)
- #define IWDG\_PR\_PR\_1 ((uint8\_t)0x02)
- #define IWDG\_PR\_PR\_2 ((uint8\_t)0x04)
- #define IWDG\_RLR\_RL ((uint16\_t)0x0FFF)
- #define IWDG SR PVU ((uint8 t)0x01)
- #define IWDG\_SR\_RVU ((uint8\_t)0x02)
- #define PWR\_CR\_LPDS ((uint16\_t)0x0001)
- #define PWR\_CR\_PDDS ((uint16\_t)0x0002)
- #define PWR\_CR\_CWUF ((uint16\_t)0x0004)
- #define PWR\_CR\_CSBF ((uint16\_t)0x0008)
- #define PWR\_CR\_PVDE ((uint16\_t)0x0010)
- #define PWR\_CR\_PLS ((uint16\_t)0x00E0)
- #define PWR\_CR\_PLS\_0 ((uint16\_t)0x0020)
- #define PWR\_CR\_PLS\_1 ((uint16\_t)0x0040)
- #define PWR\_CR\_PLS\_2 ((uint16\_t)0x0080)
- #define PWR\_CR\_PLS\_LEV0 ((uint16\_t)0x0000)
- #define PWR\_CR\_PLS\_LEV1 ((uint16\_t)0x0020)
- #define PWR\_CR\_PLS\_LEV2 ((uint16\_t)0x0040)
  #define PWR CR PLS LEV3 ((uint16\_t)0x0060)
- #define PWR CR PLS LEV4 ((uint16 t)0x0080)
- #define PWR\_CR\_PLS\_LEV5 ((uint16\_t)0x00A0)
- #define PWR\_CR\_PLS\_LEV6 ((uint16\_t)0x00C0)
- #define PWR\_CR\_PLS\_LEV7 ((uint16\_t)0x00E0)
- #define PWR CR DBP ((uint16 t)0x0100)
- #define PWR\_CR\_FPDS ((uint16\_t)0x0200)
- #define PWR CR VOS ((uint16 t)0x4000)
- #define PWR\_CR\_PMODE PWR CR VOS
- #define PWR\_CSR\_WUF ((uint16\_t)0x0001)

- #define PWR CSR SBF ((uint16 t)0x0002)
- #define PWR CSR PVDO ((uint16 t)0x0004)
- #define PWR\_CSR\_BRR ((uint16\_t)0x0008)
- #define PWR CSR EWUP ((uint16 t)0x0100)
- #define PWR CSR BRE ((uint16 t)0x0200)
- #define PWR CSR VOSRDY ((uint16 t)0x4000)
- #define PWR CSR REGRDY PWR CSR VOSRDY
- #define RCC\_CR\_HSION ((uint32\_t)0x00000001)
- #define RCC CR HSIRDY ((uint32 t)0x00000002)
- #define RCC CR HSITRIM ((uint32 t)0x000000F8)
- #define RCC CR HSITRIM 0 ((uint32 t)0x00000008)
- #define RCC CR HSITRIM 1 ((uint32 t)0x00000010)
- #define RCC CR HSITRIM 2 ((uint32 t)0x00000020)
- #define RCC CR HSITRIM 3 ((uint32 t)0x00000040)
- #define RCC\_CR\_HSITRIM\_4 ((uint32\_t)0x00000080)
- #define RCC CR HSICAL ((uint32 t)0x0000FF00)
- #define RCC CR HSICAL 0 ((uint32 t)0x00000100)
- #define RCC CR HSICAL 1 ((uint32 t)0x00000200)
- #define RCC CR HSICAL 2 ((uint32 t)0x00000400)
- #define RCC\_CR\_HSICAL\_3 ((uint32\_t)0x00000800)
- #define RCC\_CR\_HSICAL\_4 ((uint32\_t)0x00001000)
- #define RCC CR HSICAL 5 ((uint32 t)0x00002000)
- #define RCC CR HSICAL 6 ((uint32 t)0x00004000)
- #define RCC\_CR\_HSICAL\_7 ((uint32\_t)0x00008000)
- #define RCC CR HSEON ((uint32 t)0x00010000)
- #define RCC\_CR\_HSERDY ((uint32\_t)0x00020000)
- #define RCC CR HSEBYP ((uint32 t)0x00040000)
- #define RCC CR CSSON ((uint32 t)0x00080000)
- #define RCC CR PLLON ((uint32 t)0x01000000)
- #define RCC CR PLLRDY ((uint32 t)0x02000000)
- #define RCC CR PLLI2SON ((uint32 t)0x04000000)
- #define RCC CR PLLI2SRDY ((uint32 t)0x08000000) #define RCC\_PLLCFGR\_PLLM ((uint32\_t)0x0000003F)
- #define RCC PLLCFGR PLLM 0 ((uint32 t)0x00000001)
- #define RCC\_PLLCFGR\_PLLM\_1 ((uint32\_t)0x00000002)
- #define RCC PLLCFGR PLLM 2 ((uint32 t)0x00000004)
- #define RCC\_PLLCFGR\_PLLM\_3 ((uint32\_t)0x00000008)
- #define RCC\_PLLCFGR\_PLLM\_4 ((uint32\_t)0x00000010)
- #define RCC\_PLLCFGR\_PLLM\_5 ((uint32\_t)0x00000020)
- #define RCC PLLCFGR PLLN ((uint32 t)0x00007FC0)
- #define RCC PLLCFGR PLLN 0 ((uint32 t)0x00000040)
- #define RCC PLLCFGR PLLN 1 ((uint32 t)0x00000080)
- #define RCC PLLCFGR PLLN 2 ((uint32 t)0x00000100)
- #define RCC\_PLLCFGR\_PLLN\_3 ((uint32\_t)0x00000200)
- #define RCC PLLCFGR PLLN 4 ((uint32 t)0x00000400)
- #define RCC PLLCFGR PLLN 5 ((uint32 t)0x00000800)
- #define RCC PLLCFGR PLLN 6 ((uint32 t)0x00001000)
- #define RCC PLLCFGR PLLN 7 ((uint32 t)0x00002000)
- #define RCC PLLCFGR PLLN 8 ((uint32 t)0x00004000)
- #define RCC\_PLLCFGR\_PLLP ((uint32\_t)0x00030000)
- #define RCC PLLCFGR PLLP 0 ((uint32 t)0x00010000)
- #define RCC PLLCFGR PLLP 1 ((uint32 t)0x00020000)
- #define RCC PLLCFGR PLLSRC ((uint32 t)0x00400000)
- #define RCC PLLCFGR PLLSRC HSE ((uint32 t)0x00400000)
- #define RCC PLLCFGR PLLSRC HSI ((uint32 t)0x00000000)

- #define RCC\_PLLCFGR\_PLLQ ((uint32\_t)0x0F000000)
- #define RCC PLLCFGR PLLQ 0 ((uint32 t)0x01000000)
- #define RCC\_PLLCFGR\_PLLQ\_1 ((uint32\_t)0x02000000)
- #define RCC\_PLLCFGR\_PLLQ\_2 ((uint32\_t)0x04000000)
- #define RCC PLLCFGR PLLQ 3 ((uint32 t)0x08000000)
- #define RCC\_CFGR\_SW ((uint32\_t)0x00000003)
- #define RCC\_CFGR\_SW\_0 ((uint32\_t)0x00000001)
- #define RCC\_CFGR\_SW\_1 ((uint32\_t)0x00000002)
- #define RCC\_CFGR\_SW\_HSI ((uint32\_t)0x00000000)
- #define RCC CFGR SW HSE ((uint32 t)0x00000001)
- #define RCC CFGR SW PLL ((uint32 t)0x00000002)
- #define RCC CFGR SWS ((uint32 t)0x0000000C)
- #define RCC\_CFGR\_SWS\_0 ((uint32\_t)0x00000004)
- #define RCC CFGR SWS 1 ((uint32 t)0x00000008)
- #define RCC\_CFGR\_SWS\_HSI ((uint32\_t)0x00000000)
- #define RCC CFGR SWS HSE ((uint32 t)0x00000004)
- #define RCC CFGR SWS PLL ((uint32 t)0x00000008)
- #define RCC CFGR HPRE ((uint32 t)0x000000F0)
- #define RCC CFGR HPRE 0 ((uint32 t)0x00000010)
- #define RCC\_CFGR\_HPRE\_1 ((uint32\_t)0x00000020)
- #define RCC\_CFGR\_HPRE\_2 ((uint32\_t)0x00000040)
- #define RCC\_CFGR\_HPRE\_3 ((uint32\_t)0x00000080)
- #define RCC\_CFGR\_HPRE\_DIV1 ((uint32\_t)0x00000000)
- #define RCC\_CFGR\_HPRE\_DIV2 ((uint32\_t)0x00000080)
- #define RCC\_CFGR\_HPRE\_DIV4 ((uint32\_t)0x00000090)
- #define RCC\_CFGR\_HPRE\_DIV8 ((uint32\_t)0x000000A0)
- #define RCC CFGR HPRE DIV16 ((uint32 t)0x000000B0)
- #define RCC\_CFGR\_HPRE\_DIV64 ((uint32\_t)0x000000C0)
- #define RCC\_CFGR\_HPRE\_DIV128 ((uint32\_t)0x000000D0)
- #define RCC\_CFGR\_HPRE\_DIV256 ((uint32\_t)0x000000E0)
- #define RCC\_CFGR\_HPRE\_DIV512 ((uint32\_t)0x000000F0)
- #define RCC CFGR PPRE1 ((uint32 t)0x00001C00)
- #define RCC\_CFGR\_PPRE1\_0 ((uint32\_t)0x00000400)
- #define RCC\_CFGR\_PPRE1\_1 ((uint32\_t)0x00000800)
- #define RCC\_CFGR\_PPRE1\_2 ((uint32\_t)0x00001000)
- #define RCC\_CFGR\_PPRE1\_DIV1 ((uint32\_t)0x00000000)
- #define RCC\_CFGR\_PPRE1\_DIV2 ((uint32\_t)0x00001000)
- #define RCC\_CFGR\_PPRE1\_DIV4 ((uint32\_t)0x00001400)
- #define RCC\_CFGR\_PPRE1\_DIV8 ((uint32\_t)0x00001800)
- #define RCC CFGR PPRE1 DIV16 ((uint32 t)0x00001C00)
- #define RCC CFGR PPRE2 ((uint32 t)0x0000E000)
- #define RCC\_CFGR\_PPRE2\_0 ((uint32\_t)0x00002000)
- #define RCC\_CFGR\_PPRE2\_1 ((uint32\_t)0x00004000)
- #define RCC\_CFGR\_PPRE2\_2 ((uint32\_t)0x00008000)
- #define RCC\_CFGR\_PPRE2\_DIV1 ((uint32\_t)0x00000000)
- #define RCC\_CFGR\_PPRE2\_DIV2 ((uint32\_t)0x00008000)
- #define RCC\_CFGR\_PPRE2\_DIV4 ((uint32\_t)0x0000A000)
- #define RCC\_CFGR\_PPRE2\_DIV8 ((uint32\_t)0x0000C000)
- #define RCC\_CFGR\_PPRE2\_DIV16 ((uint32\_t)0x0000E000)
- #define RCC\_CFGR\_RTCPRE ((uint32\_t)0x001F0000)
- #define RCC\_CFGR\_RTCPRE\_0 ((uint32\_t)0x00010000)
- #define RCC\_CFGR\_RTCPRE\_1 ((uint32\_t)0x00020000)
- #define RCC\_CFGR\_RTCPRE\_2 ((uint32\_t)0x00040000)
- #define RCC CFGR RTCPRE 3 ((uint32 t)0x00080000)
- #define RCC\_CFGR\_RTCPRE\_4 ((uint32\_t)0x00100000)

- #define RCC CFGR MCO1 ((uint32 t)0x00600000)
- #define RCC CFGR MCO1 0 ((uint32 t)0x00200000)
- #define RCC\_CFGR\_MCO1\_1 ((uint32\_t)0x00400000)
- #define RCC\_CFGR\_I2SSRC ((uint32\_t)0x00800000)
- #define RCC\_CFGR\_MCO1PRE ((uint32\_t)0x07000000)
- #define RCC CFGR MCO1PRE 0 ((uint32 t)0x01000000)
- #define RCC CFGR MCO1PRE 1 ((uint32 t)0x02000000)
- #define RCC\_CFGR\_MCO1PRE\_2 ((uint32\_t)0x04000000)
- #define RCC CFGR MCO2PRE ((uint32 t)0x38000000)
- #define RCC CFGR MCO2PRE 0 ((uint32 t)0x08000000)
- #define RCC CFGR MCO2PRE 1 ((uint32 t)0x10000000)
- #define RCC CFGR MCO2PRE 2 ((uint32 t)0x20000000)
- #define RCC CFGR MCO2 ((uint32 t)0xC0000000)
- #define RCC CFGR MCO2 0 ((uint32 t)0x40000000)
- #define RCC\_CFGR\_MCO2\_1 ((uint32\_t)0x80000000)
- #define RCC CIR LSIRDYF ((uint32 t)0x00000001)
- #define RCC\_CIR\_LSERDYF ((uint32\_t)0x00000002)
- #define RCC CIR HSIRDYF ((uint32 t)0x00000004)
- #define RCC\_CIR\_HSERDYF ((uint32\_t)0x00000008)
- #define RCC CIR PLLRDYF ((uint32 t)0x00000010)
- #define RCC\_CIR\_PLLI2SRDYF ((uint32\_t)0x00000020)
- #define RCC CIR CSSF ((uint32 t)0x00000080)
- #define RCC CIR LSIRDYIE ((uint32 t)0x00000100)
- #define RCC CIR LSERDYIE ((uint32 t)0x00000200)
- #define RCC\_CIR\_HSIRDYIE ((uint32\_t)0x00000400)
- #define RCC\_CIR\_HSERDYIE ((uint32\_t)0x00000800)
- #define RCC CIR PLLRDYIE ((uint32 t)0x00001000)
- #define RCC\_CIR\_PLLI2SRDYIE ((uint32\_t)0x00002000)
- #define RCC\_CIR\_LSIRDYC ((uint32\_t)0x00010000)
- #define RCC\_CIR\_LSERDYC ((uint32\_t)0x00020000)
- #define RCC\_CIR\_HSIRDYC ((uint32\_t)0x00040000)
- #define RCC\_CIR\_HSERDYC ((uint32\_t)0x00080000)
- #define RCC\_CIR\_PLLRDYC ((uint32\_t)0x00100000)
- #define RCC\_CIR\_PLLI2SRDYC ((uint32\_t)0x00200000)
  #define RCC\_CIR\_CSSC ((uint32\_t)0x00800000)
- #define RCC AHB1RSTR GPIOARST ((uint32 t)0x00000001)
- #define RCC\_AHB1RSTR\_GPIOBRST ((uint32\_t)0x00000002)
- #define RCC AHB1RSTR GPIOCRST ((uint32 t)0x00000004)
- #define RCC AHB1RSTR GPIODRST ((uint32 t)0x00000008)
- #define RCC AHB1RSTR GPIOERST ((uint32 t)0x00000010)
- #define RCC\_AHB1RSTR\_GPIOFRST ((uint32\_t)0x00000020)
- #define RCC\_AHB1RSTR\_GPIOGRST ((uint32\_t)0x00000040)
- #define RCC\_AHB1RSTR\_GPIOHRST ((uint32\_t)0x00000080)
- #define RCC\_AHB1RSTR\_GPIOIRST ((uint32\_t)0x00000100)
- #define RCC\_AHB1RSTR\_CRCRST ((uint32\_t)0x00001000)
- #define RCC\_AHB1RSTR\_DMA1RST ((uint32\_t)0x00200000)
- #define RCC AHB1RSTR DMA2RST ((uint32 t)0x00400000)
- #define RCC AHB1RSTR ETHMACRST ((uint32 t)0x02000000)
- #define RCC AHB1RSTR OTGHRST ((uint32 t)0x10000000)
- #define RCC\_AHB2RSTR\_DCMIRST ((uint32\_t)0x00000001)
- #define RCC\_AHB2RSTR\_HSAHRST ((uint32\_t)0x00000020)
- #define RCC\_AHB2RSTR\_RNGRST ((uint32\_t)0x00000040)
- #define RCC\_AHB2RSTR\_OTGFSRST ((uint32\_t)0x00000080)
- #define RCC\_AHB3RSTR\_FSMCRST ((uint32\_t)0x00000001)

- #define RCC\_APB1RSTR\_TIM2RST ((uint32\_t)0x00000001)
- #define RCC\_APB1RSTR\_TIM3RST ((uint32\_t)0x00000002)
- #define RCC\_APB1RSTR\_TIM4RST ((uint32\_t)0x00000004)
- #define RCC APB1RSTR TIM5RST ((uint32 t)0x00000008)
- #define RCC\_APB1RSTR\_TIM6RST ((uint32\_t)0x00000010)
- #define RCC APB1RSTR TIM7RST ((uint32 t)0x00000020)
- #define RCC APB1RSTR TIM12RST ((uint32 t)0x00000040)
- #define RCC\_APB1RSTR\_TIM13RST ((uint32\_t)0x00000080)
- #define RCC APB1RSTR TIM14RST ((uint32 t)0x00000100)
- #define RCC APB1RSTR WWDGEN ((uint32 t)0x00000800)
- #define RCC\_APB1RSTR\_SPI2RST ((uint32\_t)0x00008000)
- #define RCC\_APB1RSTR\_SPI3RST ((uint32\_t)0x00010000)
- #define RCC\_APB1RSTR\_USART2RST ((uint32\_t)0x00020000)
- #define RCC APB1RSTR USART3RST ((uint32 t)0x00040000)
- #define RCC\_APB1RSTR\_UART4RST ((uint32\_t)0x00080000)
- #define RCC APB1RSTR UART5RST ((uint32 t)0x00100000)
- #define RCC\_APB1RSTR\_I2C1RST ((uint32 t)0x00200000)
- #define RCC\_APB1RSTR\_I2C2RST ((uint32\_t)0x00400000)
- #define RCC\_APB1RSTR\_I2C3RST ((uint32\_t)0x00800000)
- #define RCC APB1RSTR CAN1RST ((uint32 t)0x02000000)
- #define RCC\_APB1RSTR\_CAN2RST ((uint32\_t)0x04000000)
- #define RCC\_APB1RSTR\_PWRRST ((uint32\_t)0x10000000)
- #define RCC\_APB1RSTR\_DACRST ((uint32\_t)0x20000000)
- #define RCC\_APB2RSTR\_TIM1RST ((uint32\_t)0x00000001)
- #define RCC\_APB2RSTR\_TIM8RST ((uint32\_t)0x00000002)
- #define RCC\_APB2RSTR\_USART1RST ((uint32\_t)0x00000010)
- #define RCC APB2RSTR USART6RST ((uint32 t)0x00000020)
- #define RCC APB2RSTR ADCRST ((uint32 t)0x00000100)
- #define RCC APB2RSTR SDIORST ((uint32 t)0x00000800)
- #define RCC APB2RSTR SPI1RST ((uint32 t)0x00001000)
- #define RCC\_APB2RSTR\_SYSCFGRST ((uint32 t)0x00004000)
- #define RCC\_APB2RSTR\_TIM9RST ((uint32 t)0x00010000)
- #define RCC\_APB2RSTR\_TIM10RST ((uint32\_t)0x00020000)
- #define RCC\_APB2RSTR\_TIM11RST ((uint32\_t)0x00040000)
- #define RCC\_APB2RSTR\_SPI1 RCC\_APB2RSTR\_SPI1RST
- #define RCC\_AHB1ENR\_GPIOAEN ((uint32\_t)0x00000001)
- #define RCC\_AHB1ENR\_GPIOBEN ((uint32\_t)0x00000002)
- #define RCC\_AHB1ENR\_GPIOCEN ((uint32\_t)0x00000004)
- #define RCC\_AHB1ENR\_GPIODEN ((uint32\_t)0x00000008)
- #define RCC\_AHB1ENR\_GPIOEEN ((uint32\_t)0x00000010)
- #define RCC\_AHB1ENR\_GPIOFEN ((uint32\_t)0x00000020)
- #define RCC AHB1ENR GPIOGEN ((uint32 t)0x00000040)
- #define RCC\_AHB1ENR\_GPIOHEN ((uint32\_t)0x00000080)
- #define RCC\_AHB1ENR\_GPIOIEN ((uint32\_t)0x00000100)
- #define RCC\_AHB1ENR\_CRCEN ((uint32\_t)0x00001000)
- #define RCC\_AHB1ENR\_BKPSRAMEN ((uint32\_t)0x00040000)
   #define RCC\_AHB1ENR\_CCMDATARAMEN ((uint32\_t)0x00100000)
- \* #define NOC\_AND LENN\_COMPANAMIEN ((dinto2\_t)0x0010000
- #define RCC\_AHB1ENR\_DMA1EN ((uint32\_t)0x00200000)
- #define RCC\_AHB1ENR\_DMA2EN ((uint32\_t)0x00400000)
- #define RCC\_AHB1ENR\_ETHMACEN ((uint32\_t)0x02000000)
- #define RCC\_AHB1ENR\_ETHMACTXEN ((uint32\_t)0x04000000)
   #define RCC\_AHB1ENR\_ETHMACRXEN ((uint32\_t)0x08000000)
- #define RCC\_AHB1ENR\_ETHMACPTPEN ((uint32\_t)0x10000000)
- #define RCC AHB1ENR OTGHSULPIEN ((uint32 t)0x40000000)

#define RCC AHB1ENR OTGHSEN ((uint32 t)0x20000000)

- #define RCC AHB2ENR DCMIEN ((uint32 t)0x00000001)
- #define RCC AHB2ENR CRYPEN ((uint32 t)0x00000010)
- #define RCC\_AHB2ENR\_HASHEN ((uint32\_t)0x00000020)
- #define RCC\_AHB2ENR\_RNGEN ((uint32\_t)0x00000040)
- #define RCC\_AHB2ENR\_OTGFSEN ((uint32\_t)0x00000080)
- #define RCC AHB3ENR FSMCEN ((uint32 t)0x00000001)
- #define RCC APB1ENR TIM2EN ((uint32 t)0x00000001)
- #define RCC\_APB1ENR\_TIM3EN ((uint32\_t)0x00000002)
- #define RCC APB1ENR TIM4EN ((uint32 t)0x00000004)
- #define RCC APB1ENR TIM5EN ((uint32 t)0x00000008)
- #define RCC APB1ENR TIM6EN ((uint32 t)0x00000010)
- #define RCC APB1ENR TIM7EN ((uint32 t)0x00000020)
- #define RCC APB1ENR TIM12EN ((uint32 t)0x00000040)
- #define RCC\_APB1ENR\_TIM13EN ((uint32 t)0x00000080)
- #define RCC\_APB1ENR\_TIM14EN ((uint32\_t)0x00000100)
- #define RCC APB1ENR WWDGEN ((uint32 t)0x00000800)
- #define RCC\_APB1ENR\_SPI2EN ((uint32\_t)0x00004000)
- #define RCC\_APB1ENR\_SPI3EN ((uint32\_t)0x00008000)
- #define RCC APB1ENR USART2EN ((uint32 t)0x00020000)
- #define RCC APB1ENR USART3EN ((uint32 t)0x00040000)
- #define RCC APB1ENR UART4EN ((uint32 t)0x00080000)
- #define RCC APB1ENR UART5EN ((uint32 t)0x00100000)
- #define RCC APB1ENR I2C1EN ((uint32 t)0x00200000)
- #define RCC APB1ENR I2C2EN ((uint32 t)0x00400000)
- #define RCC APB1ENR I2C3EN ((uint32 t)0x00800000)
- #define RCC\_APB1ENR\_CAN1EN ((uint32\_t)0x02000000)
- #define RCC APB1ENR CAN2EN ((uint32 t)0x04000000)
- #define RCC APB1ENR PWREN ((uint32 t)0x10000000)
- #define RCC APB1ENR DACEN ((uint32 t)0x20000000)
- #define RCC APB2ENR TIM1EN ((uint32 t)0x00000001)
- #define RCC\_APB2ENR\_TIM8EN ((uint32\_t)0x00000002)
- #define RCC\_APB2ENR\_USART1EN ((uint32 t)0x00000010)
- #define RCC\_APB2ENR\_USART6EN ((uint32\_t)0x00000020)
- #define RCC\_APB2ENR\_ADC1EN ((uint32\_t)0x00000100)
- #define RCC\_APB2ENR\_ADC2EN ((uint32\_t)0x00000200)
- #define RCC\_APB2ENR\_ADC3EN ((uint32\_t)0x00000400)
- #define RCC\_APB2ENR\_SDIOEN ((uint32\_t)0x00000800)
- #define RCC APB2ENR SPI1EN ((uint32 t)0x00001000)
- #define RCC APB2ENR SYSCFGEN ((uint32 t)0x00004000)
- #define RCC APB2ENR TIM11EN ((uint32 t)0x00040000)
- #define RCC APB2ENR TIM10EN ((uint32 t)0x00020000)
- #define RCC APB2ENR TIM9EN ((uint32 t)0x00010000)
- #define RCC\_AHB1LPENR\_GPIOALPEN ((uint32\_t)0x00000001)
- #define RCC\_AHB1LPENR\_GPIOBLPEN ((uint32\_t)0x00000002)
- #define RCC\_AHB1LPENR\_GPIOCLPEN ((uint32\_t)0x00000004)
- #define RCC AHB1LPENR GPIODLPEN ((uint32 t)0x00000008)
- #define RCC AHB1LPENR GPIOELPEN ((uint32 t)0x00000010)
- #define RCC\_AHB1LPENR\_GPIOFLPEN ((uint32\_t)0x00000020)
- #define RCC AHB1LPENR GPIOGLPEN ((uint32 t)0x00000040)
- #define RCC\_AHB1LPENR\_GPIOHLPEN ((uint32\_t)0x00000080)
- #define RCC AHB1LPENR GPIOILPEN ((uint32 t)0x00000100)
- #define RCC\_AHB1LPENR\_CRCLPEN ((uint32\_t)0x00001000)
- #define RCC\_AHB1LPENR\_FLITFLPEN ((uint32\_t)0x00008000)
- #define RCC\_AHB1LPENR\_SRAM1LPEN ((uint32\_t)0x00010000)
- #define RCC AHB1LPENR SRAM2LPEN ((uint32 t)0x00020000)

- #define RCC\_AHB1LPENR\_BKPSRAMLPEN ((uint32\_t)0x00040000)
- #define RCC AHB1LPENR DMA1LPEN ((uint32 t)0x00200000)
- #define RCC\_AHB1LPENR\_DMA2LPEN ((uint32\_t)0x00400000)
- #define RCC AHB1LPENR ETHMACLPEN ((uint32 t)0x02000000)
- #define RCC AHB1LPENR ETHMACTXLPEN ((uint32 t)0x04000000)
- #define RCC AHB1LPENR ETHMACRXLPEN ((uint32 t)0x08000000)
- #define RCC AHB1LPENR ETHMACPTPLPEN ((uint32 t)0x10000000)
- #define RCC\_AHB1LPENR\_OTGHSLPEN ((uint32\_t)0x20000000)
- #define RCC AHB1LPENR OTGHSULPILPEN ((uint32 t)0x40000000)
- #define RCC AHB2LPENR DCMILPEN ((uint32 t)0x00000001)
- #define 1100\_ATIBLET EITT\_BOWNET EIT ((dintoz\_t)0x00000001)
- #define RCC\_AHB2LPENR\_CRYPLPEN ((uint32\_t)0x00000010)
- #define RCC\_AHB2LPENR\_HASHLPEN ((uint32\_t)0x00000020)
- #define RCC\_AHB2LPENR\_RNGLPEN ((uint32\_t)0x00000040)
- #define RCC\_AHB2LPENR\_OTGFSLPEN ((uint32\_t)0x00000080)
- #define RCC\_AHB3LPENR\_FSMCLPEN ((uint32\_t)0x00000001)
- #define RCC\_APB1LPENR\_TIM2LPEN ((uint32\_t)0x00000001)
- #define RCC\_APB1LPENR\_TIM3LPEN ((uint32\_t)0x00000002)
- #define RCC\_APB1LPENR\_TIM4LPEN ((uint32\_t)0x00000004)
- #define RCC\_APB1LPENR\_TIM5LPEN ((uint32\_t)0x00000008)
- #define RCC\_APB1LPENR\_TIM6LPEN ((uint32\_t)0x00000010)
- #define RCC\_APB1LPENR\_TIM7LPEN ((uint32\_t)0x00000020)
- #define RCC\_APB1LPENR\_TIM12LPEN ((uint32\_t)0x00000040)
- #define RCC\_APB1LPENR\_TIM13LPEN ((uint32\_t)0x00000080)
- #define RCC\_APB1LPENR\_TIM14LPEN ((uint32\_t)0x00000100)
- #define RCC\_APB1LPENR\_WWDGLPEN ((uint32\_t)0x00000800)
- #define RCC\_APB1LPENR\_SPI2LPEN ((uint32\_t)0x00004000)
- #define RCC APB1LPENR SPI3LPEN ((uint32 t)0x00008000)
- #define RCC\_APB1LPENR\_USART2LPEN ((uint32\_t)0x00020000)
- #define RCC\_APB1LPENR\_USART3LPEN ((uint32\_t)0x00040000)
- #define RCC\_APB1LPENR\_UART4LPEN ((uint32\_t)0x00080000)
- #define RCC\_APB1LPENR\_UART5LPEN ((uint32\_t)0x00100000)
- #define RCC\_APB1LPENR\_I2C1LPEN ((uint32\_t)0x00200000)
- #define RCC\_APB1LPENR\_I2C2LPEN ((uint32\_t)0x00400000)
- #define RCC\_APB1LPENR\_I2C3LPEN ((uint32\_t)0x00800000)
- #define RCC\_APB1LPENR\_CAN1LPEN ((uint32\_t)0x02000000)
  #define RCC\_APB1LPENR\_CAN2LPEN ((uint32\_t)0x04000000)
- #define RCC APB1LPENR PWRLPEN ((uint32 t)0x10000000)
- \* #define NCC\_APBILPENN\_PWNLPEN ((diliti32\_t)0x10000000
- #define RCC\_APB1LPENR\_DACLPEN ((uint32\_t)0x20000000)
- #define RCC\_APB2LPENR\_TIM1LPEN ((uint32\_t)0x00000001)
  #define RCC\_APB2LPENR\_TIM8LPEN ((uint32\_t)0x00000002)
- #define RCC APB2LPENR USART1LPEN ((uint32 t)0x00000010)
- #define RCC APB2LPENR USART6LPEN ((uint32 t)0x00000020)
- #define RCC APB2LPENR ADC1LPEN ((uint32 t)0x00000100)
- #define RCC\_APB2LPENR\_ADC2PEN ((uint32\_t)0x00000200)
- #define RCC APB2LPENR ADC3LPEN ((uint32 t)0x00000400)
- #define RCC APB2LPENR SDIOLPEN ((uint32 t)0x00000800)
- #define RCC APB2LPENR SPI1LPEN ((uint32 t)0x00001000)
- #define RCC APB2LPENR SYSCFGLPEN ((uint32 t)0x00004000)
- #define RCC APB2LPENR TIM9LPEN ((uint32 t)0x00010000)
- #define RCC\_APB2LPENR\_TIM10LPEN ((uint32\_t)0x00020000)
- #define RCC\_APB2LPENR\_TIM11LPEN ((uint32 t)0x00040000)
- #define RCC\_BDCR\_LSEON ((uint32\_t)0x00000001)
- #define RCC\_BDCR\_LSERDY ((uint32\_t)0x00000002)
- #define RCC\_BDCR\_LSEBYP ((uint32\_t)0x00000004)
- #define RCC\_BDCR\_RTCSEL ((uint32\_t)0x00000300)

- #define RCC BDCR RTCSEL 0 ((uint32 t)0x00000100)
- #define RCC BDCR RTCSEL 1 ((uint32 t)0x00000200)
- #define RCC\_BDCR\_RTCEN ((uint32\_t)0x00008000)
- #define RCC\_BDCR\_BDRST ((uint32\_t)0x00010000)
- #define RCC\_CSR\_LSION ((uint32\_t)0x00000001)
- #define RCC CSR LSIRDY ((uint32 t)0x00000002)
- #define RCC CSR RMVF ((uint32 t)0x01000000)
- #define RCC\_CSR\_BORRSTF ((uint32\_t)0x02000000)
- #define RCC CSR PADRSTF ((uint32 t)0x04000000)
- #define RCC CSR PORRSTF ((uint32 t)0x08000000)
- #define RCC CSR SFTRSTF ((uint32 t)0x10000000)
- #define RCC\_CSR\_WDGRSTF ((uint32\_t)0x20000000)
- #define RCC\_CSR\_WWDGRSTF ((uint32\_t)0x40000000)
- #define RCC\_CSR\_LPWRRSTF ((uint32\_t)0x80000000)
- #define RCC\_SSCGR\_MODPER ((uint32\_t)0x00001FFF)
- #define RCC SSCGR INCSTEP ((uint32 t)0x0FFFE000)
- #define RCC SSCGR SPREADSEL ((uint32 t)0x40000000)
- #define RCC SSCGR SSCGEN ((uint32 t)0x80000000)
- #define RCC PLLI2SCFGR PLLI2SN ((uint32 t)0x00007FC0)
- #define RCC\_PLLI2SCFGR\_PLLI2SR ((uint32 t)0x70000000)
- #define RNG CR RNGEN ((uint32 t)0x00000004)
- #define RNG CR IE ((uint32 t)0x00000008)
- #define RNG SR DRDY ((uint32 t)0x00000001)
- #define RNG SR CECS ((uint32 t)0x00000002)
- #define RNG SR SECS ((uint32 t)0x00000004)
- #define RNG\_SR\_CEIS ((uint32\_t)0x00000020)
- #define RNG SR SEIS ((uint32 t)0x00000040)
- #define RTC\_TR\_PM ((uint32\_t)0x00400000)
- #define RTC TR HT ((uint32 t)0x00300000)
- #define RTC TR HT 0 ((uint32 t)0x00100000)
- #define RTC\_TR\_HT\_1 ((uint32 t)0x00200000)
- #define RTC TR\_HU ((uint32 t)0x000F0000)
- #define RTC\_TR\_HU\_0 ((uint32\_t)0x00010000)
- #define RTC\_TR\_HU\_1 ((uint32\_t)0x00020000)
- #define RTC\_TR\_HU\_2 ((uint32\_t)0x00040000)
- #define RTC\_TR\_HU\_3 ((uint32\_t)0x00080000)
- #define RTC\_TR\_MNT ((uint32\_t)0x00007000)
- #define RTC\_TR\_MNT\_0 ((uint32\_t)0x00001000)
- #define RTC\_TR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC\_TR\_MNT\_2 ((uint32\_t)0x00004000)
- #define **RTC\_TR\_MNU** ((uint32\_t)0x00000F00)
- #define RTC\_TR\_MNU\_0 ((uint32\_t)0x00000100)
- #define RTC\_TR\_MNU\_1 ((uint32\_t)0x00000200)
- #define RTC\_TR\_MNU\_2 ((uint32\_t)0x00000400)
- #define RTC\_TR\_MNU\_3 ((uint32\_t)0x00000800)
- #define RTC\_TR\_ST ((uint32\_t)0x00000070)
- #define RTC\_TR\_ST\_0 ((uint32\_t)0x00000010)
- #define RTC\_TR\_ST\_1 ((uint32\_t)0x00000020)
- #define RTC\_TR\_ST\_2 ((uint32\_t)0x00000040)
- #define RTC\_TR\_SU ((uint32\_t)0x0000000F)
- #define RTC\_TR\_SU\_0 ((uint32\_t)0x00000001)
- #define RTC\_TR\_SU\_1 ((uint32\_t)0x00000002)
- #define RTC\_TR\_SU\_2 ((uint32\_t)0x00000004)
- #define RTC\_TR\_SU\_3 ((uint32\_t)0x00000008)
- #define RTC\_DR\_YT ((uint32 t)0x00F00000)

- #define RTC DR YT 0 ((uint32 t)0x00100000)
- #define RTC\_DR\_YT\_1 ((uint32\_t)0x00200000)
- #define RTC\_DR\_YT\_2 ((uint32\_t)0x00400000)
- #define RTC DR YT 3 ((uint32 t)0x00800000)
- #define RTC DR YU ((uint32 t)0x000F0000)
- #define RTC\_DR\_YU\_0 ((uint32\_t)0x00010000)
- #define RTC DR YU 1 ((uint32 t)0x00020000)
- #define RTC\_DR\_YU\_2 ((uint32\_t)0x00040000)
- #define RTC\_DR\_YU\_3 ((uint32\_t)0x00080000)
- #define RTC DR WDU ((uint32 t)0x0000E000)
- #define RTC\_DR\_WDU\_0 ((uint32\_t)0x00002000)
- #define RTC\_DR\_WDU\_1 ((uint32\_t)0x00004000)
- #define RTC\_DR\_WDU\_2 ((uint32\_t)0x00008000)
- #define RTC\_DR\_MT ((uint32\_t)0x00001000)
- #define RTC\_DR\_MU ((uint32\_t)0x00000F00)
- #define RTC\_DR\_MU\_0 ((uint32\_t)0x00000100)
- #define RTC\_DR\_MU\_1 ((uint32\_t)0x00000200)
- #define RTC\_DR\_MU\_2 ((uint32\_t)0x00000400)
- #define RTC DR MU 3 ((uint32 t)0x00000800)
- #define RTC DR DT ((uint32 t)0x00000030)
- #define RTC\_DR\_DT\_0 ((uint32\_t)0x00000010)
- #define RTC DR DT 1 ((uint32 t)0x00000020)
- #define RTC DR DU ((uint32 t)0x0000000F)
- #define RTC\_DR\_DU\_0 ((uint32\_t)0x00000001)
- #define RTC\_DR\_DU\_1 ((uint32\_t)0x00000002)
- #define RTC\_DR\_DU\_2 ((uint32\_t)0x00000004)
- #define RTC\_DR\_DU\_3 ((uint32\_t)0x00000008)
- #define RTC\_CR\_COE ((uint32\_t)0x00800000)
- #define RTC\_CR\_OSEL ((uint32\_t)0x00600000)
- #define RTC\_CR\_OSEL\_0 ((uint32\_t)0x00200000)
- #define RTC\_CR\_OSEL\_1 ((uint32\_t)0x00400000)
- #define RTC\_CR\_POL ((uint32\_t)0x00100000)
- #define RTC\_CR\_COSEL ((uint32\_t)0x00080000)
- #define RTC\_CR\_BCK ((uint32\_t)0x00040000)
- #define RTC\_CR\_SUB1H ((uint32\_t)0x00020000)
- #define RTC\_CR\_ADD1H ((uint32\_t)0x00010000)
- #define RTC\_CR\_TSIE ((uint32\_t)0x00008000)
- #define RTC\_CR\_WUTIE ((uint32\_t)0x00004000)
- #define RTC\_CR\_ALRBIE ((uint32\_t)0x00002000)
- #define RTC\_CR\_ALRAIE ((uint32\_t)0x00001000)
- #define RTC CR TSE ((uint32 t)0x00000800)
- #define RTC\_CR\_WUTE ((uint32\_t)0x00000400)
- #define RTC\_CR\_ALRBE ((uint32\_t)0x00000200)
- #define RTC\_CR\_ALRAE ((uint32\_t)0x00000100)
- #define RTC CR DCE ((uint32 t)0x00000080)
- #define RTC CR FMT ((uint32 t)0x00000040)
- #define RTC CR BYPSHAD ((uint32 t)0x00000020)
- #define RTC CR REFCKON ((uint32 t)0x00000010)
- #define RTC\_CR\_TSEDGE ((uint32\_t)0x00000008)
- #define RTC\_CR\_WUCKSEL ((uint32\_t)0x00000007)
- #define RTC CR WUCKSEL 0 ((uint32 t)0x00000001)
- #define RTC\_CR\_WUCKSEL\_1 ((uint32\_t)0x00000002)
- #define RTC CR WUCKSEL 2 ((uint32 t)0x00000004)
- #define RTC ISR RECALPF ((uint32 t)0x00010000)
- #define RTC\_ISR\_TAMP1F ((uint32\_t)0x00002000)

- #define RTC ISR TSOVF ((uint32 t)0x00001000)
- #define RTC ISR TSF ((uint32 t)0x00000800)
- #define RTC\_ISR\_WUTF ((uint32\_t)0x00000400)
- #define RTC\_ISR\_ALRBF ((uint32\_t)0x00000200)
- #define RTC\_ISR\_ALRAF ((uint32\_t)0x00000100)
- #define RTC ISR INIT ((uint32 t)0x00000080)
- #define RTC\_ISR\_INITF ((uint32\_t)0x00000040)
- #define RTC\_ISR\_RSF ((uint32\_t)0x00000020)
- #define RTC ISR INITS ((uint32 t)0x00000010)
- #define RTC ISR SHPF ((uint32 t)0x00000008)
- #define RTC ISR WUTWF ((uint32 t)0x00000004)
- #define RTC\_ISR\_ALRBWF ((uint32\_t)0x00000002)
- #define RTC\_ISR\_ALRAWF ((uint32 t)0x00000001)
- #define RTC\_PRER\_PREDIV\_A ((uint32\_t)0x007F0000)
- #define RTC\_PRER\_PREDIV\_S ((uint32\_t)0x00001FFF)
- #define RTC WUTR WUT ((uint32 t)0x0000FFFF)
- #define RTC CALIBR DCS ((uint32 t)0x00000080)
- #define RTC CALIBR DC ((uint32 t)0x0000001F)
- #define RTC\_ALRMAR\_MSK4 ((uint32\_t)0x80000000)
- #define RTC ALRMAR WDSEL ((uint32 t)0x40000000)
- #define RTC\_ALRMAR\_DT ((uint32\_t)0x30000000)
- #define RTC ALRMAR DT 0 ((uint32 t)0x10000000)
- #define RTC ALRMAR DT 1 ((uint32 t)0x20000000)
- #define RTC\_ALRMAR\_DU ((uint32\_t)0x0F000000)
- #define RTC ALRMAR DU 0 ((uint32 t)0x01000000)
- #define RTC\_ALRMAR\_DU\_1 ((uint32\_t)0x02000000)
- #define RTC\_ALRMAR\_DU\_2 ((uint32\_t)0x04000000)
- #define RTC\_ALRMAR\_DU\_3 ((uint32\_t)0x08000000)
- #define RTC\_ALRMAR\_MSK3 ((uint32\_t)0x00800000)
- #define RTC\_ALRMAR\_PM ((uint32\_t)0x00400000)
- #define RTC\_ALRMAR\_HT ((uint32\_t)0x00300000)
- #define RTC\_ALRMAR\_HT\_0 ((uint32\_t)0x00100000)
   #define RTC\_ALRMAR\_HT\_1 ((uint32\_t)0x00200000)
- $\bullet \ \ \textit{\#define RTC\_ALRMAR\_HU} \ ((\textit{uint} 32\_t)0x000F0000)$
- #define RTC\_ALRMAR\_HU\_0 ((uint32\_t)0x00010000)
   #define RTC ALRMAR HU 1 ((uint32\_t)0x00020000)
- #define RTC ALRMAR HU 2 ((uint32 t)0x00040000)
- #define RTC\_ALRMAR\_HU\_3 ((uint32\_t)0x00080000)
- \* #define NTC\_ALNWAN\_TIO\_3 ((dint32\_t)0x00000000)
- #define RTC\_ALRMAR\_MSK2 ((uint32\_t)0x00008000)
- #define RTC\_ALRMAR\_MNT ((uint32\_t)0x00007000)
- #define RTC\_ALRMAR\_MNT\_0 ((uint32\_t)0x00001000)
- #define RTC\_ALRMAR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC\_ALRMAR\_MNT\_2 ((uint32\_t)0x00004000)
- #define RTC\_ALRMAR\_MNU ((uint32\_t)0x00000F00)
- #define RTC\_ALRMAR\_MNU\_0 ((uint32\_t)0x00000100)
- #define RTC\_ALRMAR\_MNU\_1 ((uint32\_t)0x00000200)
- #define RTC\_ALRMAR\_MNU\_2 ((uint32\_t)0x00000400)
- #define RTC\_ALRMAR\_MNU\_3 ((uint32\_t)0x00000800)
- #define RTC ALRMAR MSK1 ((uint32 t)0x00000080)
- #define RTC\_ALRMAR\_ST ((uint32\_t)0x00000070)
- #define RTC\_ALRMAR\_ST\_0 ((uint32\_t)0x00000010)
- #define RTC\_ALRMAR\_ST\_1 ((uint32\_t)0x00000020)
- #define RTC ALRMAR ST 2 ((uint32 t)0x00000040)
- #define RTC ALRMAR SU ((uint32 t)0x0000000F)
- #define RTC\_ALRMAR\_SU\_0 ((uint32\_t)0x00000001)

- #define RTC ALRMAR SU 1 ((uint32 t)0x00000002)
- #define RTC ALRMAR SU 2 ((uint32 t)0x00000004)
- #define RTC\_ALRMAR\_SU\_3 ((uint32\_t)0x00000008)
- #define RTC ALRMBR MSK4 ((uint32 t)0x80000000)
- #define RTC ALRMBR WDSEL ((uint32 t)0x40000000)
- #define RTC ALRMBR DT ((uint32 t)0x30000000)
- #define RTC ALRMBR DT 0 ((uint32 t)0x10000000)
- #define RTC\_ALRMBR\_DT\_1 ((uint32\_t)0x20000000)
- #define RTC\_ALRMBR\_DU ((uint32\_t)0x0F000000)
- #define RTC ALRMBR DU 0 ((uint32 t)0x01000000)
- #define RTC\_ALRMBR\_DU\_1 ((uint32\_t)0x02000000)
- #define RTC ALRMBR DU 2 ((uint32 t)0x04000000)
- #define RTC ALRMBR DU 3 ((uint32 t)0x08000000)
- #define RTC\_ALRMBR\_MSK3 ((uint32\_t)0x00800000)
- #define RTC\_ALRMBR\_PM ((uint32\_t)0x00400000)
- #define RTC ALRMBR HT ((uint32 t)0x00300000)
- #define RTC\_ALRMBR\_HT\_0 ((uint32\_t)0x00100000)
- #define RTC ALRMBR HT 1 ((uint32 t)0x00200000)
- #define RTC\_ALRMBR\_HU ((uint32\_t)0x000F0000)
- #define RTC ALRMBR HU 0 ((uint32 t)0x00010000)
- #define RTC\_ALRMBR\_HU\_1 ((uint32\_t)0x00020000)
- #define RTC ALRMBR HU 2 ((uint32 t)0x00040000)
- #define RTC ALRMBR HU 3 ((uint32 t)0x00080000)
- #define RTC ALRMBR MSK2 ((uint32 t)0x00008000)
- #define RTC ALRMBR MNT ((uint32 t)0x00007000)
- #define RTC\_ALRMBR\_MNT\_0 ((uint32\_t)0x00001000)
- #define RTC\_ALRMBR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC ALRMBR MNT 2 ((uint32 t)0x00004000)
- #define RTC ALRMBR MNU ((uint32 t)0x00000F00)
- #define RTC ALRMBR MNU 0 ((uint32 t)0x00000100)
- #define RTC ALRMBR MNU 1 ((uint32 t)0x00000200)
- #define RTC ALRMBR MNU 2 ((uint32 t)0x00000400)
- #define RTC\_ALRMBR\_MNU\_3 ((uint32\_t)0x00000800)
- #define RTC\_ALRMBR\_MSK1 ((uint32\_t)0x00000080)
- #define RTC\_ALRMBR\_ST ((uint32\_t)0x00000070)
- #define RTC\_ALRMBR\_ST\_0 ((uint32\_t)0x00000010)
- #define RTC\_ALRMBR\_ST\_1 ((uint32\_t)0x00000020)
- #define RTC\_ALRMBR\_ST\_2 ((uint32\_t)0x00000040)
- #define RTC\_ALRMBR\_SU ((uint32\_t)0x0000000F)
- #define RTC ALRMBR SU 0 ((uint32 t)0x00000001)
- #define RTC\_ALRMBR\_SU\_1 ((uint32\_t)0x00000002)
- #define RTC\_ALRMBR\_SU\_2 ((uint32\_t)0x00000004)
- #define RTC\_ALRMBR\_SU\_3 ((uint32\_t)0x00000008)
- #define RTC\_WPR\_KEY ((uint32\_t)0x000000FF)
- #define RTC SSR SS ((uint32 t)0x0000FFFF)
- #define RTC SHIFTR SUBFS ((uint32 t)0x00007FFF)
- #define RTC SHIFTR ADD1S ((uint32 t)0x80000000)
- #define RTC TSTR PM ((uint32 t)0x00400000)
- #define RTC TSTR HT ((uint32 t)0x00300000)
- #define RTC\_TSTR\_HT\_0 ((uint32\_t)0x00100000)
- #define RTC\_TSTR\_HT\_1 ((uint32\_t)0x00200000)
- #define RTC TSTR HU ((uint32 t)0x000F0000)
- #define RTC TSTR HU 0 ((uint32 t)0x00010000)
- #define RTC\_TSTR\_HU\_1 ((uint32\_t)0x00020000)
- #define RTC\_TSTR\_HU\_2 ((uint32\_t)0x00040000)

- #define RTC TSTR HU 3 ((uint32 t)0x00080000)
- #define RTC\_TSTR\_MNT ((uint32\_t)0x00007000)
- #define RTC\_TSTR\_MNT\_0 ((uint32\_t)0x00001000)
- #define RTC\_TSTR\_MNT\_1 ((uint32\_t)0x00002000)
- #define RTC\_TSTR\_MNT\_2 ((uint32\_t)0x00004000)
- #define RTC TSTR MNU ((uint32 t)0x00000F00)
- #define RTC\_TSTR\_MNU\_0 ((uint32\_t)0x00000100)
- #define RTC\_TSTR\_MNU\_1 ((uint32\_t)0x00000200)
- #define RTC TSTR MNU 2 ((uint32 t)0x00000400)
- #define RTC TSTR MNU 3 ((uint32 t)0x00000800)
- #define RTC TSTR ST ((uint32 t)0x00000070)
- #define RTC\_TSTR\_ST\_0 ((uint32\_t)0x00000010)
- #define RTC\_TSTR\_ST\_1 ((uint32\_t)0x00000020)
- #define RTC TSTR ST 2 ((uint32 t)0x00000040)
- #define RTC\_TSTR\_SU ((uint32\_t)0x0000000F)
- #define RTC\_TSTR\_SU\_0 ((uint32\_t)0x00000001)
- #define RTC\_TSTR\_SU\_1 ((uint32\_t)0x00000002)
- #define RTC\_TSTR\_SU\_2 ((uint32\_t)0x00000004)
- #define RTC\_TSTR\_SU\_3 ((uint32\_t)0x00000008)
- #define RTC\_TSDR\_WDU ((uint32 t)0x0000E000)
- #define RTC\_TSDR\_WDU\_0 ((uint32\_t)0x00002000)
- #define RTC\_TSDR\_WDU\_1 ((uint32\_t)0x00004000)
- #define RTC TSDR WDU 2 ((uint32 t)0x00008000)
- #define RTC TSDR MT ((uint32 t)0x00001000)
- #define RTC TSDR MU ((uint32 t)0x00000F00)
- #define RTC\_TSDR\_MU\_0 ((uint32\_t)0x00000100)
- #define RTC TSDR MU 1 ((uint32 t)0x00000200)
- #define RTC TSDR MU 2 ((uint32 t)0x00000400)
- #define RTC TSDR MU 3 ((uint32 t)0x00000800)
- #define RTC TSDR DT ((uint32 t)0x00000030)
- #define RTC TSDR DT 0 ((uint32 t)0x00000010)
- #define RTC\_TSDR\_DT\_1 ((uint32 t)0x00000020)
- #define **RTC\_TSDR\_DU** ((uint32\_t)0x0000000F)
- #define RTC\_TSDR\_DU\_0 ((uint32\_t)0x00000001)
- #define RTC\_TSDR\_DU\_1 ((uint32\_t)0x00000002)
- #define RTC\_TSDR\_DU\_2 ((uint32\_t)0x00000004)
- #define RTC\_TSDR\_DU\_3 ((uint32\_t)0x00000008)
- #define RTC\_TSSSR\_SS ((uint32\_t)0x0000FFFF)
- #define RTC\_CALR\_CALP ((uint32\_t)0x00008000)
- #define RTC\_CALR\_CALW8 ((uint32\_t)0x00004000)
- #define RTC\_CALR\_CALW16 ((uint32\_t)0x00002000)
- #define RTC\_CALR\_CALM ((uint32\_t)0x000001FF)
- #define RTC\_CALR\_CALM\_0 ((uint32\_t)0x00000001)
- #define RTC\_CALR\_CALM\_1 ((uint32\_t)0x00000002)
- #define RTC\_CALR\_CALM\_2 ((uint32\_t)0x00000004)
- #define RTC\_CALR\_CALM\_3 ((uint32\_t)0x00000008)
- #define RTC\_CALR\_CALM\_4 ((uint32\_t)0x00000010)
- #define RTC\_CALR\_CALM\_5 ((uint32\_t)0x00000020)
- #define RTC\_CALR\_CALM\_6 ((uint32\_t)0x00000040)
- #define RTC\_CALR\_CALM\_7 ((uint32\_t)0x00000080)
   #define RTC\_CALR\_CALM\_8 ((uint32\_t)0x00000100)
- #define RTC TAFCR ALARMOUTTYPE ((uint32 t)0x00040000)
- #define RTC TAFCR TSINSEL ((uint32 t)0x00020000)
- #define RTC TAFCR TAMPINSEL ((uint32 t)0x00010000)
- #define RTC\_TAFCR\_TAMPPUDIS ((uint32\_t)0x00008000)

- #define RTC TAFCR TAMPPRCH ((uint32 t)0x00006000)
- #define RTC TAFCR TAMPPRCH 0 ((uint32 t)0x00002000)
- #define RTC\_TAFCR\_TAMPPRCH\_1 ((uint32\_t)0x00004000)
- #define RTC\_TAFCR\_TAMPFLT ((uint32 t)0x00001800)
- #define RTC\_TAFCR\_TAMPFLT\_0 ((uint32\_t)0x00000800)
- #define RTC\_TAFCR\_TAMPFLT\_1 ((uint32\_t)0x00001000)
- #define RTC TAFCR TAMPFREQ ((uint32 t)0x00000700)
- #define RTC\_TAFCR\_TAMPFREQ\_0 ((uint32\_t)0x00000100)
- #define RTC\_TAFCR\_TAMPFREQ\_1 ((uint32\_t)0x00000200)
- #define RTC TAFCR TAMPFREQ 2 ((uint32 t)0x00000400)
- #define RTC TAFCR TAMPTS ((uint32 t)0x00000080)
- #define RTC\_TAFCR\_TAMPIE ((uint32\_t)0x00000004)
- #define RTC\_TAFCR\_TAMP1TRG ((uint32 t)0x00000002)
- #define RTC\_TAFCR\_TAMP1E ((uint32\_t)0x00000001)
- #define RTC\_ALRMASSR\_MASKSS ((uint32\_t)0x0F000000)
- #define RTC\_ALRMASSR\_MASKSS\_0 ((uint32\_t)0x01000000)
- #define RTC\_ALRMASSR\_MASKSS\_1 ((uint32\_t)0x02000000)
- #define RTC\_ALRMASSR\_MASKSS\_2 ((uint32\_t)0x04000000)
- #define RTC ALRMASSR MASKSS 3 ((uint32 t)0x08000000)
- #define RTC\_ALRMASSR\_SS ((uint32\_t)0x00007FFF)
- #define RTC\_ALRMBSSR\_MASKSS ((uint32\_t)0x0F000000)
- #define RTC ALRMBSSR MASKSS 0 ((uint32 t)0x01000000)
- #define RTC ALRMBSSR MASKSS 1 ((uint32 t)0x02000000)
- #define RTC\_ALRMBSSR\_MASKSS\_2 ((uint32\_t)0x04000000)
- #define RTC\_ALRMBSSR\_MASKSS\_3 ((uint32\_t)0x08000000)
- #define RTC\_ALRMBSSR\_SS ((uint32\_t)0x00007FFF)
- #define RTC BKP0R ((uint32 t)0xFFFFFFFF)
- #define RTC\_BKP1R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP2R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP3R ((uint32\_t)0xFFFFFFFF)
- #define RTC\_BKP4R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP5R ((uint32 t)0xFFFFFFFF)
- #define RTC\_BKP6R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP7R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP8R ((uint32\_t)0xFFFFFFFF)
   #define RTC\_BKP9R ((uint32\_t)0xFFFFFFFF)
- #define RTC\_BKP10R ((uint32\_t)0xFFFFFFFF)
- #define RTC\_BKP11R ((uint32\_t)0xFFFFFFF)
- #define RTC\_BKP12R ((uint32\_t)0xFFFFFFFF)
- #define RTC\_BKP13R ((uint32\_t)0xFFFFFFFF)
- #define RTC BKP14R ((uint32 t)0xFFFFFFF)
- #define RTC BKP15R ((uint32 t)0xFFFFFFF)
- #define RTC BKP16R ((uint32 t)0xFFFFFFF)
- #define RTC\_BKP17R ((uint32\_t)0xFFFFFFF)
- #define RTC BKP18R ((uint32 t)0xFFFFFFF)
- #define RTC BKP19R ((uint32 t)0xFFFFFFF)
- #define SDIO POWER PWRCTRL ((uint8 t)0x03)
- #define SDIO POWER PWRCTRL 0 ((uint8 t)0x01)
- #define SDIO\_POWER\_PWRCTRL\_1 ((uint8\_t)0x02)
- #define SDIO\_CLKCR\_CLKDIV ((uint16\_t)0x00FF)
- #define SDIO CLKCR CLKEN ((uint16 t)0x0100)
- #define SDIO\_CLKCR\_PWRSAV ((uint16\_t)0x0200)
- #define SDIO\_CLKCR\_BYPASS ((uint16\_t)0x0400)
- #define SDIO CLKCR WIDBUS ((uint16 t)0x1800)
- #define SDIO\_CLKCR\_WIDBUS\_0 ((uint16\_t)0x0800)

- #define SDIO CLKCR WIDBUS 1 ((uint16 t)0x1000)
- #define SDIO CLKCR NEGEDGE ((uint16 t)0x2000)
- #define SDIO\_CLKCR\_HWFC\_EN ((uint16\_t)0x4000)
- #define SDIO\_ARG\_CMDARG ((uint32\_t)0xFFFFFFF)
- #define SDIO CMD CMDINDEX ((uint16 t)0x003F)
- #define SDIO\_CMD\_WAITRESP ((uint16\_t)0x00C0)
- #define SDIO\_CMD\_WAITRESP\_0 ((uint16\_t)0x0040)
- #define SDIO\_CMD\_WAITRESP\_1 ((uint16\_t)0x0080)
- #define SDIO\_CMD\_WAITINT ((uint16\_t)0x0100)
- #define SDIO CMD WAITPEND ((uint16 t)0x0200)
- #define SDIO CMD CPSMEN ((uint16 t)0x0400)
- #define SDIO\_CMD\_SDIOSUSPEND ((uint16\_t)0x0800)
- #define SDIO CMD ENCMDCOMPL ((uint16 t)0x1000)
- #define SDIO CMD NIEN ((uint16 t)0x2000)
- #define SDIO\_CMD\_CEATACMD ((uint16\_t)0x4000)
- #define SDIO\_RESPCMD\_RESPCMD ((uint8\_t)0x3F)
- #define SDIO RESP0 CARDSTATUS0 ((uint32 t)0xFFFFFFF)
- #define SDIO\_RESP1\_CARDSTATUS1 ((uint32\_t)0xFFFFFFFF)
- #define SDIO RESP2 CARDSTATUS2 ((uint32 t)0xFFFFFFFF)
- #define SDIO RESP3 CARDSTATUS3 ((uint32 t)0xFFFFFFFF)
- #define SDIO RESP4 CARDSTATUS4 ((uint32 t)0xFFFFFFFF)
- #define SDIO DTIMER DATATIME ((uint32 t)0xFFFFFFF)
- #define SDIO DLEN DATALENGTH ((uint32 t)0x01FFFFFF)
- #define SDIO\_DCTRL\_DTEN ((uint16\_t)0x0001)
- #define SDIO DCTRL DTDIR ((uint16 t)0x0002)
- #define SDIO\_DCTRL\_DTMODE ((uint16\_t)0x0004)
- #define SDIO DCTRL DMAEN ((uint16 t)0x0008)
- #define SDIO DCTRL DBLOCKSIZE ((uint16 t)0x00F0)
- #define SDIO DCTRL DBLOCKSIZE 0 ((uint16 t)0x0010)
- #define SDIO DCTRL DBLOCKSIZE 1 ((uint16 t)0x0020)
- #define SDIO\_DCTRL\_DBLOCKSIZE\_2 ((uint16\_t)0x0040)
- #define SDIO DCTRL DBLOCKSIZE 3 ((uint16 t)0x0080)
- #define SDIO\_DCTRL\_RWSTART ((uint16\_t)0x0100)
- #define SDIO\_DCTRL\_RWSTOP ((uint16\_t)0x0200)
- #define SDIO\_DCTRL\_RWMOD ((uint16\_t)0x0400)
- #define SDIO\_DCTRL\_SDIOEN ((uint16\_t)0x0800)
- #define SDIO\_DCOUNT\_DATACOUNT ((uint32\_t)0x01FFFFFF)
- #define SDIO STA CCRCFAIL ((uint32 t)0x00000001)
- #define SDIO STA DCRCFAIL ((uint32 t)0x00000002)
- #define SDIO STA CTIMEOUT ((uint32 t)0x00000004)
- #define SDIO STA DTIMEOUT ((uint32 t)0x00000008)
- #define SDIO\_STA\_TXUNDERR ((uint32\_t)0x00000010)
- #define SDIO\_STA\_RXOVERR ((uint32\_t)0x00000020)
- #define SDIO\_STA\_CMDREND ((uint32\_t)0x00000040)
- #define SDIO\_STA\_CMDSENT ((uint32\_t)0x00000080)
- #define SDIO\_STA\_DATAEND ((uint32\_t)0x00000100)
- #define SDIO\_STA\_STBITERR ((uint32\_t)0x00000200)
- #define SDIO\_STA\_DBCKEND ((uint32\_t)0x00000400)
- #define SDIO\_STA\_CMDACT ((uint32\_t)0x00000800)
- #define SDIO\_STA\_TXACT ((uint32\_t)0x00001000)
- #define SDIO STA RXACT ((uint32 t)0x00002000)
- #define SDIO\_STA\_TXFIFOHE ((uint32\_t)0x00004000)
- #define SDIO\_STA\_RXFIFOHF ((uint32\_t)0x00008000)
- #define SDIO\_STA\_TXFIFOF ((uint32\_t)0x00010000)
- #define SDIO\_STA\_RXFIFOF ((uint32\_t)0x00020000)

- #define SDIO\_STA\_TXFIFOE ((uint32\_t)0x00040000)
- #define SDIO STA RXFIFOE ((uint32 t)0x00080000)
- #define SDIO\_STA\_TXDAVL ((uint32\_t)0x00100000)
- #define SDIO\_STA\_RXDAVL ((uint32\_t)0x00200000)
- #define SDIO\_STA\_SDIOIT ((uint32\_t)0x00400000)
- #define SDIO STA CEATAEND ((uint32 t)0x00800000)
- #define SDIO ICR CCRCFAILC ((uint32 t)0x00000001)
- #define SDIO\_ICR\_DCRCFAILC ((uint32\_t)0x00000002)
- #define SDIO\_ICR\_CTIMEOUTC ((uint32\_t)0x00000004)
- #define SDIO ICR DTIMEOUTC ((uint32 t)0x00000008)
- #define SDIO ICR TXUNDERRC ((uint32 t)0x00000010)
- #define SDIO ICR RXOVERRC ((uint32 t)0x00000020)
- #define SDIO ICR CMDRENDC ((uint32 t)0x00000040)
- #define SDIO ICR CMDSENTC ((uint32 t)0x00000080)
- #define SDIO\_ICR\_DATAENDC ((uint32\_t)0x00000100)
- #define SDIO\_ICR\_STBITERRC ((uint32\_t)0x00000200)
- #define SDIO ICR DBCKENDC ((uint32 t)0x00000400)
- #define SDIO ICR SDIOITC ((uint32 t)0x00400000)
- #define SDIO ICR CEATAENDC ((uint32 t)0x00800000)
- #define SDIO MASK CCRCFAILIE ((uint32 t)0x00000001)
- #define SDIO\_MASK\_DCRCFAILIE ((uint32\_t)0x00000002)
- #define SDIO\_MASK\_CTIMEOUTIE ((uint32\_t)0x00000004)
- #define SDIO\_MASK\_DTIMEOUTIE ((uint32\_t)0x00000008)
- #define SDIO\_MASK\_TXUNDERRIE ((uint32\_t)0x00000010)
- #define SDIO MASK RXOVERRIE ((uint32 t)0x00000020)
- #define SDIO\_MASK\_CMDRENDIE ((uint32\_t)0x00000040)
- #define SDIO MASK CMDSENTIE ((uint32 t)0x00000080)
- #define SDIO MASK DATAENDIE ((uint32 t)0x00000100)
- #define SDIO MASK STBITERRIE ((uint32 t)0x00000200)
- #define SDIO\_MASK\_DBCKENDIE ((uint32\_t)0x00000400)
- #define SDIO MASK CMDACTIE ((uint32 t)0x00000800)
- #define SDIO MASK TXACTIE ((uint32 t)0x00001000)
- #define SDIO\_MASK\_RXACTIE ((uint32\_t)0x00002000)
- #define SDIO\_MASK\_TXFIFOHEIE ((uint32\_t)0x00004000)
- #define SDIO\_MASK\_RXFIFOHFIE ((uint32\_t)0x00008000)
- #define SDIO\_MASK\_TXFIFOFIE ((uint32\_t)0x00010000)
- #define SDIO\_MASK\_RXFIFOFIE ((uint32\_t)0x00020000)
- #define SDIO\_MASK\_TXFIFOEIE ((uint32\_t)0x00040000)
- #define SDIO\_MASK\_RXFIFOEIE ((uint32\_t)0x00080000)
- #define SDIO\_MASK\_TXDAVLIE ((uint32\_t)0x00100000)
- #define SDIO\_MASK\_RXDAVLIE ((uint32\_t)0x00200000)
- #define SDIO\_MASK\_SDIOITIE ((uint32\_t)0x00400000)
- #define SDIO\_MASK\_CEATAENDIE ((uint32\_t)0x00800000)
- #define SDIO\_FIFOCNT\_FIFOCOUNT ((uint32\_t)0x00FFFFFF)
- #define SDIO\_FIFO\_FIFODATA ((uint32\_t)0xFFFFFFF)
- #define SPI\_CR1\_CPHA ((uint16\_t)0x0001)
- #define SPI\_CR1\_CPOL ((uint16\_t)0x0002)
- #define SPI\_CR1\_MSTR ((uint16\_t)0x0004)
- #define SPI\_CR1\_BR ((uint16\_t)0x0038)
- #define SPI\_CR1\_BR\_0 ((uint16\_t)0x0008)
- #define SPI CR1 BR 1 ((uint16 t)0x0010)
- #define SPI\_CR1\_BR\_2 ((uint16\_t)0x0020)
- #define SPI CR1 SPE ((uint16 t)0x0040)
- #define SPI CR1 LSBFIRST ((uint16 t)0x0080)
- #define SPI\_CR1\_SSI ((uint16\_t)0x0100)

- #define SPI CR1 SSM ((uint16 t)0x0200)
- #define SPI\_CR1\_RXONLY ((uint16\_t)0x0400)
- #define SPI CR1 DFF ((uint16 t)0x0800)
- #define SPI CR1 CRCNEXT ((uint16 t)0x1000)
- #define SPI\_CR1\_CRCEN ((uint16\_t)0x2000)
- #define SPI CR1 BIDIOE ((uint16 t)0x4000)
- #define SPI CR1 BIDIMODE ((uint16 t)0x8000)
- #define SPI\_CR2\_RXDMAEN ((uint8\_t)0x01)
- #define SPI CR2 TXDMAEN ((uint8 t)0x02)
- #define SPI CR2 SSOE ((uint8 t)0x04)
- #define SPI CR2 ERRIE ((uint8 t)0x20)
- #define SPI\_CR2\_RXNEIE ((uint8\_t)0x40)
- #define SPI CR2 TXEIE ((uint8 t)0x80)
- #define SPI SR RXNE ((uint8 t)0x01)
- #define SPI SR TXE ((uint8 t)0x02)
- #define SPI SR CHSIDE ((uint8 t)0x04)
- #define SPI\_SR\_UDR ((uint8\_t)0x08)
- #define SPI SR CRCERR ((uint8 t)0x10)
- #define SPI\_SR\_MODF ((uint8\_t)0x20)
- #define SPI SR OVR ((uint8 t)0x40)
- #define SPI SR BSY ((uint8 t)0x80)
- #define SPI DR DR ((uint16 t)0xFFFF)
- #define SPI CRCPR CRCPOLY ((uint16 t)0xFFFF)
- #define SPI\_RXCRCR\_RXCRC ((uint16\_t)0xFFFF)
- #define SPI\_TXCRCR\_TXCRC ((uint16\_t)0xFFFF)
- #define SPI I2SCFGR CHLEN ((uint16 t)0x0001)
- #define SPI I2SCFGR DATLEN ((uint16 t)0x0006)
- #define SPI I2SCFGR DATLEN 0 ((uint16 t)0x0002)
- #define SPI\_I2SCFGR\_DATLEN\_1 ((uint16\_t)0x0004)
- #define SPI\_I2SCFGR\_CKPOL ((uint16\_t)0x0008)
- #define SPI\_I2SCFGR\_I2SSTD ((uint16\_t)0x0030)
- #define SPI\_I2SCFGR\_I2SSTD\_0 ((uint16\_t)0x0010)
- #define SPI\_I2SCFGR\_I2SSTD\_1 ((uint16\_t)0x0020)
- #define SPI\_I2SCFGR\_PCMSYNC ((uint16\_t)0x0080)
- #define SPI\_I2SCFGR\_I2SCFG ((uint16\_t)0x0300)
- #define SPI\_I2SCFGR\_I2SCFG\_0 ((uint16\_t)0x0100)
- #define SPI I2SCFGR I2SCFG 1 ((uint16 t)0x0200)
- #define SPI\_I2SCFGR\_I2SE ((uint16\_t)0x0400)
- #define SPI I2SCFGR I2SMOD ((uint16 t)0x0800)
- #define SPI I2SPR I2SDIV ((uint16 t)0x00FF)
- #define SPI I2SPR ODD ((uint16 t)0x0100)
- #define SPI I2SPR MCKOE ((uint16 t)0x0200)
- #define SYSCFG MEMRMP MEM MODE ((uint32 t)0x00000003)
- #define SYSCFG\_MEMRMP\_MEM\_MODE\_0 ((uint32\_t)0x00000001)
- #define SYSCFG\_MEMRMP\_MEM\_MODE\_1 ((uint32\_t)0x00000002)
- #define SYSCFG\_PMC\_MII\_RMII\_SEL ((uint32\_t)0x00800000)
- #define SYSCFG\_PMC\_MII\_RMII\_SYSCFG\_PMC\_MII\_RMII\_SEL
- #define SYSCFG\_EXTICR1\_EXTI0 ((uint16\_t)0x000F)
- #define SYSCFG\_EXTICR1\_EXTI1 ((uint16\_t)0x00F0)
- #define SYSCFG\_EXTICR1\_EXTI2 ((uint16\_t)0x0F00)
- #define SYSCFG\_EXTICR1\_EXTI3 ((uint16\_t)0xF000)
- #define SYSCFG\_EXTICR1\_EXTIO\_PA ((uint16\_t)0x0000)

EXTI0 configuration

- #define SYSCFG\_EXTICR1\_EXTIO\_PB ((uint16\_t)0x0001)
- #define SYSCFG\_EXTICR1\_EXTI0\_PC ((uint16\_t)0x0002)
- #define SYSCFG\_EXTICR1\_EXTI0\_PD ((uint16\_t)0x0003)
- #define SYSCFG EXTICR1 EXTIO PE ((uint16 t)0x0004)
- #define SYSCFG EXTICR1 EXTIO PF ((uint16 t)0x0005)
- #define SYSCFG\_EXTICR1\_EXTIO\_PG ((uint16\_t)0x0006)
- #define SYSCFG\_EXTICR1\_EXTI0\_PH ((uint16\_t)0x0007)
- #define SYSCFG EXTICR1 EXTIO PI ((uint16 t)0x0008)
- #define SYSCFG EXTICR1 EXTI1 PA ((uint16 t)0x0000)

### EXTI1 configuration

- #define SYSCFG\_EXTICR1\_EXTI1\_PB ((uint16\_t)0x0010)
- #define SYSCFG\_EXTICR1\_EXTI1\_PC ((uint16\_t)0x0020)
- #define SYSCFG\_EXTICR1\_EXTI1\_PD ((uint16\_t)0x0030)
- #define SYSCFG EXTICR1 EXTI1 PE ((uint16 t)0x0040)
- #define SYSCFG\_EXTICR1\_EXTI1\_PF ((uint16\_t)0x0050)
- #define SYSCFG\_EXTICR1\_EXTI1\_PG ((uint16\_t)0x0060)
- #define SYSCFG EXTICR1 EXTI1 PH ((uint16 t)0x0070)
- #define SYSCFG\_EXTICR1\_EXTI1\_PI ((uint16\_t)0x0080)
- #define SYSCFG\_EXTICR1\_EXTI2\_PA ((uint16\_t)0x0000)

### EXTI2 configuration

- #define SYSCFG\_EXTICR1\_EXTI2\_PB ((uint16\_t)0x0100)
- #define SYSCFG\_EXTICR1\_EXTI2\_PC ((uint16\_t)0x0200)
- #define SYSCFG\_EXTICR1\_EXTI2\_PD ((uint16\_t)0x0300)
- #define SYSCFG EXTICR1\_EXTI2\_PE ((uint16\_t)0x0400)
- #define SYSCFG\_EXTICR1\_EXTI2\_PF ((uint16\_t)0x0500)
- #define SYSCFG EXTICR1 EXTI2 PG ((uint16 t)0x0600)
- #define SYSCFG EXTICR1 EXTI2 PH ((uint16 t)0x0700)
- #define SYSCFG\_EXTICR1\_EXTI2\_PI ((uint16\_t)0x0800)
- #define SYSCFG\_EXTICR1\_EXTI3\_PA ((uint16\_t)0x0000)

### EXTI3 configuration

- #define SYSCFG EXTICR1 EXTI3 PB ((uint16 t)0x1000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PC ((uint16\_t)0x2000)
- #define SYSCFG EXTICR1 EXTI3 PD ((uint16 t)0x3000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PE ((uint16\_t)0x4000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PF ((uint16\_t)0x5000)
- #define SYSCFG EXTICR1 EXTI3 PG ((uint16 t)0x6000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PH ((uint16\_t)0x7000)
- #define SYSCFG\_EXTICR1\_EXTI3\_PI ((uint16\_t)0x8000)
- #define SYSCFG EXTICR2 EXTI4 ((uint16 t)0x000F)
- #define SYSCFG EXTICR2 EXTI5 ((uint16 t)0x00F0)
- #define SYSCFG\_EXTICR2\_EXTI6 ((uint16\_t)0x0F00)
- #define SYSCFG\_EXTICR2\_EXTI7 ((uint16\_t)0xF000)
- #define SYSCFG\_EXTICR2\_EXTI4\_PA ((uint16\_t)0x0000)

### EXTI4 configuration

- #define SYSCFG EXTICR2 EXTI4 PB ((uint16 t)0x0001)
- #define SYSCFG EXTICR2 EXTI4 PC ((uint16 t)0x0002)
- #define SYSCFG\_EXTICR2\_EXTI4\_PD ((uint16\_t)0x0003)
- #define SYSCFG\_EXTICR2\_EXTI4\_PE ((uint16\_t)0x0004)
- #define SYSCFG EXTICR2 EXTI4 PF ((uint16 t)0x0005)
- #define SYSCFG\_EXTICR2\_EXTI4\_PG ((uint16\_t)0x0006)

- #define SYSCFG EXTICR2 EXTI4 PH ((uint16 t)0x0007)
- #define SYSCFG\_EXTICR2\_EXTI4\_PI ((uint16\_t)0x0008)
- #define SYSCFG EXTICR2 EXTI5 PA ((uint16 t)0x0000)

#### EXTI5 configuration

- #define SYSCFG EXTICR2 EXTI5 PB ((uint16 t)0x0010)
- #define SYSCFG EXTICR2 EXTI5 PC ((uint16 t)0x0020)
- #define SYSCFG EXTICR2 EXTI5 PD ((uint16 t)0x0030)
- #define SYSCFG EXTICR2 EXTI5 PE ((uint16 t)0x0040)
- #define SYSCFG EXTICR2 EXTI5 PF ((uint16 t)0x0050)
- #define SYSCFG EXTICR2 EXTI5 PG ((uint16 t)0x0060)
- #define SYSCFG\_EXTICR2\_EXTI5\_PH ((uint16\_t)0x0070)
- #define SYSCFG EXTICR2 EXTI5 PI ((uint16 t)0x0080)
- #define SYSCFG\_EXTICR2\_EXTI6\_PA ((uint16\_t)0x0000)

#### EXTI6 configuration

- #define SYSCFG\_EXTICR2\_EXTI6\_PB ((uint16\_t)0x0100)
- #define SYSCFG EXTICR2 EXTI6 PC ((uint16 t)0x0200)
- #define SYSCFG\_EXTICR2\_EXTI6\_PD ((uint16\_t)0x0300)
- #define SYSCFG\_EXTICR2\_EXTI6\_PE ((uint16\_t)0x0400)
- #define SYSCFG\_EXTICR2\_EXTI6\_PF ((uint16\_t)0x0500)
- #define SYSCFG\_EXTICR2\_EXTI6\_PG ((uint16\_t)0x0600)
- #define SYSCFG\_EXTICR2\_EXTI6\_PH ((uint16\_t)0x0700)
- #define SYSCFG\_EXTICR2\_EXTI6\_PI ((uint16\_t)0x0800)
- #define SYSCFG\_EXTICR2\_EXTI7\_PA ((uint16\_t)0x0000)

### EXTI7 configuration

- #define SYSCFG\_EXTICR2\_EXTI7\_PB ((uint16\_t)0x1000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PC ((uint16\_t)0x2000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PD ((uint16\_t)0x3000)
- #define SYSCFG EXTICR2 EXTI7 PE ((uint16 t)0x4000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PF ((uint16\_t)0x5000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PG ((uint16\_t)0x6000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PH ((uint16\_t)0x7000)
- #define SYSCFG\_EXTICR2\_EXTI7\_PI ((uint16\_t)0x8000)
- #define SYSCFG EXTICR3 EXTI8 ((uint16 t)0x000F)
- #define SYSCFG EXTICR3 EXTI9 ((uint16 t)0x00F0)
- #define SYSCFG\_EXTICR3\_EXTI10 ((uint16\_t)0x0F00)
- #define SYSCFG EXTICR3 EXTI11 ((uint16 t)0xF000)
- #define SYSCFG\_EXTICR3\_EXTI8\_PA ((uint16\_t)0x0000)

### EXTI8 configuration

- #define SYSCFG EXTICR3 EXTI8 PB ((uint16 t)0x0001)
- #define SYSCFG\_EXTICR3\_EXTI8\_PC ((uint16\_t)0x0002)
- #define SYSCFG\_EXTICR3\_EXTI8\_PD ((uint16\_t)0x0003)
- #define SYSCFG\_EXTICR3\_EXTI8\_PE ((uint16\_t)0x0004)
- #define SYSCFG\_EXTICR3\_EXTI8\_PF ((uint16\_t)0x0005)
- #define SYSCFG\_EXTICR3\_EXTI8\_PG ((uint16\_t)0x0006)
- #define SYSCFG\_EXTICR3\_EXTI8\_PH ((uint16\_t)0x0007)
- #define SYSCFG EXTICR3 EXTI8 PI ((uint16 t)0x0008)
- #define SYSCFG\_EXTICR3\_EXTI9\_PA ((uint16\_t)0x0000)

#### EXTI9 configuration

• #define SYSCFG EXTICR3 EXTI9 PB ((uint16 t)0x0010)

- #define SYSCFG\_EXTICR3\_EXTI9\_PC ((uint16\_t)0x0020)
- #define SYSCFG\_EXTICR3\_EXTI9\_PD ((uint16\_t)0x0030)
- #define SYSCFG EXTICR3 EXTI9 PE ((uint16 t)0x0040)
- #define SYSCFG\_EXTICR3\_EXTI9\_PF ((uint16\_t)0x0050)
- #define SYSCFG\_EXTICR3\_EXTI9\_PG ((uint16\_t)0x0060)
- #define SYSCFG\_EXTICR3\_EXTI9\_PH ((uint16\_t)0x0070)
- #define SYSCFG\_EXTICR3\_EXTI9\_PI ((uint16\_t)0x0080)
- #define SYSCFG EXTICR3 EXTI10 PA ((uint16 t)0x0000)

#### EXTI10 configuration

- #define SYSCFG EXTICR3 EXTI10 PB ((uint16 t)0x0100)
- #define SYSCFG\_EXTICR3\_EXTI10\_PC ((uint16\_t)0x0200)
- #define SYSCFG EXTICR3 EXTI10 PD ((uint16 t)0x0300)
- #define SYSCFG EXTICR3\_EXTI10\_PE ((uint16\_t)0x0400)
- #define SYSCFG EXTICR3 EXTI10 PF ((uint16 t)0x0500)
- #define SYSCFG EXTICR3 EXTI10 PG ((uint16 t)0x0600)
- #define SYSCFG\_EXTICR3\_EXTI10\_PH ((uint16\_t)0x0700)
- #define SYSCFG EXTICR3 EXTI10 PI ((uint16 t)0x0800)
- #define SYSCFG\_EXTICR3\_EXTI11\_PA ((uint16\_t)0x0000)

#### EXTI11 configuration

- #define SYSCFG\_EXTICR3\_EXTI11\_PB ((uint16\_t)0x1000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PC ((uint16\_t)0x2000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PD ((uint16\_t)0x3000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PE ((uint16\_t)0x4000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PF ((uint16\_t)0x5000)
- #define SYSCFG\_EXTICR3\_EXTI11\_PG ((uint16\_t)0x6000)
- #define SYSCFG EXTICR3 EXTI11 PH ((uint16 t)0x7000)
- #define SYSCFG EXTICR3 EXTI11 PI ((uint16 t)0x8000)
- #define SYSCFG\_EXTICR4\_EXTI12 ((uint16\_t)0x000F)
- #define SYSCFG\_EXTICR4\_EXTI13 ((uint16\_t)0x00F0)
- #define SYSCFG\_EXTICR4\_EXTI14 ((uint16\_t)0x0F00)
- #define SYSCFG\_EXTICR4\_EXTI15 ((uint16\_t)0xF000)
- #define SYSCFG\_EXTICR4\_EXTI12\_PA ((uint16\_t)0x0000)

### EXTI12 configuration

- #define SYSCFG EXTICR4 EXTI12 PB ((uint16 t)0x0001)
- #define SYSCFG\_EXTICR4\_EXTI12\_PC ((uint16\_t)0x0002)
- #define SYSCFG EXTICR4 EXTI12 PD ((uint16 t)0x0003)
- #define SYSCFG\_EXTICR4\_EXTI12\_PE ((uint16\_t)0x0004)
- #define SYSCFG\_EXTICR4\_EXTI12\_PF ((uint16\_t)0x0005)
- #define SYSCFG EXTICR4 EXTI12 PG ((uint16 t)0x0006)
- #define SYSCFG EXTICR3 EXTI12 PH ((uint16 t)0x0007)
- #define SYSCFG\_EXTICR4\_EXTI13\_PA ((uint16\_t)0x0000)

## EXTI13 configuration

- #define SYSCFG\_EXTICR4\_EXTI13\_PB ((uint16\_t)0x0010)
- #define SYSCFG EXTICR4 EXTI13 PC ((uint16 t)0x0020)
- #define SYSCFG\_EXTICR4\_EXTI13\_PD ((uint16\_t)0x0030)
- #define SYSCFG EXTICR4 EXTI13 PE ((uint16 t)0x0040)
- #define SYSCFG\_EXTICR4\_EXTI13\_PF ((uint16\_t)0x0050)
- #define SYSCFG\_EXTICR4\_EXTI13\_PG ((uint16\_t)0x0060)
- #define SYSCFG EXTICR3 EXTI13 PH ((uint16 t)0x0070)
- #define SYSCFG EXTICR4 EXTI14 PA ((uint16 t)0x0000)

#### EXTI14 configuration

- #define SYSCFG EXTICR4 EXTI14 PB ((uint16 t)0x0100)
- #define SYSCFG EXTICR4 EXTI14 PC ((uint16 t)0x0200)
- #define SYSCFG\_EXTICR4\_EXTI14\_PD ((uint16\_t)0x0300)
- #define SYSCFG\_EXTICR4\_EXTI14\_PE ((uint16\_t)0x0400)
- #define SYSCFG\_EXTICR4\_EXTI14\_PF ((uint16\_t)0x0500)
- #define SYSCFG\_EXTICR4\_EXTI14\_PG ((uint16\_t)0x0600)
- #define SYSCFG\_EXTICR3\_EXTI14\_PH ((uint16\_t)0x0700)
- #define SYSCFG\_EXTICR4\_EXTI15\_PA ((uint16\_t)0x0000)

#### EXTI15 configuration

- #define SYSCFG\_EXTICR4\_EXTI15\_PB ((uint16\_t)0x1000)
- #define SYSCFG EXTICR4 EXTI15 PC ((uint16 t)0x2000)
- #define SYSCFG EXTICR4 EXTI15 PD ((uint16 t)0x3000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PE ((uint16\_t)0x4000)
- #define SYSCFG EXTICR4 EXTI15\_PF ((uint16\_t)0x5000)
- #define SYSCFG\_EXTICR4\_EXTI15\_PG ((uint16\_t)0x6000)
- #define SYSCFG\_EXTICR3\_EXTI15\_PH ((uint16\_t)0x7000)
- #define SYSCFG CMPCR CMP PD ((uint32 t)0x00000001)
- #define SYSCFG\_CMPCR\_READY ((uint32\_t)0x00000100)
- #define TIM\_CR1\_CEN ((uint16\_t)0x0001)
- #define TIM\_CR1\_UDIS ((uint16\_t)0x0002)
- #define TIM\_CR1\_URS ((uint16\_t)0x0004)
- #define TIM CR1 OPM ((uint16 t)0x0008)
- #define TIM\_CR1\_DIR ((uint16\_t)0x0010)
- #define TIM\_CR1\_CMS ((uint16\_t)0x0060)
- #define TIM CR1 CMS 0 ((uint16 t)0x0020)
- #define TIM CR1 CMS 1 ((uint16 t)0x0040)
- #define TIM\_CR1\_ARPE ((uint16\_t)0x0080)
- #define TIM CR1 CKD ((uint16 t)0x0300)
- #define TIM\_CR1\_CKD\_0 ((uint16\_t)0x0100)
- #define TIM\_CR1\_CKD\_1 ((uint16\_t)0x0200)
- #define TIM\_CR2\_CCPC ((uint16\_t)0x0001)
- #define TIM\_CR2\_CCUS ((uint16\_t)0x0004)
- #define TIM\_CR2\_CCDS ((uint16\_t)0x0008)
- #define TIM\_CR2\_MMS ((uint16\_t)0x0070)
- #define TIM CR2 MMS 0 ((uint16 t)0x0010)
- #define TIM\_CR2\_MMS\_1 ((uint16\_t)0x0020)
- #define TIM CR2 MMS 2 ((uint16 t)0x0040)
- #define TIM\_CR2\_TI1S ((uint16\_t)0x0080)
- #define TIM\_CR2\_OIS1 ((uint16\_t)0x0100)
- #define TIM\_CR2\_OIS1N ((uint16\_t)0x0200)
- #define TIM\_CR2\_OIS2 ((uint16\_t)0x0400)
- #define TIM CR2 OIS2N ((uint16 t)0x0800)
- #define TIM CR2 OIS3 ((uint16 t)0x1000)
- #define TIM CR2 OIS3N ((uint16 t)0x2000)
- #define TIM\_CR2\_OIS4 ((uint16\_t)0x4000)
- #define TIM\_SMCR\_SMS ((uint16\_t)0x0007)
- #define TIM\_SMCR\_SMS\_0 ((uint16\_t)0x0001)
- #define TIM\_SMCR\_SMS\_1 ((uint16\_t)0x0002)
- #define TIM SMCR SMS 2 ((uint16 t)0x0004)
- #define TIM SMCR TS ((uint16 t)0x0070)
- #define TIM SMCR TS 0 ((uint16 t)0x0010)
- #define TIM\_SMCR\_TS\_1 ((uint16\_t)0x0020)

- #define TIM\_SMCR\_TS\_2 ((uint16\_t)0x0040)
- #define TIM\_SMCR\_MSM ((uint16\_t)0x0080)
- #define TIM\_SMCR\_ETF ((uint16\_t)0x0F00)
- #define TIM\_SMCR\_ETF\_0 ((uint16\_t)0x0100)
- #define TIM\_SMCR\_ETF\_1 ((uint16\_t)0x0200)
- #define TIM\_SMCR\_ETF\_2 ((uint16\_t)0x0400)
- #define TIM SMCR ETF 3 ((uint16 t)0x0800)
- #define TIM\_SMCR\_ETPS ((uint16\_t)0x3000)
- #define TIM\_SMCR\_ETPS\_0 ((uint16\_t)0x1000)
- #define TIM SMCR ETPS 1 ((uint16 t)0x2000)
- #define TIM\_SMCR\_ECE ((uint16\_t)0x4000)
- #define TIM\_SMCR\_ETP ((uint16\_t)0x8000)
- #define TIM\_DIER\_UIE ((uint16\_t)0x0001)
- #define TIM\_DIER\_CC1IE ((uint16\_t)0x0002)
- #define TIM\_DIER\_CC2IE ((uint16\_t)0x0004)
- #define TIM\_DIER\_CC3IE ((uint16\_t)0x0008)
- #define TIM\_DIER\_CC4IE ((uint16\_t)0x0010)
- #define TIM DIER COMIE ((uint16 t)0x0020)
- #define TIM DIER TIE ((uint16 t)0x0040)
- #define TIM\_DIER\_BIE ((uint16\_t)0x0080)
- #define TIM\_DIER\_UDE ((uint16\_t)0x0100)
- #define TIM\_DIER\_CC1DE ((uint16\_t)0x0200)
- #define TIM\_DIER\_CC2DE ((uint16\_t)0x0400)
- #define TIM\_DIER\_CC3DE ((uint16\_t)0x0800)
- #define TIM\_DIER\_CC4DE ((uint16\_t)0x1000)
- #define TIM\_DIER\_COMDE ((uint16\_t)0x2000)
- #define TIM\_DIER\_TDE ((uint16\_t)0x4000)
- #define TIM\_SR\_UIF ((uint16\_t)0x0001)
- #define TIM\_SR\_CC1IF ((uint16\_t)0x0002)
- #define TIM\_SR\_CC2IF ((uint16\_t)0x0004)
- #define TIM\_SR\_CC3IF ((uint16\_t)0x0008)
- #define TIM\_SR\_CC4IF ((uint16\_t)0x0010)
- #define TIM\_SR\_COMIF ((uint16\_t)0x0020)
- #define TIM\_SR\_TIF ((uint16\_t)0x0040)
- #define TIM\_SR\_BIF ((uint16\_t)0x0080)
- #define TIM\_SR\_CC1OF ((uint16\_t)0x0200)
- #define TIM\_SR\_CC2OF ((uint16\_t)0x0400)
- #define TIM\_SR\_CC3OF ((uint16\_t)0x0800)
- #define TIM\_SR\_CC4OF ((uint16\_t)0x1000)
- #define TIM EGR UG ((uint8 t)0x01)
- #define TIM EGR CC1G ((uint8 t)0x02)
- #define TIM\_EGR\_CC2G ((uint8\_t)0x04)
- #define TIM\_EGR\_CC3G ((uint8\_t)0x08)
- #define TIM\_EGR\_CC4G ((uint8\_t)0x10)
- #define TIM\_EGR\_COMG ((uint8\_t)0x20)
- #define TIM EGR TG ((uint8 t)0x40)
- #define TIM EGR BG ((uint8 t)0x80)
- #define TIM\_CCMR1\_CC1S ((uint16\_t)0x0003)
- #define TIM\_CCMR1\_CC1S\_0 ((uint16\_t)0x0001)
- #define TIM\_CCMR1\_CC1S\_1 ((uint16\_t)0x0002)
- #define TIM CCMR1 OC1FE ((uint16 t)0x0004)
- #define TIM\_CCMR1\_OC1PE ((uint16\_t)0x0008)
- #define TIM CCMR1 OC1M ((uint16 t)0x0070)
- #define TIM CCMR1 OC1M 0 ((uint16 t)0x0010)
- #define TIM\_CCMR1\_OC1M\_1 ((uint16\_t)0x0020)

- #define TIM\_CCMR1\_OC1M\_2 ((uint16\_t)0x0040)
- #define TIM\_CCMR1\_OC1CE ((uint16\_t)0x0080)
- #define TIM\_CCMR1\_CC2S ((uint16\_t)0x0300)
- #define TIM CCMR1 CC2S 0 ((uint16 t)0x0100)
- #define TIM CCMR1 CC2S 1 ((uint16 t)0x0200)
- #define TIM\_CCMR1\_OC2FE ((uint16\_t)0x0400)
- #define TIM CCMR1 OC2PE ((uint16 t)0x0800)
- #define TIM\_CCMR1\_OC2M ((uint16\_t)0x7000)
- #define TIM\_CCMR1\_OC2M\_0 ((uint16\_t)0x1000)
- #define TIM CCMR1 OC2M 1 ((uint16 t)0x2000)
- #define TIM CCMR1 OC2M 2 ((uint16 t)0x4000)
- #define TIM CCMR1 OC2CE ((uint16 t)0x8000)
- #define TIM CCMR1 IC1PSC ((uint16 t)0x000C)
- #define TIM CCMR1 IC1PSC 0 ((uint16 t)0x0004)
- #define TIM\_CCMR1\_IC1PSC\_1 ((uint16\_t)0x0008)
- #define TIM CCMR1 IC1F ((uint16 t)0x00F0)
- #define TIM CCMR1 IC1F 0 ((uint16 t)0x0010)
- #define TIM CCMR1 IC1F 1 ((uint16 t)0x0020)
- #define TIM\_CCMR1\_IC1F\_2 ((uint16\_t)0x0040)
- #define TIM\_CCMR1\_IC1F\_3 ((uint16\_t)0x0080)
- #define TIM\_CCMR1\_IC2PSC ((uint16\_t)0x0C00)
- #define TIM\_CCMR1\_IC2PSC\_0 ((uint16\_t)0x0400)
- #define TIM CCMR1 IC2PSC 1 ((uint16 t)0x0800)
- #define TIM\_CCMR1\_IC2F ((uint16\_t)0xF000)
- #define TIM CCMR1 IC2F 0 ((uint16 t)0x1000)
- #define TIM\_CCMR1\_IC2F\_1 ((uint16\_t)0x2000)
- #define TIM\_CCMR1\_IC2F\_2 ((uint16\_t)0x4000)
- #define TIM CCMR1 IC2F 3 ((uint16 t)0x8000)
- #define TIM CCMR2 CC3S ((uint16 t)0x0003)
- #define TIM\_CCMR2\_CC3S\_0 ((uint16\_t)0x0001)
- #define TIM\_CCMR2\_CC3S\_1 ((uint16\_t)0x0002)
- #define TIM CCMR2 OC3FE ((uint16 t)0x0004)
- #define TIM\_CCMR2\_OC3PE ((uint16\_t)0x0008)
- #define TIM CCMR2 OC3M ((uint16 t)0x0070)
- #define TIM\_CCMR2\_OC3M\_0 ((uint16\_t)0x0010)
- #define TIM\_CCMR2\_OC3M\_1 ((uint16\_t)0x0020)
- #define TIM CCMR2 OC3M 2 ((uint16 t)0x0040)
- #define TIM CCMR2 OC3CE ((uint16 t)0x0080)
- #define TIM\_CCMR2\_CC4S ((uint16\_t)0x0300)
- #define TIM CCMR2 CC4S 0 ((uint16 t)0x0100)
- #define TIM CCMR2 CC4S 1 ((uint16 t)0x0200)
- #define TIM\_CCMR2\_OC4FE ((uint16\_t)0x0400)
- #define TIM\_CCMR2\_OC4PE ((uint16\_t)0x0800)
- #define TIM\_CCMR2\_OC4M ((uint16\_t)0x7000)
- #define TIM\_CCMR2\_OC4M\_0 ((uint16\_t)0x1000)
- #define TIM\_CCMR2\_OC4M\_1 ((uint16\_t)0x2000)
- #define TIM\_CCMR2\_OC4M\_2 ((uint16\_t)0x4000)
- #define TIM CCMR2 OC4CE ((uint16 t)0x8000)
- #define TIM\_CCMR2\_IC3PSC ((uint16\_t)0x000C)
- #define TIM\_CCMR2\_IC3PSC\_0 ((uint16\_t)0x0004)
- #define TIM CCMR2 IC3PSC 1 ((uint16 t)0x0008)
- #define TIM\_CCMR2\_IC3F ((uint16\_t)0x00F0)
- #define TIM CCMR2 IC3F 0 ((uint16 t)0x0010)
- #define TIM CCMR2 IC3F 1 ((uint16 t)0x0020)
- #define TIM\_CCMR2\_IC3F\_2 ((uint16\_t)0x0040)

- #define TIM\_CCMR2\_IC3F\_3 ((uint16\_t)0x0080)
- #define TIM\_CCMR2\_IC4PSC ((uint16\_t)0x0C00)
- #define TIM\_CCMR2\_IC4PSC\_0 ((uint16\_t)0x0400)
- #define TIM CCMR2 IC4PSC 1 ((uint16 t)0x0800)
- #define TIM\_CCMR2\_IC4F ((uint16\_t)0xF000)
- #define TIM\_CCMR2\_IC4F\_0 ((uint16\_t)0x1000)
- #define TIM CCMR2 IC4F 1 ((uint16 t)0x2000)
- #define TIM\_CCMR2\_IC4F\_2 ((uint16\_t)0x4000)
- #define TIM\_CCMR2\_IC4F\_3 ((uint16\_t)0x8000)
- #define TIM CCER CC1E ((uint16 t)0x0001)
- #define TIM CCER CC1P ((uint16 t)0x0002)
- #define TIM CCER CC1NE ((uint16 t)0x0004)
- #define TIM\_CCER\_CC1NP ((uint16\_t)0x0008)
- #define TIM CCER CC2E ((uint16 t)0x0010)
- #define TIM\_CCER\_CC2P ((uint16\_t)0x0020)
- #define TIM CCER\_CC2NE ((uint16\_t)0x0040)
- #define TIM CCER CC2NP ((uint16 t)0x0080)
- #define TIM CCER CC3E ((uint16 t)0x0100)
- #define TIM CCER CC3P ((uint16 t)0x0200)
- #define TIM\_CCER\_CC3NE ((uint16\_t)0x0400)
- #define TIM\_CCER\_CC3NP ((uint16\_t)0x0800)
- #define TIM CCER CC4E ((uint16 t)0x1000)
- #define TIM\_CCER\_CC4P ((uint16\_t)0x2000)
- #define TIM\_CCER\_CC4NP ((uint16\_t)0x8000)
- #define TIM\_CNT\_CNT ((uint16\_t)0xFFFF)
- #define TIM\_PSC\_PSC ((uint16\_t)0xFFFF)
- #define TIM\_ARR\_ARR ((uint16\_t)0xFFFF)
- #define TIM RCR REP ((uint8 t)0xFF)
- #define TIM CCR1 CCR1 ((uint16 t)0xFFFF)
- #define TIM\_CCR2\_CCR2 ((uint16\_t)0xFFFF)
- #define TIM\_CCR3\_CCR3 ((uint16\_t)0xFFFF)
- #define TIM CCR4 CCR4 ((uint16 t)0xFFFF)
- #define TIM\_BDTR\_DTG ((uint16\_t)0x00FF)
- #define TIM\_BDTR\_DTG\_0 ((uint16\_t)0x0001)
- #define TIM\_BDTR\_DTG\_1 ((uint16\_t)0x0002)
- #define TIM\_BDTR\_DTG\_2 ((uint16\_t)0x0004)
- #define TIM\_BDTR\_DTG\_3 ((uint16\_t)0x0008)
- #define TIM\_BDTR\_DTG\_4 ((uint16\_t)0x0010)
- #define TIM\_BDTR\_DTG\_5 ((uint16\_t)0x0020)
  #define TIM\_BDTR\_DTG\_6 ((uint16\_t)0x0040)
- #define TIM BDTR DTG 7 ((uint16 t)0x0080)
- #define TIM\_BDTR\_LOCK ((uint16\_t)0x0300)
- #define TIM\_BDTR\_LOCK\_0 ((uint16\_t)0x0100)
- #define TIM\_BDTR\_LOCK\_1 ((uint16\_t)0x0200)
- #define TIM\_BDTR\_OSSI ((uint16\_t)0x0400)
- #define TIM\_BDTR\_OSSR ((uint16\_t)0x0800)
- #define TIM BDTR BKE ((uint16 t)0x1000)
- #define TIM\_BDTR\_BKP ((uint16\_t)0x2000)
- #define TIM\_BDTR\_AOE ((uint16\_t)0x4000)
- #define TIM\_BDTR\_MOE ((uint16\_t)0x8000)
- #define TIM DCR DBA ((uint16 t)0x001F)
- #define TIM\_DCR\_DBA\_0 ((uint16\_t)0x0001)
- #define TIM\_DCR\_DBA\_1 ((uint16\_t)0x0002)
- #define TIM DCR DBA 2 ((uint16 t)0x0004)
- #define TIM\_DCR\_DBA\_3 ((uint16\_t)0x0008)

- #define TIM DCR DBA 4 ((uint16 t)0x0010)
- #define TIM\_DCR\_DBL ((uint16\_t)0x1F00)
- #define TIM\_DCR\_DBL\_0 ((uint16\_t)0x0100)
- #define TIM\_DCR\_DBL\_1 ((uint16\_t)0x0200)
- #define TIM\_DCR\_DBL\_2 ((uint16\_t)0x0400)
- #define TIM\_DCR\_DBL\_3 ((uint16\_t)0x0800)
- #define TIM\_DCR\_DBL\_4 ((uint16\_t)0x1000)
- #define TIM\_DMAR\_DMAB ((uint16\_t)0xFFFF)
- #define TIM\_OR\_TI4\_RMP ((uint16\_t)0x00C0)
- #define TIM\_OR\_TI4\_RMP\_0 ((uint16\_t)0x0040)
- #define TIM\_OR\_TI4\_RMP\_1 ((uint16\_t)0x0080)
- #define TIM\_OR\_ITR1\_RMP ((uint16\_t)0x0C00)
- #define TIM\_OR\_ITR1\_RMP\_0 ((uint16\_t)0x0400)
- #define TIM OR ITR1 RMP 1 ((uint16 t)0x0800)
- #define USART\_SR\_PE ((uint16\_t)0x0001)
- #define USART\_SR\_FE ((uint16\_t)0x0002)
- #define USART\_SR\_NE ((uint16\_t)0x0004)
- #define USART SR ORE ((uint16 t)0x0008)
- #define USART SR IDLE ((uint16 t)0x0010)
- #define USART SR RXNE ((uint16 t)0x0020)
- #define USART\_SR\_TC ((uint16\_t)0x0040)
- #define USART SR TXE ((uint16 t)0x0080)
- #define USART SR LBD ((uint16 t)0x0100)
- #define USART\_SR\_CTS ((uint16\_t)0x0200)
- #define USART DR DR ((uint16 t)0x01FF)
- #define USART\_BRR\_DIV\_Fraction ((uint16\_t)0x000F)
- #define USART BRR DIV Mantissa ((uint16 t)0xFFF0)
- #define USART CR1 SBK ((uint16 t)0x0001)
- #define USART CR1 RWU ((uint16 t)0x0002)
- #define USART\_CR1\_RE ((uint16\_t)0x0004)
- #define USART\_CR1\_TE ((uint16\_t)0x0008)
- #define USART CR1 IDLEIE ((uint16 t)0x0010)
- #define USART\_CR1\_RXNEIE ((uint16\_t)0x0020)
- #define USART\_CR1\_TCIE ((uint16\_t)0x0040)
- #define USART\_CR1\_TXEIE ((uint16\_t)0x0080)
- #define USART\_CR1\_PEIE ((uint16\_t)0x0100)
- #define USART\_CR1\_PS ((uint16\_t)0x0200)
- #define USART\_CR1\_PCE ((uint16\_t)0x0400)
- #define USART\_CR1\_WAKE ((uint16\_t)0x0800)
- #define USART CR1 M ((uint16 t)0x1000)
- #define USART CR1 UE ((uint16 t)0x2000)
- #define USART\_CR1\_OVER8 ((uint16\_t)0x8000)
- #define USART\_CR2\_ADD ((uint16\_t)0x000F)
- #define USART\_CR2\_LBDL ((uint16\_t)0x0020)
- #define USART CR2 LBDIE ((uint16 t)0x0040)
- #define USART CR2 LBCL ((uint16 t)0x0100)
- #define USART\_CR2\_CPHA ((uint16\_t)0x0200)
- #define USART\_CR2\_CPOL ((uint16\_t)0x0400)
- #define USART CR2 CLKEN ((uint16 t)0x0800)
- #define USART\_CR2\_STOP ((uint16\_t)0x3000)
- #define USART CR2 STOP 0 ((uint16 t)0x1000)
- #define USART\_CR2\_STOP\_1 ((uint16\_t)0x2000)
- #define USART CR2 LINEN ((uint16 t)0x4000)
- #define USART CR3 EIE ((uint16 t)0x0001)
- #define USART\_CR3\_IREN ((uint16\_t)0x0002)

- #define USART\_CR3\_IRLP ((uint16\_t)0x0004)
- #define USART CR3 HDSEL ((uint16 t)0x0008)
- #define USART\_CR3\_NACK ((uint16\_t)0x0010)
- #define USART\_CR3\_SCEN ((uint16\_t)0x0020)
- #define USART\_CR3\_DMAR ((uint16\_t)0x0040)
- #define USART\_CR3\_DMAT ((uint16\_t)0x0080)
- #define USART CR3 RTSE ((uint16 t)0x0100)
- #define USART\_CR3\_CTSE ((uint16\_t)0x0200)
- #define USART\_CR3\_CTSIE ((uint16\_t)0x0400)
- #define USART CR3 ONEBIT ((uint16 t)0x0800)
- #define USART GTPR PSC ((uint16 t)0x00FF)
- #define USART GTPR PSC 0 ((uint16 t)0x0001)
- #define USART\_GTPR\_PSC\_1 ((uint16\_t)0x0002)
- #define USART GTPR PSC 2 ((uint16 t)0x0004)
- #define USART\_GTPR\_PSC\_3 ((uint16\_t)0x0008)
- #define USART GTPR PSC 4 ((uint16 t)0x0010)
- #define USART GTPR PSC 5 ((uint16 t)0x0020)
- #define USART GTPR PSC 6 ((uint16 t)0x0040)
- #define USART\_GTPR\_PSC\_7 ((uint16\_t)0x0080)
- #define USART\_GTPR\_GT ((uint16\_t)0xFF00)
- #define WWDG\_CR\_T ((uint8\_t)0x7F)
- #define WWDG CR T0 ((uint8 t)0x01)
- #define WWDG\_CR\_T1 ((uint8\_t)0x02)
- #define WWDG\_CR\_T2 ((uint8\_t)0x04)
- #define WWDG CR T3 ((uint8 t)0x08)
- #define WWDG\_CR\_T4 ((uint8\_t)0x10)
- #define WWDG CR T5 ((uint8 t)0x20)
- #define WWDG CR T6 ((uint8 t)0x40)
- #define WWDG CR WDGA ((uint8 t)0x80)
- #define WWDG\_CFR\_W ((uint16\_t)0x007F)
- #define WWDG\_CFR\_W0 ((uint16\_t)0x0001)
- #define WWDG CFR W1 ((uint16 t)0x0002)
- #define WWDG\_CFR\_W2 ((uint16\_t)0x0004)
- #define WWDG\_CFR\_W3 ((uint16\_t)0x0008)
- #define WWDG\_CFR\_W4 ((uint16\_t)0x0010)
- #define WWDG\_CFR\_W5 ((uint16\_t)0x0020)
- #define WWDG\_CFR\_W6 ((uint16\_t)0x0040)
- #define WWDG\_CFR\_WDGTB ((uint16\_t)0x0180)
   #define WWDG\_CFR\_WDGTB0 ((uint16\_t)0x0080)
- #define WWDG CFR WDGTB1 ((uint16 t)0x0100)
- #define WWDG CFR EWI ((uint16 t)0x0200)
- #define WWDG SR EWIF ((uint8 t)0x01)
- #define DBGMCU IDCODE DEV ID ((uint32 t)0x00000FFF)
- #define DBGMCU\_IDCODE\_REV\_ID ((uint32\_t)0xFFFF0000)
- #define DBGMCU\_CR\_DBG\_SLEEP ((uint32\_t)0x00000001)
- #define DBGMCU CR DBG STOP ((uint32 t)0x00000002)
- #define DBGMCU\_CR\_DBG\_STANDBY ((uint32\_t)0x00000004)
- #define DBGMCU CR TRACE IOEN ((uint32 t)0x00000020)
- #define DBGMCU\_CR\_TRACE\_MODE ((uint32\_t)0x000000C0)
- #define DBGMCU\_CR\_TRACE\_MODE\_0 ((uint32\_t)0x00000040)
   #define DBGMCU\_CR\_TRACE\_MODE\_1 ((uint32\_t)0x00000080)
- #define DBGMCU APB1 FZ DBG TIM2 STOP ((uint32 t)0x00000001)
- #define DBGMCU APB1 FZ DBG TIM3 STOP ((uint32 t)0x00000002)
- #define DBGMCU APB1 FZ DBG TIM4 STOP ((uint32 t)0x00000004)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP ((uint32\_t)0x00000008)

- #define DBGMCU APB1 FZ DBG TIM6 STOP ((uint32 t)0x00000010)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP ((uint32\_t)0x00000020)
- #define DBGMCU APB1 FZ DBG TIM12 STOP ((uint32 t)0x00000040)
- #define DBGMCU APB1 FZ DBG TIM13 STOP ((uint32 t)0x00000080)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP ((uint32\_t)0x00000100)
- #define DBGMCU APB1 FZ DBG RTC STOP ((uint32 t)0x00000400)
- #define DBGMCU APB1 FZ DBG WWDG STOP ((uint32 t)0x00000800)
- #define DBGMCU APB1 FZ DBG IWDG STOP ((uint32 t)0x00001000)
- #define DBGMCU APB1 FZ DBG I2C1 SMBUS TIMEOUT ((uint32 t)0x00200000)
- #define DBGMCU APB1 FZ DBG I2C2 SMBUS TIMEOUT ((uint32 t)0x00400000)
- #define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT ((uint32\_t)0x00800000)
- #define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP ((uint32\_t)0x02000000)
- #define DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP ((uint32\_t)0x04000000)
- #define DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP
- #define DBGMCU APB1 FZ DBG TIM1 STOP ((uint32 t)0x00000001)
- #define DBGMCU APB1 FZ DBG TIM8 STOP ((uint32 t)0x00000002)
- #define DBGMCU APB1 FZ DBG TIM9 STOP ((uint32 t)0x00010000)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM10\_STOP ((uint32\_t)0x00020000)
- #define DBGMCU\_APB1\_FZ\_DBG\_TIM11\_STOP ((uint32\_t)0x00040000)
- #define ETH\_MACCR\_WD ((uint32\_t)0x00800000) /\* Watchdog disable \*/
- #define ETH\_MACCR\_JD ((uint32\_t)0x00400000) /\* Jabber disable \*/
- #define ETH MACCR IFG ((uint32 t)0x000E0000) /\* Inter-frame gap \*/
- #define ETH\_MACCR\_IFG\_96Bit ((uint32\_t)0x00000000) /\* Minimum IFG between frames during transmission is 96Bit \*/
- #define ETH\_MACCR\_IFG\_88Bit ((uint32\_t)0x00020000) /\* Minimum IFG between frames during transmission is 88Bit \*/
- #define ETH\_MACCR\_IFG\_80Bit ((uint32\_t)0x00040000) /\* Minimum IFG between frames during transmission is 80Bit \*/
- #define ETH\_MACCR\_IFG\_72Bit ((uint32\_t)0x00060000) /\* Minimum IFG between frames during transmission is 72Bit \*/
- #define ETH\_MACCR\_IFG\_64Bit ((uint32\_t)0x00080000) /\* Minimum IFG between frames during transmission is 64Bit \*/
- #define ETH\_MACCR\_IFG\_56Bit ((uint32\_t)0x000A0000) /\* Minimum IFG between frames during transmission is 56Bit \*/
- #define ETH\_MACCR\_IFG\_48Bit ((uint32\_t)0x000C0000) /\* Minimum IFG between frames during transmission is 48Bit \*/
- #define ETH\_MACCR\_IFG\_40Bit ((uint32\_t)0x000E0000) /\* Minimum IFG between frames during transmission is 40Bit \*/
- #define ETH MACCR CSD ((uint32 t)0x00010000) /\* Carrier sense disable (during transmission) \*/
- #define ETH\_MACCR\_FES ((uint32\_t)0x00004000) /\* Fast ethernet speed \*/
- #define ETH MACCR ROD ((uint32 t)0x00002000) /\* Receive own disable \*/
- #define ETH MACCR LM ((uint32 t)0x00001000) /\* loopback mode \*/
- #define ETH MACCR DM ((uint32 t)0x00000800) /\* Duplex mode \*/
- #define ETH MACCR IPCO ((uint32 t)0x00000400) /\* IP Checksum offload \*/
- #define ETH\_MACCR\_RD ((uint32\_t)0x00000200) /\* Retry disable \*/
- #define ETH MACCR APCS ((uint32 t)0x00000080) /\* Automatic Pad/CRC stripping \*/
- #define ETH\_MACCR\_BL
- #define ETH\_MACCR\_BL\_10 ((uint32\_t)0x00000000) /\* k = min (n, 10) \*/
- #define ETH\_MACCR\_BL\_8 ((uint32\_t)0x00000020) /\* k = min (n, 8) \*/
- #define ETH\_MACCR\_BL\_4 ((uint32\_t)0x00000040) /\* k = min (n, 4) \*/
- #define ETH\_MACCR\_BL\_1 ((uint32\_t)0x00000060) /\* k = min (n, 1) \*/
- #define ETH MACCR DC ((uint32 t)0x00000010) /\* Defferal check \*/
- #define ETH MACCR TE ((uint32 t)0x00000008) /\* Transmitter enable \*/
- #define ETH MACCR RE ((uint32 t)0x00000004) /\* Receiver enable \*/
- #define ETH\_MACFFR\_RA ((uint32\_t)0x80000000) /\* Receive all \*/

- #define ETH\_MACFFR\_HPF ((uint32\_t)0x00000400) /\* Hash or perfect filter \*/
- #define ETH\_MACFFR\_SAF ((uint32\_t)0x00000200) /\* Source address filter enable \*/
- #define ETH\_MACFFR\_SAIF ((uint32\_t)0x00000100) /\* SA inverse filtering \*/
- #define ETH\_MACFFR\_PCF ((uint32\_t)0x000000C0) /\* Pass control frames: 3 cases \*/
- #define ETH\_MACFFR\_PCF\_BlockAll ((uint32\_t)0x00000040) /\* MAC filters all control frames from reaching the application \*/
- #define ETH\_MACFFR\_PCF\_ForwardAll ((uint32\_t)0x00000080) /\* MAC forwards all control frames to application even if they fail the Address Filter \*/
- #define ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter ((uint32\_t)0x000000C0) /\* MAC forwards control frames that pass the Address Filter. \*/
- #define ETH\_MACFFR\_BFD ((uint32\_t)0x00000020) /\* Broadcast frame disable \*/
- #define ETH MACFFR PAM ((uint32 t)0x00000010) /\* Pass all mutlicast \*/
- #define ETH\_MACFFR\_DAIF ((uint32\_t)0x00000008) /\* DA Inverse filtering \*/
- #define ETH\_MACFFR\_HM ((uint32\_t)0x00000004) /\* Hash multicast \*/
- #define ETH MACFFR HU ((uint32 t)0x00000002) /\* Hash unicast \*/
- #define ETH\_MACFFR\_PM ((uint32\_t)0x00000001) /\* Promiscuous mode \*/
- #define ETH MACHTHR HTH ((uint32 t)0xFFFFFFFF) /\* Hash table high \*/
- #define ETH\_MACHTLR\_HTL ((uint32 t)0xFFFFFFFF) /\* Hash table low \*/
- #define ETH\_MACMIIAR\_PA ((uint32\_t)0x0000F800) /\* Physical layer address \*/
- #define ETH MACMIIAR MR ((uint32 t)0x000007C0) /\* MII register in the selected PHY \*/
- #define ETH MACMIIAR CR ((uint32 t)0x0000001C) /\* CR clock range: 6 cases \*/
- #define ETH\_MACMIIAR\_CR\_Div42 ((uint32\_t)0x00000000) /\* HCLK:60-100 MHz; MDC clock= HCLK/42 \*/
- #define ETH\_MACMIIAR\_CR\_Div62 ((uint32\_t)0x00000004) /\* HCLK:100-150 MHz; MDC clock= HCLK/62 \*/
- #define ETH\_MACMIIAR\_CR\_Div16 ((uint32\_t)0x00000008) /\* HCLK:20-35 MHz; MDC clock= HCLK/16 \*/
- #define ETH\_MACMIIAR\_CR\_Div26 ((uint32\_t)0x0000000C) /\* HCLK:35-60 MHz; MDC clock= HCLK/26 \*/
- #define ETH\_MACMIIAR\_CR\_Div102 ((uint32\_t)0x00000010) /\* HCLK:150-168 MHz; MDC clock= HCLK/102 \*/
- #define ETH\_MACMIIAR\_MW ((uint32\_t)0x00000002) /\* MII write \*/
- #define ETH\_MACMIIAR\_MB ((uint32\_t)0x00000001) /\* MII busy \*/
- #define ETH\_MACMIIDR\_MD ((uint32\_t)0x0000FFFF) /\* MII data: read/write data from/to PHY \*/
- #define ETH\_MACFCR\_PT ((uint32\_t)0xFFFF0000) /\* Pause time \*/
- #define ETH MACFCR ZQPD ((uint32 t)0x00000080) /\* Zero-quanta pause disable \*/
- #define ETH MACFCR PLT ((uint32 t)0x00000030) /\* Pause low threshold: 4 cases \*/
- #define ETH MACFCR PLT Minus4 ((uint32 t)0x00000000) /\* Pause time minus 4 slot times \*/
- #define ETH MACFCR PLT Minus28 ((uint32 t)0x00000010) /\* Pause time minus 28 slot times \*/
- #define ETH\_MACFCR\_PLT\_Minus144 ((uint32\_t)0x00000020) /\* Pause time minus 144 slot times \*/
- #define ETH MACFCR PLT Minus256 ((uint32 t)0x00000030) /\* Pause time minus 256 slot times \*/
- #define ETH\_MACFCR\_UPFD ((uint32\_t)0x00000008) /\* Unicast pause frame detect \*/
- #define ETH\_MACFCR\_RFCE ((uint32\_t)0x00000004) /\* Receive flow control enable \*/
- #define ETH\_MACFCR\_TFCE ((uint32\_t)0x00000002) /\* Transmit flow control enable \*/
- #define ETH\_MACFCR\_FCBBPA ((uint32\_t)0x00000001) /\* Flow control busy/backpressure activate \*/
- #define ETH\_MACVLANTR\_VLANTC ((uint32\_t)0x00010000) /\* 12-bit VLAN tag comparison \*/
- #define ETH\_MACVLANTR\_VLANTI ((uint32\_t)0x0000FFFF) /\* VLAN tag identifier (for receive frames) \*/
- #define ETH MACRWUFFR D ((uint32 t)0xFFFFFFF) /\* Wake-up frame filter register data \*/
- #define ETH\_MACPMTCSR\_WFFRPR ((uint32\_t)0x80000000) /\* Wake-Up Frame Filter Register Pointer Reset \*/
- #define ETH\_MACPMTCSR\_GU ((uint32\_t)0x00000200) /\* Global Unicast \*/
- #define ETH\_MACPMTCSR\_WFR ((uint32\_t)0x00000040) /\* Wake-Up Frame Received \*/
- #define ETH\_MACPMTCSR\_MPR ((uint32\_t)0x00000020) /\* Magic Packet Received \*/
- #define ETH\_MACPMTCSR\_WFE ((uint32\_t)0x00000004) /\* Wake-Up Frame Enable \*/
- #define ETH\_MACPMTCSR\_MPE ((uint32\_t)0x00000002) /\* Magic Packet Enable \*/
- #define ETH MACPMTCSR PD ((uint32 t)0x00000001) /\* Power Down \*/
- #define ETH\_MACSR\_TSTS ((uint32\_t)0x00000200) /\* Time stamp trigger status \*/

- #define ETH MACSR MMCTS ((uint32 t)0x00000040) /\* MMC transmit status \*/
- #define ETH MACSR MMMCRS ((uint32 t)0x00000020) /\* MMC receive status \*/
- #define ETH\_MACSR\_MMCS ((uint32\_t)0x00000010) /\* MMC status \*/
- #define ETH\_MACSR\_PMTS ((uint32\_t)0x00000008) /\* PMT status \*/
- #define ETH\_MACIMR\_TSTIM ((uint32\_t)0x00000200) /\* Time stamp trigger interrupt mask \*/
- #define ETH\_MACIMR\_PMTIM ((uint32\_t)0x00000008) /\* PMT interrupt mask \*/
- #define ETH MACA0HR MACA0H ((uint32 t)0x0000FFFF) /\* MAC address0 high \*/
- #define ETH\_MACA0LR\_MACA0L ((uint32\_t)0xFFFFFFFF) /\* MAC address0 low \*/
- #define ETH MACA1HR AE ((uint32 t)0x80000000) /\* Address enable \*/
- #define ETH\_MACA1HR\_SA ((uint32\_t)0x4000000) /\* Source address \*/
- #define ETH\_MACA1HR\_MBC ((uint32\_t)0x3F000000) /\* Mask byte control: bits to mask for comparison of the MAC Address bytes \*/
- #define ETH\_MACA1HR\_MBC\_HBits15\_8 ((uint32\_t)0x20000000) /\* Mask MAC Address high reg bits [15:8] \*/
- #define ETH\_MACA1HR\_MBC\_HBits7\_0 ((uint32\_t)0x10000000) /\* Mask MAC Address high reg bits [7:0]
   \*/
- #define ETH\_MACA1HR\_MBC\_LBits31\_24 ((uint32\_t)0x08000000) /\* Mask MAC Address low reg bits [31:24] \*/
- #define ETH\_MACA1HR\_MBC\_LBits23\_16 ((uint32\_t)0x04000000) /\* Mask MAC Address low reg bits [23:16] \*/
- #define ETH\_MACA1HR\_MBC\_LBits15\_8 ((uint32\_t)0x02000000) /\* Mask MAC Address low reg bits [15:8]
   \*/
- #define ETH\_MACA1HR\_MBC\_LBits7\_0 ((uint32\_t)0x01000000) /\* Mask MAC Address low reg bits [7:0] \*/
- #define ETH MACA1HR MACA1H ((uint32 t)0x0000FFFF) /\* MAC address1 high \*/
- #define ETH\_MACA1LR\_MACA1L ((uint32\_t)0xFFFFFFF) /\* MAC address1 low \*/
- #define ETH MACA2HR AE ((uint32 t)0x80000000) /\* Address enable \*/
- #define ETH MACA2HR SA ((uint32 t)0x40000000) /\* Source address \*/
- #define ETH MACA2HR MBC ((uint32 t)0x3F000000) /\* Mask byte control \*/
- #define ETH\_MACA2HR\_MBC\_HBits15\_8 ((uint32\_t)0x20000000) /\* Mask MAC Address high reg bits [15:8] \*/
- #define ETH\_MACA2HR\_MBC\_HBits7\_0 ((uint32\_t)0x10000000) /\* Mask MAC Address high reg bits [7:0]
   \*/
- #define ETH\_MACA2HR\_MBC\_LBits31\_24 ((uint32\_t)0x08000000) /\* Mask MAC Address low reg bits [31:24] \*/
- #define ETH\_MACA2HR\_MBC\_LBits23\_16 ((uint32\_t)0x04000000) /\* Mask MAC Address low reg bits [23:16] \*/
- #define ETH\_MACA2HR\_MBC\_LBits15\_8 ((uint32\_t)0x02000000) /\* Mask MAC Address low reg bits [15:8]
   \*/
- #define ETH\_MACA2HR\_MBC\_LBits7\_0 ((uint32\_t)0x01000000) /\* Mask MAC Address low reg bits [70] \*/
- #define ETH MACA2HR MACA2H ((uint32 t)0x0000FFFF) /\* MAC address1 high \*/
- #define ETH MACA2LR MACA2L ((uint32 t)0xFFFFFFFF) /\* MAC address2 low \*/
- #define ETH\_MACA3HR\_AE ((uint32\_t)0x80000000) /\* Address enable \*/
- #define ETH\_MACA3HR\_SA ((uint32\_t)0x40000000) /\* Source address \*/
- #define ETH\_MACA3HR\_MBC ((uint32 t)0x3F000000) /\* Mask byte control \*/
- #define ETH\_MACA3HR\_MBC\_HBits15\_8 ((uint32\_t)0x20000000) /\* Mask MAC Address high reg bits [15:8] \*/
- #define ETH\_MACA3HR\_MBC\_HBits7\_0 ((uint32\_t)0x10000000) /\* Mask MAC Address high reg bits [7:0]
   \*/
- #define ETH\_MACA3HR\_MBC\_LBits31\_24 ((uint32\_t)0x08000000) /\* Mask MAC Address low reg bits [31:24] \*/
- #define ETH\_MACA3HR\_MBC\_LBits23\_16 ((uint32\_t)0x04000000) /\* Mask MAC Address low reg bits [23:16] \*/
- #define ETH\_MACA3HR\_MBC\_LBits15\_8 ((uint32\_t)0x02000000) /\* Mask MAC Address low reg bits [15:8]
   \*/
- #define ETH MACA3HR MBC LBits7 0 ((uint32 t)0x01000000) /\* Mask MAC Address low reg bits [70] \*/
- #define ETH\_MACA3HR\_MACA3H ((uint32\_t)0x0000FFFF) /\* MAC address3 high \*/

- #define ETH\_MACA3LR\_MACA3L ((uint32\_t)0xFFFFFFF) /\* MAC address3 low \*/
- #define ETH\_MMCCR\_MCFHP ((uint32\_t)0x00000020) /\* MMC counter Full-Half preset \*/
- #define ETH\_MMCCR\_MCP ((uint32\_t)0x00000010) /\* MMC counter preset \*/
- #define ETH\_MMCCR\_MCF ((uint32\_t)0x00000008) /\* MMC Counter Freeze \*/
- #define ETH MMCCR ROR ((uint32 t)0x00000004) /\* Reset on Read \*/
- #define ETH MMCCR CSR ((uint32 t)0x00000002) /\* Counter Stop Rollover \*/
- #define ETH MMCCR\_CR ((uint32 t)0x00000001) /\* Counters Reset \*/
- #define ETH\_MMCRIR\_RGUFS ((uint32\_t)0x00020000) /\* Set when Rx good unicast frames counter reaches half the maximum value \*/
- #define ETH\_MMCRIR\_RFAES ((uint32\_t)0x00000040) /\* Set when Rx alignment error counter reaches half the maximum value \*/
- #define ETH\_MMCRIR\_RFCES ((uint32\_t)0x00000020) /\* Set when Rx crc error counter reaches half the maximum value \*/
- #define **ETH\_MMCTIR\_TGFS** ((uint32\_t)0x00200000) /\* Set when Tx good frame count counter reaches half the maximum value \*/
- #define **ETH\_MMCTIR\_TGFMSCS** ((uint32\_t)0x00008000) /\* Set when Tx good multi col counter reaches half the maximum value \*/
- #define **ETH\_MMCTIR\_TGFSCS** ((uint32\_t)0x00004000) /\* Set when Tx good single col counter reaches half the maximum value \*/
- #define **ETH\_MMCRIMR\_RGUFM** ((uint32\_t)0x00020000) /\* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value \*/
- #define **ETH\_MMCRIMR\_RFAEM** ((uint32\_t)0x00000040) /\* Mask the interrupt when when Rx alignment error counter reaches half the maximum value \*/
- #define **ETH\_MMCRIMR\_RFCEM** ((uint32\_t)0x00000020) /\* Mask the interrupt when Rx crc error counter reaches half the maximum value \*/
- #define **ETH\_MMCTIMR\_TGFM** ((uint32\_t)0x00200000) /\* Mask the interrupt when Tx good frame count counter reaches half the maximum value \*/
- #define **ETH\_MMCTIMR\_TGFMSCM** ((uint32\_t)0x00008000) /\* Mask the interrupt when Tx good multi col counter reaches half the maximum value \*/
- #define **ETH\_MMCTIMR\_TGFSCM** ((uint32\_t)0x00004000) /\* Mask the interrupt when Tx good single col counter reaches half the maximum value \*/
- #define **ETH\_MMCTGFSCCR\_TGFSCC** ((uint32\_t)0xFFFFFFF) /\* Number of successfully transmitted frames after a single collision in Half-duplex mode. \*/
- #define **ETH\_MMCTGFMSCCR\_TGFMSCC** ((uint32\_t)0xFFFFFFF) /\* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. \*/
- #define ETH MMCTGFCR TGFC ((uint32 t)0xFFFFFFFF) /\* Number of good frames transmitted. \*/
- #define ETH\_MMCRFCECR\_RFCEC ((uint32\_t)0xFFFFFFF) /\* Number of frames received with CRC error.
   \*/
- #define ETH\_MMCRFAECR\_RFAEC ((uint32\_t)0xFFFFFFFF) /\* Number of frames received with alignment (dribble) error \*/
- #define ETH\_MMCRGUFCR\_RGUFC ((uint32\_t)0xFFFFFFFF) /\* Number of good unicast frames received.
   \*/
- #define ETH\_PTPTSCR\_TSCNT ((uint32\_t)0x00030000) /\* Time stamp clock node type \*/
- #define ETH\_PTPTSSR\_TSSMRME ((uint32\_t)0x00008000) /\* Time stamp snapshot for message relevant to master enable \*/
- #define ETH\_PTPTSSR\_TSSEME ((uint32\_t)0x00004000) /\* Time stamp snapshot for event message enable \*/
- #define ETH\_PTPTSSR\_TSSIPV4FE ((uint32\_t)0x00002000) /\* Time stamp snapshot for IPv4 frames enable \*/
- #define ETH\_PTPTSSR\_TSSIPV6FE ((uint32\_t)0x00001000) /\* Time stamp snapshot for IPv6 frames enable \*/
- #define ETH\_PTPTSSR\_TSSPTPOEFE ((uint32\_t)0x00000800) /\* Time stamp snapshot for PTP over ethernet frames enable \*/
- #define ETH\_PTPTSSR\_TSPTPPSV2E ((uint32\_t)0x00000400) /\* Time stamp PTP packet snooping for version2 format enable \*/
- #define ETH PTPTSSR TSSSR ((uint32 t)0x00000200) /\* Time stamp Sub-seconds rollover \*/

 #define ETH\_PTPTSSR\_TSSARFE ((uint32\_t)0x00000100) /\* Time stamp snapshot for all received frames enable \*/

- #define ETH\_PTPTSCR\_TSARU ((uint32\_t)0x00000020) /\* Addend register update \*/
- #define ETH\_PTPTSCR\_TSITE ((uint32\_t)0x00000010) /\* Time stamp interrupt trigger enable \*/
- #define ETH\_PTPTSCR\_TSSTU ((uint32\_t)0x00000008) /\* Time stamp update \*/
- #define ETH\_PTPTSCR\_TSSTI ((uint32 t)0x00000004) /\* Time stamp initialize \*/
- #define ETH PTPTSCR TSFCU ((uint32 t)0x00000002) /\* Time stamp fine or coarse update \*/
- #define ETH\_PTPTSCR\_TSE ((uint32\_t)0x00000001) /\* Time stamp enable \*/
- #define ETH PTPSSIR STSSI ((uint32 t)0x000000FF) /\* System time Sub-second increment value \*/
- #define ETH PTPTSHR STS ((uint32 t)0xFFFFFFFF) /\* System Time second \*/
- #define ETH\_PTPTSLR\_STPNS ((uint32\_t)0x80000000) /\* System Time Positive or negative time \*/
- #define ETH PTPTSLR STSS ((uint32 t)0x7FFFFFFF) /\* System Time sub-seconds \*/
- #define ETH PTPTSHUR TSUS ((uint32 t)0xFFFFFFFF) /\* Time stamp update seconds \*/
- #define ETH\_PTPTSLUR\_TSUPNS ((uint32\_t)0x80000000) /\* Time stamp update Positive or negative time
   \*/
- #define ETH PTPTSLUR TSUSS ((uint32 t)0x7FFFFFFF) /\* Time stamp update sub-seconds \*/
- #define ETH PTPTSAR TSA ((uint32 t)0xFFFFFFFF) /\* Time stamp addend \*/
- #define ETH\_PTPTTHR\_TTSH ((uint32\_t)0xFFFFFFF) /\* Target time stamp high \*/
- #define ETH\_PTPTTLR\_TTSL ((uint32\_t)0xFFFFFFFF) /\* Target time stamp low \*/
- #define ETH PTPTSSR TSTTR ((uint32 t)0x00000020) /\* Time stamp target time reached \*/
- #define ETH\_PTPTSSR\_TSSO ((uint32\_t)0x00000010) /\* Time stamp seconds overflow \*/
- #define ETH DMABMR AAB ((uint32 t)0x02000000) /\* Address-Aligned beats \*/
- #define ETH\_DMABMR\_FPM ((uint32\_t)0x01000000) /\* 4xPBL mode \*/
- #define ETH DMABMR USP ((uint32 t)0x00800000) /\* Use separate PBL \*/
- #define ETH\_DMABMR\_RDP ((uint32\_t)0x007E0000) /\* RxDMA PBL \*/
- #define ETH\_DMABMR\_RDP\_1Beat ((uint32\_t)0x00020000) /\* maximum number of beats to be transferred in one RxDMA transaction is 1 \*/
- #define **ETH\_DMABMR\_RDP\_2Beat** ((uint32\_t)0x00040000) /\* maximum number of beats to be transferred in one RxDMA transaction is 2 \*/
- #define **ETH\_DMABMR\_RDP\_4Beat** ((uint32\_t)0x00080000) /\* maximum number of beats to be transferred in one RxDMA transaction is 4 \*/
- #define ETH\_DMABMR\_RDP\_8Beat ((uint32\_t)0x00100000) /\* maximum number of beats to be transferred in one RxDMA transaction is 8 \*/
- #define ETH\_DMABMR\_RDP\_16Beat ((uint32\_t)0x00200000) /\* maximum number of beats to be transferred in one RxDMA transaction is 16 \*/
- #define ETH\_DMABMR\_RDP\_32Beat ((uint32\_t)0x00400000) /\* maximum number of beats to be transferred in one RxDMA transaction is 32 \*/
- #define **ETH\_DMABMR\_RDP\_4xPBL\_4Beat** ((uint32\_t)0x01020000) /\* maximum number of beats to be transferred in one RxDMA transaction is 4 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_8Beat ((uint32\_t)0x01040000) /\* maximum number of beats to be transferred in one RxDMA transaction is 8 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_16Beat ((uint32\_t)0x01080000) /\* maximum number of beats to be transferred in one RxDMA transaction is 16 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_32Beat ((uint32\_t)0x01100000) /\* maximum number of beats to be transferred in one RxDMA transaction is 32 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_64Beat ((uint32\_t)0x01200000) /\* maximum number of beats to be transferred in one RxDMA transaction is 64 \*/
- #define ETH\_DMABMR\_RDP\_4xPBL\_128Beat ((uint32\_t)0x01400000) /\* maximum number of beats to be transferred in one RxDMA transaction is 128 \*/
- #define ETH\_DMABMR\_FB ((uint32\_t)0x00010000) /\* Fixed Burst \*/
- #define ETH\_DMABMR\_RTPR ((uint32\_t)0x0000C000) /\* Rx Tx priority ratio \*/
- #define ETH\_DMABMR\_RTPR\_1\_1 ((uint32\_t)0x00000000) /\* Rx Tx priority ratio \*/
- #define ETH DMABMR RTPR 2 1 ((uint32 t)0x00004000) /\* Rx Tx priority ratio \*/
- #define ETH DMABMR RTPR 3 1 ((uint32 t)0x00008000) /\* Rx Tx priority ratio \*/
- #define ETH DMABMR RTPR 4\_1 ((uint32\_t)0x0000C000) /\* Rx Tx priority ratio \*/

- #define ETH DMABMR PBL ((uint32 t)0x00003F00) /\* Programmable burst length \*/
- #define ETH\_DMABMR\_PBL\_1Beat ((uint32\_t)0x00000100) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 \*/
- #define **ETH\_DMABMR\_PBL\_2Beat** ((uint32\_t)0x00000200) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 \*/
- #define ETH\_DMABMR\_PBL\_4Beat ((uint32\_t)0x00000400) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 \*/
- #define **ETH\_DMABMR\_PBL\_8Beat** ((uint32\_t)0x00000800) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 \*/
- #define **ETH\_DMABMR\_PBL\_16Beat** ((uint32\_t)0x00001000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 \*/
- #define ETH\_DMABMR\_PBL\_32Beat ((uint32\_t)0x00002000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 \*/
- #define **ETH\_DMABMR\_PBL\_4xPBL\_4Beat** ((uint32\_t)0x01000100) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_8Beat ((uint32\_t)0x01000200) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_16Beat ((uint32\_t)0x01000400) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_32Beat ((uint32\_t)0x01000800) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_64Beat ((uint32\_t)0x01001000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 \*/
- #define ETH\_DMABMR\_PBL\_4xPBL\_128Beat ((uint32\_t)0x01002000) /\* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 \*/
- #define ETH\_DMABMR\_EDE ((uint32\_t)0x00000080) /\* Enhanced Descriptor Enable \*/
- #define ETH\_DMABMR\_DSL ((uint32\_t)0x0000007C) /\* Descriptor Skip Length \*/
- #define ETH\_DMABMR\_DA ((uint32\_t)0x00000002) /\* DMA arbitration scheme \*/
- #define ETH\_DMABMR\_SR ((uint32\_t)0x00000001) /\* Software reset \*/
- #define ETH\_DMATPDR\_TPD ((uint32\_t)0xFFFFFFF) /\* Transmit poll demand \*/
- #define ETH\_DMARPDR\_RPD ((uint32\_t)0xFFFFFFF) /\* Receive poll demand \*/
- #define  ${\bf ETH\_DMARDLAR\_SRL}$  ((uint32\_t)0xFFFFFFF) /\* Start of receive list \*/
- #define **ETH\_DMATDLAR\_STL** ((uint32\_t)0xFFFFFFF) /\* Start of transmit list \*/
- #define ETH DMASR TSTS ((uint32 t)0x20000000) /\* Time-stamp trigger status \*/
- #define ETH\_DMASR\_PMTS ((uint32\_t)0x10000000) /\* PMT status \*/
- #define ETH\_DMASR\_MMCS ((uint32\_t)0x08000000) /\* MMC status \*/
- #define ETH\_DMASR\_EBS ((uint32\_t)0x03800000) /\* Error bits status \*/
- #define ETH\_DMASR\_EBS\_DescAccess ((uint32\_t)0x02000000) /\* Error bits 0-data buffer, 1-desc. access
- #define ETH DMASR EBS ReadTransf ((uint32 t)0x01000000) /\* Error bits 0-write trnsf, 1-read transfr \*/
- #define ETH DMASR EBS DataTransfTx ((uint32 t)0x00800000) /\* Error bits 0-Rx DMA, 1-Tx DMA \*/
- #define ETH\_DMASR\_TPS ((uint32\_t)0x00700000) /\* Transmit process state \*/
- #define ETH\_DMASR\_TPS\_Stopped ((uint32\_t)0x00000000) /\* Stopped Reset or Stop Tx Command issued \*/
- #define ETH DMASR TPS Fetching ((uint32 t)0x00100000) /\* Running fetching the Tx descriptor \*/
- #define ETH DMASR TPS Waiting ((uint32 t)0x00200000) /\* Running waiting for status \*/
- #define ETH\_DMASR\_TPS\_Reading ((uint32\_t)0x0030000) /\* Running reading the data from host memory \*/
- #define ETH\_DMASR\_TPS\_Suspended ((uint32\_t)0x00600000) /\* Suspended Tx Descriptor unavailabe
- #define ETH\_DMASR\_TPS\_Closing ((uint32\_t)0x00700000) /\* Running closing Rx descriptor \*/
- #define ETH DMASR RPS ((uint32 t)0x000E0000) /\* Receive process state \*/
- #define ETH\_DMASR\_RPS\_Stopped ((uint32\_t)0x00000000) /\* Stopped Reset or Stop Rx Command issued \*/
- #define ETH\_DMASR\_RPS\_Fetching ((uint32\_t)0x00020000) /\* Running fetching the Rx descriptor \*/
- #define ETH\_DMASR\_RPS\_Waiting ((uint32\_t)0x00060000) /\* Running waiting for packet \*/

#define ETH\_DMASR\_RPS\_Suspended ((uint32\_t)0x00080000) /\* Suspended - Rx Descriptor unavailable
 \*/

- #define ETH\_DMASR\_RPS\_Closing ((uint32\_t)0x000A0000) /\* Running closing descriptor \*/
- #define ETH\_DMASR\_RPS\_Queuing ((uint32\_t)0x000E0000) /\* Running queuing the recieve frame into host memory \*/
- #define ETH\_DMASR\_NIS ((uint32\_t)0x00010000) /\* Normal interrupt summary \*/
- #define ETH\_DMASR\_AIS ((uint32\_t)0x00008000) /\* Abnormal interrupt summary \*/
- #define ETH\_DMASR\_ERS ((uint32\_t)0x00004000) /\* Early receive status \*/
- #define ETH DMASR FBES ((uint32 t)0x00002000) /\* Fatal bus error status \*/
- #define ETH\_DMASR\_ETS ((uint32\_t)0x00000400) /\* Early transmit status \*/
- #define ETH\_DMASR\_RWTS ((uint32\_t)0x00000200) /\* Receive watchdog timeout status \*/
- #define ETH DMASR RPSS ((uint32 t)0x00000100) /\* Receive process stopped status \*/
- #define ETH DMASR RBUS ((uint32 t)0x00000080) /\* Receive buffer unavailable status \*/
- #define ETH\_DMASR\_RS ((uint32\_t)0x00000040) /\* Receive status \*/
- #define ETH\_DMASR\_TUS ((uint32\_t)0x00000020) /\* Transmit underflow status \*/
- #define ETH\_DMASR\_ROS ((uint32\_t)0x00000010) /\* Receive overflow status \*/
- #define ETH\_DMASR\_TJTS ((uint32\_t)0x00000008) /\* Transmit jabber timeout status \*/
- #define ETH\_DMASR\_TBUS ((uint32\_t)0x00000004) /\* Transmit buffer unavailable status \*/
- #define ETH DMASR TPSS ((uint32 t)0x00000002) /\* Transmit process stopped status \*/
- #define ETH\_DMASR\_TS ((uint32\_t)0x00000001) /\* Transmit status \*/
- #define ETH\_DMAOMR\_DTCEFD ((uint32\_t)0x04000000) /\* Disable Dropping of TCP/IP checksum error frames \*/
- #define ETH\_DMAOMR\_RSF ((uint32\_t)0x02000000) /\* Receive store and forward \*/
- #define ETH DMAOMR DFRF ((uint32 t)0x01000000) /\* Disable flushing of received frames \*/
- #define ETH DMAOMR TSF ((uint32 t)0x00200000) /\* Transmit store and forward \*/
- #define ETH\_DMAOMR\_FTF ((uint32\_t)0x00100000) /\* Flush transmit FIFO \*/
- #define ETH DMAOMR TTC ((uint32 t)0x0001C000) /\* Transmit threshold control \*/
- #define ETH\_DMAOMR\_TTC\_64Bytes ((uint32\_t)0x00000000) /\* threshold level of the MTL Transmit FIFO is 64 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_128Bytes ((uint32\_t)0x00004000) /\* threshold level of the MTL Transmit FIFO is 128 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_192Bytes ((uint32\_t)0x00008000) /\* threshold level of the MTL Transmit FIFO is 192 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_256Bytes ((uint32\_t)0x0000C000) /\* threshold level of the MTL Transmit FIFO is 256 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_40Bytes ((uint32\_t)0x00010000) /\* threshold level of the MTL Transmit FIFO is 40 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_32Bytes ((uint32\_t)0x00014000) /\* threshold level of the MTL Transmit FIFO is 32 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_24Bytes ((uint32\_t)0x00018000) /\* threshold level of the MTL Transmit FIFO is 24 Bytes \*/
- #define ETH\_DMAOMR\_TTC\_16Bytes ((uint32\_t)0x0001C000) /\* threshold level of the MTL Transmit FIFO is 16 Bytes \*/
- #define ETH DMAOMR ST ((uint32 t)0x00002000) /\* Start/stop transmission command \*/
- #define ETH\_DMAOMR\_FEF ((uint32\_t)0x00000080) /\* Forward error frames \*/
- #define ETH\_DMAOMR\_FUGF ((uint32\_t)0x00000040) /\* Forward undersized good frames \*/
- #define ETH DMAOMR RTC ((uint32 t)0x00000018) /\* receive threshold control \*/
- #define ETH\_DMAOMR\_RTC\_64Bytes ((uint32\_t)0x0000000) /\* threshold level of the MTL Receive FIFO is 64 Bytes \*/
- #define ETH\_DMAOMR\_RTC\_32Bytes ((uint32\_t)0x00000008) /\* threshold level of the MTL Receive FIFO is 32 Bytes \*/
- #define ETH\_DMAOMR\_RTC\_96Bytes ((uint32\_t)0x0000010) /\* threshold level of the MTL Receive FIFO is 96 Bytes \*/
- #define ETH\_DMAOMR\_RTC\_128Bytes ((uint32\_t)0x00000018) /\* threshold level of the MTL Receive FIFO is 128 Bytes \*/

- #define ETH\_DMAOMR\_OSF ((uint32\_t)0x00000004) /\* operate on second frame \*/
- #define ETH\_DMAOMR\_SR ((uint32\_t)0x00000002) /\* Start/stop receive \*/
- #define ETH DMAIER NISE ((uint32 t)0x00010000) /\* Normal interrupt summary enable \*/
- #define ETH\_DMAIER\_AISE ((uint32\_t)0x00008000) /\* Abnormal interrupt summary enable \*/
- #define ETH DMAIER ERIE ((uint32 t)0x00004000) /\* Early receive interrupt enable \*/
- #define ETH DMAIER FBEIE ((uint32 t)0x00002000) /\* Fatal bus error interrupt enable \*/
- #define ETH DMAIER ETIE ((uint32 t)0x00000400) /\* Early transmit interrupt enable \*/
- #define ETH DMAIER RWTIE ((uint32 t)0x00000200) /\* Receive watchdog timeout interrupt enable \*/
- #define ETH DMAIER RPSIE ((uint32 t)0x00000100) /\* Receive process stopped interrupt enable \*/
- #define ETH DMAIER RBUIE ((uint32 t)0x00000080) /\* Receive buffer unavailable interrupt enable \*/
- #define ETH\_DMAIER\_RIE ((uint32\_t)0x00000040) /\* Receive interrupt enable \*/
- #define ETH DMAIER TUIE ((uint32 t)0x00000020) /\* Transmit Underflow interrupt enable \*/
- #define ETH\_DMAIER\_ROIE ((uint32\_t)0x00000010) /\* Receive Overflow interrupt enable \*/
- #define ETH DMAIER TJTIE ((uint32 t)0x00000008) /\* Transmit jabber timeout interrupt enable \*/
- #define ETH DMAIER TBUIE ((uint32 t)0x00000004) /\* Transmit buffer unavailable interrupt enable \*/
- #define ETH DMAIER TPSIE ((uint32 t)0x00000002) /\* Transmit process stopped interrupt enable \*/
- #define ETH\_DMAIER\_TIE ((uint32\_t)0x00000001) /\* Transmit interrupt enable \*/
- #define ETH\_DMAMFBOCR\_OFOC ((uint32\_t)0x10000000) /\* Overflow bit for FIFO overflow counter \*/
- #define ETH\_DMAMFBOCR\_MFA ((uint32\_t)0x0FFE0000) /\* Number of frames missed by the application
- #define ETH DMAMFBOCR OMFC ((uint32 t)0x00010000) /\* Overflow bit for missed frame counter \*/
- #define ETH DMAMFBOCR MFC ((uint32 t)0x0000FFFF) /\* Number of frames missed by the controller \*/
- #define ETH\_DMACHTDR\_HTDAP ((uint32\_t)0xFFFFFFFF) /\* Host transmit descriptor address pointer \*/
- #define ETH\_DMACHRDR\_HRDAP ((uint32\_t)0xFFFFFFFF) /\* Host receive descriptor address pointer \*/
- #define ETH\_DMACHTBAR\_HTBAP ((uint32\_t)0xFFFFFFFF) /\* Host transmit buffer address pointer \*/
- #define ETH\_DMACHRBAR\_HRBAP ((uint32\_t)0xFFFFFFF) /\* Host receive buffer address pointer \*/
- #define **SET\_BIT**(REG, BIT) ((REG)  $\mid$ = (BIT))
- #define **CLEAR\_BIT**(REG, BIT) ((REG) &=  $\sim$ (BIT))
- #define READ\_BIT(REG, BIT) ((REG) & (BIT))
- #define **CLEAR REG**(REG) ((REG) = (0x0))
- #define WRITE\_REG(REG, VAL) ((REG) = (VAL))
- #define **READ REG**(REG) ((REG))
- #define MODIFY\_REG(REG, CLEARMASK, SETMASK) WRITE\_REG((REG), (((READ\_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))

# **Typedefs**

- typedef enum IRQn IRQn Type
  - STM32F4XX Interrupt Number Definition, according to the selected device in Library\_configuration\_section.
- typedef int32\_t s32
- typedef int16\_t s16
- typedef int8\_t s8
- typedef const int32\_t sc32
- typedef const int16\_t sc16
- typedef const int8\_t sc8
- typedef IO int32 t vs32
- typedef \_\_lO int16\_t vs16
- typedef \_\_IO int8\_t vs8
- typedef \_\_l int32\_t vsc32
- typedef \_\_I int16\_t vsc16
- typedef \_\_I int8\_t vsc8
- typedef uint32\_t u32
- typedef uint16 t u16

```
typedef uint8_t u8
typedef const uint32_t uc32
typedef const uint16_t uc16
typedef const uint8_t uc8
```

typedef \_\_IO uint32\_t vu32

typedef \_\_IO uint16\_t vu16

typedef \_\_IO uint8\_t vu8

typedef \_\_l uint32\_t vuc32

• typedef \_\_I uint16\_t vuc16

• typedef | I uint8 t vuc8

· typedef enum FlagStatus ITStatus

### **Enumerations**

```
enum IRQn {
 NonMaskableInt IRQn = -14, MemoryManagement IRQn = -12, BusFault IRQn = -11, UsageFault IRQn
 SVCall_IRQn = -5, DebugMonitor_IRQn = -4, PendSV_IRQn = -2, SysTick_IRQn = -1,
 WWDG IRQn = 0, PVD IRQn = 1, TAMP STAMP IRQn = 2, RTC WKUP IRQn = 3,
 FLASH IRQn = 4, RCC IRQn = 5, EXTI0 IRQn = 6, EXTI1 IRQn = 7,
 EXTI2 IRQn = 8, EXTI3 IRQn = 9, EXTI4 IRQn = 10, DMA1 Stream0 IRQn = 11,
 DMA1 Stream1 IRQn = 12, DMA1 Stream2 IRQn = 13, DMA1 Stream3 IRQn = 14, DMA1 Stream4 IRQn
 = 15,
 DMA1 Stream5 IRQn = 16, DMA1 Stream6 IRQn = 17, ADC IRQn = 18, CAN1 TX IRQn = 19,
 CAN1 RX0 IRQn = 20, CAN1 RX1 IRQn = 21, CAN1 SCE IRQn = 22, EXTI9 5 IRQn = 23,
 TIM1 BRK TIM9 IRQn = 24 , TIM1 UP TIM10 IRQn = 25 , TIM1 TRG COM TIM11 IRQn = 26 ,
 TIM1 CC IRQn = 27,
 TIM2_IRQn = 28, TIM3_IRQn = 29, TIM4_IRQn = 30, I2C1_EV_IRQn = 31,
 12C1 ER IRQn = 32, I2C2 EV IRQn = 33, I2C2 ER IRQn = 34, SPI1 IRQn = 35,
 SPI2_IRQn = 36, USART1_IRQn = 37, USART2_IRQn = 38, USART3_IRQn = 39,
 EXTI15_10_IRQn = 40, RTC_Alarm_IRQn = 41, OTG_FS_WKUP_IRQn = 42, TIM8_BRK_TIM12_IRQn =
 43.
 TIM8 UP TIM13 IRQn = 44, TIM8 TRG COM TIM14 IRQn = 45, TIM8 CC IRQn = 46, DMA1 Stream7 IRQn
 FSMC IRQn = 48, SDIO IRQn = 49, TIM5 IRQn = 50, SPI3 IRQn = 51,
 UART4_IRQn = 52, UART5_IRQn = 53, TIM6_DAC_IRQn = 54, TIM7_IRQn = 55,
 DMA2_Stream0_IRQn = 56, DMA2_Stream1_IRQn = 57, DMA2_Stream2_IRQn = 58, DMA2_Stream3_IRQn
 = 59,
 DMA2_Stream4_IRQn = 60, ETH_IRQn = 61, ETH_WKUP_IRQn = 62, CAN2_TX_IRQn = 63,
 CAN2_RX0_IRQn = 64, CAN2_RX1_IRQn = 65, CAN2_SCE_IRQn = 66, OTG_FS_IRQn = 67,
 DMA2 Stream5 IRQn = 68, DMA2 Stream6 IRQn = 69, DMA2 Stream7 IRQn = 70, USART6 IRQn =
 71,
 I2C3 EV IRQn = 72, I2C3 ER IRQn = 73, OTG HS EP1 OUT IRQn = 74, OTG HS EP1 IN IRQn =
 75,
 OTG HS WKUP IRQn = 76, OTG HS IRQn = 77, DCMI IRQn = 78, CRYP IRQn = 79,
 HASH RNG IRQn = 80, FPU IRQn = 81 }
    STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_section.
enum FlagStatus { RESET = 0 , SET = !RESET }
```

# 7.23.1 Detailed Description

enum FunctionalState { DISABLE = 0 , ENABLE = !DISABLE }
 enum ErrorStatus { ERROR = 0 , SUCCESS = !ERROR }

CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F4xx devices.

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

The file is the unique include file that the application programmer is using in the C source code, usually in main.c. This file contains:

- · Configuration section that allows to select:
  - The device used in the target application
  - To use or not the peripherals drivers in application code(i.e. code will be based on direct access to peripherals registers rather than drivers API), this option is controlled by "#define USE\_STDPERIPH← DRIVER"
  - To change few application-specific parameters such as the HSE crystal frequency
- · Data structures and the address mapping for all peripherals
- · Peripheral's registers declarations and bits definition
- · Macros to access peripherals registers hardware

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

## © COPYRIGHT 2011 STMicroelectronics

## 7.24 stm32f4xx.h

Go to the documentation of this file.

```
00001

00047 #ifndef __STM32F4xx_H

00048 #define __STM32F4xx_H

00049

00050 #ifdef __cplusplus

00051 extern "C" {

00052 #endif /* __cplusplus */
```

```
00058 /\star Uncomment the line below according to the target STM32 device used in your
       application
00059
00060
00061
00062 #if !defined (STM32F4XX)
00063 #define STM32F4XX
00064 #endif
00065
00066 /\star Tip: To avoid modifying this file each time you need to switch between these
00067
              devices, you can define the device in your toolchain compiler preprocessor.
00068
00069
00070 #if !defined (STM32F4XX)
00071 \quad \texttt{\#error} \quad \texttt{"Please select first the target STM32F4XX device used in your application (in <math>\texttt{stm32f4xx.h})}
      file)"
00072 #endif
00073
00074 #if !defined (USE_STDPERIPH_DRIVER)
       /*#define USE_STDPERIPH_DRIVER*/
08000
00081 #endif /* USE_STDPERIPH_DRIVER */
00082
00091 #if !defined (HSE_VALUE)
00092 #define HSE_VALUE ((uint32_t)8000000)
00093 #endif /* HSE_VALUE */
00099 #if !defined (HSE_STARTUP_TIMEOUT)
00100 #define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500)
00101 #endif /* HSE_STARTUP_TIMEOUT */
00102
00103  #if !defined (HSI_VALUE)
00104  #define HSI_VALUE ((uint32_t)16000000)
00105  #endif /* HSI_VALUE */
00106
00110 #define __STM32F4XX_STDPERIPH_VERSION_MAIN
                                                    (0 \times 01)
00111 #define __STM32F4XX_STDPERIPH_VERSION_SUB1
                                                    (0x00)
00112 #define __STM32F4XX_STDPERIPH_VERSION_SUB2
                                                    (0x00)
00113 #define __STM32F4XX_STDPERIPH_VERSION_RC
                                                    (0x00)
                                                    ((__STM32F4XX_STDPERIPH_VERSION_MAIN « 24)\
00114 #define __STM32F4XX_STDPERIPH_VERSION
00115
                                                     (__STM32F4XX_STDPERIPH_VERSION_SUB1 « 16)\
00116
                                                    |(__STM32F4XX_STDPERIPH_VERSION_SUB2 « 8)\
                                                    | (__STM32F4XX_STDPERIPH_VERSION_RC))
00117
00118
00130 #define ___CM4_REV
                                        0x0001
00131 #define __MPU_PRESENT
00132 #define __NVIC_PRIO_BITS
00133 #define ___Vendor_SysTickConfig
00134 #define ___FPU_PRESENT
00140 typedef enum IRQn
00141 {
00142 /***** Cortex-M4 Processor Exceptions Numbers
= -14,
                                    = -12,
00144 MemoryManagement_IRQn
00145 BusFault_IRQn
                                   = -11,
                                   = -10,
00146
       UsageFault IROn
       SVCall_IRQn
                                    = -5,
                                   = -4,
00148
       DebugMonitor_IRQn
                                   = -2,
00149
       PendSV_IRQn
00150
       SysTick_IRQn
                                    = -1
00151 /***** STM32 specific Interrupt Numbers
      00152 WWDG_IRQn
                            = 0,
00153 PVD_IRQn
                                   = 2,
00154
       TAMP_STAMP_IRQn
00155
       RTC_WKUP_IRQn
                                    = 3,
                                    = 4,
00156
       FLASH IROn
        RCC_IRQn
00157
                                    = 5,
00158
        EXTIO_IRQn
                                    = 6,
00159
        EXTI1_IRQn
00160
        EXTI2_IRQn
                                    = 8,
00161
        EXTI3 IROn
                                    = 9.
00162
        EXTI4_IRQn
                                    = 10,
        DMA1_Stream0_IRQn
00163
                                    = 11,
        DMA1_Stream1_IRQn
                                    = 12,
00164
                                    = 13,
        DMA1_Stream2_IRQn
00165
00166
        DMA1_Stream3_IRQn
                                    = 14,
00167
        DMA1_Stream4_IRQn
                                    = 15,
                                   = 16,
00168
        DMA1_Stream5_IRQn
        DMA1_Stream6_IRQn
                                    = 17,
00169
00170
        ADC_IRQn
                                   = 18,
        CAN1_TX_IRQn
00171
                                    = 19,
        CAN1_RX0_IRQn
00172
                                    = 20,
                                    = 21,
00173
        CAN1_RX1_IRQn
                                    = 22,
00174
       CAN1_SCE_IRQn
        EXTI9_5_IRQn
00175
                                    = 23.
       TIM1_BRK_TIM9_IRQn
00176
                                    = 24,
```

```
TIM1_UP_TIM10_IRQn
                                     = 25,
                                     = 26,
00178
        TIM1_TRG_COM_TIM11_IRQn
        TIM1_CC_IRQn
00179
                                     = 27,
        TIM2_IRQn
00180
                                     = 28,
        TIM3 IROn
00181
                                     = 29.
00182
        TIM4 IROn
                                     = 30,
                                    = 31,
= 32,
        I2C1_EV_IRQn
00183
00184
        I2C1_ER_IRQn
                                   = 33,
= 34,
= 35,
00185
        I2C2_EV_IRQn
00186
        I2C2 ER IROn
        SPI1_IRQn
00187
        SPI2_IRQn
00188
                                     = 36,
00189
        USART1_IRQn
                                     = 37,
                                    = 38,
00190
        USART2_IRQn
                                     = 39,
00191
        USART3_IRQn
       EXTI15_10_IRQn
RTC_Alarm_IRQn
00192
                                     = 40,
                                     = 41,
00193
        OTG_FS_WKUP_IRQn
00194
                                     = 42,
       UTG_FS_WKUP_IRQN = 42,

TIM8_BRK_TIM12_IRQN = 43,

TIM8_UP_TIM13_IRQN = 44,

TIM8_TRG_COM_TIM14_IRQN = 45,

TIM8_CC_IRQN = 46,

DMA1_Stream7_IRQN = 47,
00195
00196
00197
00198
00199
        FSMC_IRQn
SDIO_IRQn
                                    = 48,
00200
00201
                                     = 49,
00202
        TIM5_IRQn
                                     = 50,
00203
        SPI3_IRQn
                                     = 51,
        UART4_IRQn
00204
                                     = 52,
00205
        UART5_IRQn
                                     = 53,
        TIM6_DAC_IRQn
00206
                                     = 54,
00207
        TIM7_IRQn
                                     = 55,
00208
        DMA2_Stream0_IRQn
                                     = 56,
00209
        DMA2_Stream1_IRQn
                                     = 57,
00210
        DMA2_Stream2_IRQn
                                     = 58,
00211
        DMA2_Stream3_IRQn
                                     = 59,
        DMA2_Stream4_IRQn
                                     = 60,
00212
00213
        ETH_IRQn
                                     = 61,
       ETH_IRQn
ETH_WKUP_IRQn
00214
                                    = 62,
00215
        CAN2_TX_IRQn
                                     = 63,
00216
        CAN2_RX0_IRQn
                                     = 64,
00217
        CAN2_RX1_IRQn
                                     = 65,
       CAN2_SCE_IRQn
                                     = 66,
00218
        OTG FS TROn
                                     = 67.
00219
        DMA2_Stream5_IRQn
00220
                                     = 68,
        DMA2_Stream6_IRQn
00221
00222
        DMA2_Stream7_IRQn
                                     = 70,
       USART6_IRQn
00223
                                     = 71,
                                     = 72,
00224
        I2C3_EV_IRQn
       I2C3_ER_IRQn
00225
                                     = 73,
       OTG_HS_EP1_OUT_IRQn
OTG_HS_EP1_IN_IRQn
00226
                                     = 74,
                                     = 75,
00227
       OTG_HS_WKUP_IRQn
                                    = 76,
00228
       OTG_HS_IRQn
00229
                                     = 77,
00230 DCMI_IRQn
                                     = 78,
                                = 79,
= 80,
= 81
00231
        CRYP_IRQn
00232 HASH_RNG_
00233 FPU_IRQn
       HASH_RNG_IRQn
00234 } IRQn_Type;
00242 #include <stdint.h>
00243
00248 typedef int32_t s32;
00249 typedef int16_t s16;
00250 typedef int8_t s8;
00251
00252 typedef const int32_t sc32;
00253 typedef const int16_t sc16;
00254 typedef const int8_t sc8;
00256 typedef __IO int32_t vs32;
00257 typedef __IO int16_t vs16;
00258 typedef __IO int8_t vs8;
00259
00260 typedef __I int32_t vsc32;
00261 typedef __I int16_t vsc16;
00262 typedef __I int8_t vsc8;
00264 typedef uint32_t u32;
00265 typedef uint16_t u16;
00266 typedef uint8_t u8;
00267
00268 typedef const uint32_t uc32;
00269 typedef const uint16_t uc16;
00270 typedef const uint8_t uc8;
00272 typedef __IO uint32_t vu32;
00273 typedef __IO uint16_t vu16;
00274 typedef __IO uint8_t vu8;
```

```
00276 typedef __I uint32_t vuc32;
00277 typedef __I uint16_t vuc16;
00278 typedef __I uint8_t vuc8;
00280 typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
00281
00282 typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
00283 #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
00284
00285 typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
00286
00299 typedef struct
00300 {
00301
        __IO uint32_t SR;
        ___IO uint32_t CR1;
00302
        ___IO uint32_t CR2;
00303
00304
        ___IO uint32_t SMPR1;
        ___IO uint32_t SMPR2;
00305
        __IO uint32_t JOFR1;
00306
        ___IO uint32_t JOFR2;
00307
00308
        ___IO uint32_t JOFR3;
00309
        __IO uint32_t JOFR4;
        __IO uint32_t HTR;
00310
       00311
00312
00313
        __IO uint32_t SQR3;
00314
        __IO uint32_t JSQR;
00315
        __IO uint32_t JDR1;
00316
        __IO uint32_t JDR2;
00317
       00318
00319
00320
00321 } ADC_TypeDef;
00322
00323 typedef struct
00324 {
        __IO uint32_t CSR;
00325
        __IO uint32_t CCR;
00326
00327
        __IO uint32_t CDR;
00329 } ADC_Common_TypeDef;
00330
00331
00336 typedef struct
00337 {
        __IO uint32_t TIR;
00338
       __IO uint32_t TDTR;
00339
00340
       __IO uint32_t TDLR;
00341
         __IO uint32_t TDHR;
00342 } CAN_TxMailBox_TypeDef;
00343
00348 typedef struct
00349 {
       __IO uint32_t RIR;
00350
00351
        ___IO uint32_t RDTR;
       __IO uint32_t RDLR;
__IO uint32_t RDHR;
00352
00354 } CAN_FIFOMailBox_TypeDef;
00355
00360 typedef struct
00361 {
        __IO uint32_t FR1;
__IO uint32_t FR2;
00362
00363
00364 } CAN_FilterRegister_TypeDef;
00365
00370 typedef struct
00371 {
        ___IO uint32_t
00372
                                     MCR:
        __IO uint32_t
00373
                                     MSR;
        00374
00375
        ___IO uint32_t
                                     RFOR;
00376
        ___IO uint32_t
                                     RF1R;
00377
        ___IO uint32_t
                                     IER:
00378
        __IO uint32_t
__IO uint32_t
                                     ESR:
00379
                                     BTR:
00380
        uint32_t
                                     RESERVEDO[88];
00381
        CAN_TxMailBox_TypeDef
                                     sTxMailBox[3];
00382
        CAN_FIFOMailBox_TypeDef
                                     sFIFOMailBox[2];
00383
        uint32_t
                                     RESERVED1[12];
        ___IO uint32_t
00384
                                     FMR:
         ___IO uint32_t
00385
                                     FM1R;
        uint32_t
                                     RESERVED2;
00386
                                     FS1R;
00387
        ___IO uint32_t
00388
        uint32_t
                                     RESERVED3:
00389
        ___IO uint32_t
                                     FFA1R;
        uint32 t
                                     RESERVED4;
00390
        ___IO uint32_t
00391
                                     FA1R;
```

```
RESERVED5[8];
00393
        CAN_FilterRegister_TypeDef sFilterRegister[28];
00394 } CAN_TypeDef;
00395
00400 typedef struct
00401 {
        __IO uint32_t DR;
__IO uint8_t IDR;
00403
        uint8_t RESERVED1;
00404
       uint16_t
00405
00406 __IO uint32_t CR;
00407 } CRC_TypeDef;
00408
00413 typedef struct
00414 {
        __IO uint32_t CR;
00415
        __IO uint32_t SWTRIGR;
00416
        ___IO uint32_t DHR12R1;
00417
        __IO uint32_t DHR12L1;
        __IO uint32_t DHR8R1;
00419
00420
        ___IO uint32_t DHR12R2;
        __IO uint32_t DHR12L2;
00421
        __IO uint32_t DHR8R2;
00422
        __IO uint32_t DHR12RD;
00423
        __IO uint32_t DHR12LD;
__IO uint32_t DHR8RD;
00424
00425
        __IO uint32_t DOR1;
00426
00427
        ___IO uint32_t DOR2;
00428
          _IO uint32_t SR;
00429 } DAC_TypeDef;
00430
00435 typedef struct
00436 {
00437
        ___IO uint32_t IDCODE;
00438
        __IO uint32_t CR;
       __IO uint32_t APB1FZ;
__IO uint32_t APB2FZ;
00439
00440
00441 }DBGMCU_TypeDef;
00442
00447 typedef struct
00448 {
        ___IO uint32_t CR;
00449
        __IO uint32_t SR;
00450
        __IO uint32_t RISR;
00451
        __IO uint32_t IER;
00452
00453
        ___IO uint32_t MISR;
00454
        __IO uint32_t ICR;
00455
        __IO uint32_t ESCR;
        __IO uint32_t ESUR;
00456
        __IO uint32_t CWSTRTR;
00457
        __IO uint32_t CWSIZER;
__IO uint32_t DR;
00458
00459
00460 } DCMI_TypeDef;
00461
00466 typedef struct
00467 {
        ___IO uint32_t CR;
00468
        __IO uint32_t NDTR;
00469
00470
       __IO uint32_t PAR;
00471
        ___IO uint32_t MOAR;
        __IO uint32_t M1AR;
00472
00473
         IO uint32 t FCR;
00474 } DMA_Stream_TypeDef;
00475
00476 typedef struct
00477 {
        __IO uint32_t LISR;
00478
       ___IO uint32_t HISR;
__IO uint32_t LIFCR;
__IO uint32_t HIFCR;
00479
00480
00481
00482 } DMA_TypeDef;
00483
00488 typedef struct
00489 {
00490
          __IO uint32_t MACCR;
        ___IO uint32_t MACFFR;
00491
00492
        ___IO uint32_t MACHTHR;
00493
        __IO uint32_t MACHTLR;
        __IO uint32_t MACMIIAR;
00494
        __IO uint32_t MACMIIDR;
00495
        __IO uint32_t MACFCR;
__IO uint32_t MACVLANTR;
00496
00497
                                                 /* 8 */
        uint32_t
00498
                     RESERVED0[2];
        ___IO uint32_t MACRWUFFR;
                                                 /* 11 */
00499
00500
          _IO uint32_t MACPMTCSR;
00501
        uint32_t RESERVE
__IO uint32_t MACSR;
                      RESERVED1[2];
00502
                                                     15 */
```

```
__IO uint32_t MACIMR;
        ___IO uint32_t MACAOHR;
00504
00505
        __IO uint32_t MACA0LR;
        __IO uint32_t MACA1HR;
00506
        __IO uint32_t MACA1LR;
__IO uint32_t MACA2HR;
00507
00508
        ___IO uint32_t MACA2LR;
00509
00510
        ___IO uint32_t MACA3HR;
00511
         __IO uint32_t MACA3LR;
                                                 /* 24 */
00512
        uint32_t
                       RESERVED2[40];
        __IO uint32_t MMCCR;
                                                 /* 65 */
00513
        __IO uint32_t MMCRIR;
00514
        ____IO uint32_t MMCTIR;
00515
        ____IO uint32_t MMCRIMR;
00516
00517
          _IO uint32_t MMCTIMR;
                                                 /* 69 */
       uint32_t MMCTGFSCCR;
_IO uint32_t MMCTGFSCCR;
_IO uint32_t MMCTGFMSCCR;
uint32_t RESERVED4[5];
00518
                                                /* 84 */
00519
00520
00521
00522
          _IO uint32_t MMCTGFCR;
        uint32_t RESERVED5[10];
__IO uint32_t MMCRFCECR;
00523
00524
00525
          _IO uint32_t MMCRFAECR;
00526
                     RESERVED6[101:
        uint32_t
00527
         __IO uint32_t MMCRGUFCR;
       uint32_t RESERVED7[334];
__IO uint32_t PTPTSCR;
00528
00529
00530
        ___IO uint32_t PTPSSIR;
        __IO uint32_t PTPTSHR;
00531
        __IO uint32_t PTPTSLR;
00532
        __IO uint32_t PTPTSHUR;
00533
        ___IO uint32_t PTPTSLUR;
00534
00535
        ___IO uint32_t PTPTSAR;
00536
        ___IO uint32_t PTPTTHR;
00537
        __IO uint32_t PTPTTLR;
        ___IO uint32_t RESERVED8;
00538
         ____IO uint32_t PTPTSSR;
00539
        uint32_t
                      RESERVED9[565];
        __IO uint32_t DMABMR;
00541
00542
        ___IO uint32_t DMATPDR;
        ___IO uint32_t DMARPDR;
00543
        __IO uint32_t DMARDLAR;
00544
        ___IO uint32_t DMATDLAR;
00545
        __IO uint32_t DMASR;
00546
        ___IO uint32_t DMAOMR;
00547
00548
        ___IO uint32_t DMAIER;
        ___IO uint32_t DMAMFBOCR;
00549
00550
         __IO uint32_t DMARSWTR;
        uint32_t RESERVED10[8];
__IO uint32_t DMACHTDR;
00551
00552
        __IO uint32_t DMACHRDR;
       ___IO uint32_t DMACHTBAR;
00554
00555
          _IO uint32_t DMACHRBAR;
00556 } ETH_TypeDef;
00557
00562 typedef struct
00564
        __IO uint32_t IMR;
00565
        __IO uint32_t EMR;
        __IO uint32_t RTSR;
00566
       __IO uint32_t FTSR;
00567
       __IO uint32_t SWIER;
__IO uint32_t PR;
00568
00569
00570 } EXTI_TypeDef;
00571
00576 typedef struct
00577 {
       __IO uint32_t ACR;
00578
        __IO uint32_t KEYR;
00579
        __IO uint32_t OPTKEYR;
       __IO uint32_t SR;
00581
        __IO uint32_t CR;
00582
00583
          _IO uint32_t OPTCR;
00584 } FLASH_TypeDef;
00585
00590 typedef struct
00591 {
00592
          _IO uint32_t BTCR[8];
00593 } FSMC_Bank1_TypeDef;
00594
00599 typedef struct
00600 {
00601
          _IO uint32_t BWTR[7];
00602 } FSMC_Bank1E_TypeDef;
00603
00608 typedef struct
00609 {
```

```
__IO uint32_t PCR2;
        __IO uint32_t SR2;
00611
        __IO uint32_t PMEM2;
00612
         __IO uint32_t PATT2;
00613
00614
        uint32 t
                     RESERVEDO:
         __IO uint32_t ECCR2;
00615
00616 } FSMC_Bank2_TypeDef;
00617
00622 typedef struct
00623 {
       __IO uint32_t PCR3;
00624
       __IO uint32_t SR3;
00625
       __IO uint32_t PMEM3;
__IO uint32_t PATT3;
00626
00627
00628
       uint32_t
                     RESERVEDO;
00629 __IO uint32_t ECCR3;
00630 } FSMC_Bank3_TypeDef;
00631
00636 typedef struct
00637 {
00638
       ___IO uint32_t PCR4;
00639
       ___IO uint32_t SR4;
       __IO uint32_t PMEM4;
00640
       __IO uint32_t PATT4;
__IO uint32_t PIO4;
00641
00642
00643 } FSMC_Bank4_TypeDef;
00644
00649 typedef struct
00650 {
       __IO uint32_t MODER;
00651
       __IO uint32_t OTYPER;
00652
        ___IO uint32_t OSPEEDR;
00653
00654
       __IO uint32_t PUPDR;
       __IO uint32_t IDR;
00655
00656
       ___IO uint32_t ODR;
        __IO uint16_t BSRRL;
00657
       ___IO uint16_t BSRRH;
00658
       00659
00660
00661 } GPIO_TypeDef;
00662
00667 typedef struct
00668 {
       __IO uint32_t MEMRMP;
00669
       __IO uint32_t PMC;
00670
00671
         __IO uint32_t EXTICR[4];
         uint32_t RESERVED[2];
__IO uint32_t CMPCR;
00672
       uint32_t
00673
00674 } SYSCFG_TypeDef;
00675
00680 typedef struct
00681 {
00682
          _IO uint16_t CR1;
00683
        uint16_t
                     RESERVEDO;
        __IO uint16_t CR2;
00684
        uint16_t
                      RESERVED1;
00685
        __IO uint16_t OAR1;
00687
       uint16_t
                      RESERVED2;
00688
        __IO uint16_t OAR2;
                      RESERVED3:
00689
        uint16_t
         __IO uint16_t DR;
00690
                    RESERVED4;
00691
        uint16 t
00692
         __IO uint16_t SR1;
00693
        uint16_t
                       RESERVED5;
00694
         _IO uint16_t SR2;
00695
       uint16_t
                     RESERVED6;
00696
         __IO uint16_t CCR;
00697
        uint16_t
                     RESERVED7;
        __IO uint16_t TRISE;
00698
       uint16_t
                      RESERVED8;
00699
00700 } I2C_TypeDef;
00701
00706 typedef struct
00707 {
       ___IO uint32_t KR;
00708
       __IO uint32_t PR;
00709
       ___IO uint32_t RLR;
00710
00711
         _IO uint32_t SR;
00712 } IWDG_TypeDef;
00713
00718 typedef struct
00719 {
       __IO uint32_t CR;
00720
         ___IO uint32_t CSR;
00721
00722 } PWR_TypeDef;
00723
00728 typedef struct
```

```
00729 {
00730
        __IO uint32_t CR;
        ___IO uint32_t PLLCFGR;
00731
        __IO uint32_t CFGR;
00732
        __IO uint32_t CIR;
__IO uint32_t AHB1RSTR;
__IO uint32_t AHB2RSTR;
00733
00734
00736
          _IO uint32_t AHB3RSTR;
00737
        uint32_t
                       RESERVED0;
        ___IO uint32_t APB1RSTR;
00738
          __IO uint32_t APB2RSTR;
00739
        uint32_t RESERVED1[2];
__IO uint32_t AHB1ENR;
__IO uint32_t AHB2ENR;
00740
00741
00742
00743
          _IO uint32_t AHB3ENR;
        00744
00745
00746
                       RESERVED3[2];
        uint32_t
        __IO uint32_t AHB1LPENR;
00748
00749
        ___IO uint32_t AHB2LPENR;
00750
          _IO uint32_t AHB3LPENR;
                        RESERVED4;
00751
        uint32_t
        __IO uint32_t APB1LPENR;
__IO uint32_t APB2LPENR;
00752
00753
00754
        uint32_t
                       RESERVED5[2];
00755
        ___IO uint32_t BDCR;
00756
          _IO uint32_t CSR;
        uint32_t RESERVED6[2];
__10 uint32_t SSCGR;
__10 uint32_t PLL12SCFGR;
00757
00758
00759
00760 } RCC_TypeDef;
00761
00766 typedef struct
00767 {
        ___IO uint32_t TR;
00768
        __IO uint32_t DR;
00769
        __IO uint32_t CR;
00770
        __IO uint32_t ISR;
00771
00772
        __IO uint32_t PRER;
        __IO uint32_t WUTR;
00773
        __IO uint32_t CALIBR;
00774
        __IO uint32_t ALRMAR;
__IO uint32_t ALRMBR;
00775
00776
        __IO uint32_t WPR;
00777
00778
        __IO uint32_t SSR;
00779
        __IO uint32_t SHIFTR;
00780
        __IO uint32_t TSTR;
_IO uint32_t TSDR;
00781
        __IO uint32_t TSSSR;
00782
         __IO uint32_t CALR;
00783
00784
        __IO uint32_t TAFCR;
00785
        ___IO uint32_t ALRMASSR;
        __IO uint32_t ALRMBSSR;
uint32_t RESERVED7;
00786
00787
        __IO uint32_t BKPOR;
00788
        ___IO uint32_t BKP1R;
00789
        ___IO uint32_t BKP2R;
00790
00791
        __IO uint32_t BKP3R;
        __IO uint32_t BKP4R;
00792
        __IO uint32_t BKP5R;
00793
        __IO uint32_t BKP6R;
00794
        __IO uint32_t BKP7R;
00795
00796
        ___IO uint32_t BKP8R;
        __IO uint32_t BKP9R;
00797
        __IO uint32_t BKP10R;
00798
        ____IO uint32_t BKP11R;
____IO uint32_t BKP12R;
00799
00800
        ___IO uint32_t BKP13R;
00801
00802
        ____IO uint32_t BKP14R;
00803
        __IO uint32_t BKP15R;
        ___IO uint32_t BKP16R;
00804
        ___IO uint32_t BKP17R;
00805
        __IO uint32_t BKP18R;
00806
          _IO uint32_t BKP19R;
00807
00808 } RTC_TypeDef;
00809
00814 typedef struct
00815 {
        __IO uint32_t POWER;
00816
        __IO uint32_t CLKCR;
00817
        __IO uint32_t ARG;
00818
        __IO uint32_t CMD;
00819
00820
        __I uint32_t RESPCMD;
00821
        __I uint32_t RESP1;
        __I uint32_t RESP2;
__I uint32_t RESP3;
00822
00823
```

```
__I uint32_t RESP4;
        ___IO uint32_t DTIMER;
00825
        __IO uint32_t DLEN;
00826
        __IO uint32_t DCTRL;
_I uint32_t DCOUNT;
_I uint32_t STA;
00827
00828
00829
        __IO uint32_t ICR;
00831
          _IO uint32_t MASK;
                      RESERVED0[2];
00832
        uint32_t
00833
         _I uint32_t FIFOCNT;
        uint32_t
                      RESERVED1[13];
00834
        uint32_t KESEK
__IO uint32_t FIFO;
00835
00836 } SDIO_TypeDef;
00837
00842 typedef struct
00843 {
          _IO uint16_t CR1;
00844
                       RESERVEDO;
00845
        uint16 t
        ___IO uint16_t CR2;
00846
00847
        uint16_t
                       RESERVED1;
00848
        __IO uint16_t SR;
                       RESERVED2:
00849
        uint16_t
         __IO uint16_t DR;
00850
        uint16 t
                     RESERVED3:
00851
00852
         _IO uint16_t CRCPR;
        uint16_t
                     RESERVED4;
00853
00854
        __IO uint16_t RXCRCR;
00855
        uint16_t
                      RESERVED5;
         _IO uint16_t TXCRCR;
00856
        uint16_t RESERVED6;
__IO uint16_t I2SCFGR;
00857
        uint16_t
00858
00859
        uint16_t
                      RESERVED7;
        __IO uint16_t I2SPR;
00860
00861
        uint16_t
                      RESERVED8;
00862 } SPI_TypeDef;
00863
00868 typedef struct
00870
          _IO uint16_t CR1;
00871
        uint16_t
                      RESERVEDO;
00872
         _IO uint16_t CR2;
        uint16_t
                       RESERVED1:
00873
         _IO uint16_t SMCR;
00874
00875
        uint16_t
                       RESERVED2;
00876
        __IO uint16_t DIER;
00877
        uint16_t
                       RESERVED3;
00878
         __IO uint16_t SR;
                      RESERVED4:
00879
        uint16 t
         __IO uint16_t EGR;
00880
                     RESERVED5;
00881
        uint16_t
         _IO uint16_t CCMR1;
00882
00883
        uint16_t
                     RESERVED6;
00884
         _IO uint16_t CCMR2;
                      RESERVED7;
00885
        uint16 t
         __IO uint16_t CCER;
00886
        uint16_t RESERVED8;
__IO uint32_t CNT;
__IO uint16_t PSC;
00887
00888
00889
        uint16_t RESERVED9;
__IO uint32_t ARR;
__IO uint16_t RCR;
00890
00891
00892
                      RESERVED10;
00893
        uint16 t
        __IO uint32_t CCR1;
00894
00895
        __IO uint32_t CCR2;
        __IO uint32_t CCR3;
00896
        __IO uint32_t CCR4;
00897
00898
          _IO uint16_t BDTR;
        uint16_t
                       RESERVED11;
00899
00900
        __IO uint16_t DCR;
        uint16_t
00901
00902
        ___IO uint16_t DMAR;
00903
        uint16_t
                       RESERVED13;
        __IO uint16_t OR;
uint16_t RESE
00904
00905
                       RESERVED14;
00906 } TIM_TypeDef;
00907
00912 typedef struct
00913 {
          _IO uint16_t SR;
00914
00915
        uint16 t
                       RESERVEDO:
        __IO uint16_t DR;
00916
        uint16_t
                       RESERVED1;
00918
        __IO uint16_t BRR;
00919
        uint16_t
                       RESERVED2;
         __IO uint16_t CR1;
00920
        uint16_t RESE
__IO uint16_t CR2;
                      RESERVED3:
00921
00922
```

```
RESERVED4;
       uint16_t
00924
        __IO uint16_t CR3;
00925
        uint16_t
                      RESERVED5:
        __IO uint16_t GTPR;
00926
00927
        uint16 t RESERVED6;
00928 } USART_TypeDef;
00934 typedef struct
00935 {
       __IO uint32_t CR;
__IO uint32_t CFR;
__IO uint32_t SR;
00936
00937
00938
00939 } WWDG_TypeDef;
00940
00945 typedef struct
00946 {
        __IO uint32_t CR;
00947
        __IO uint32_t SR;
00948
       __IO uint32_t DR;
        __IO uint32_t DOUT;
00950
00951
       ___IO uint32_t DMACR;
       __IO uint32_t IMSCR;
00952
       __IO uint32_t RISR;
00953
       __IO uint32_t MISR;
00954
       __IO uint32_t KOLR;
00955
       __IO uint32_t KORR;
00956
        __IO uint32_t K1LR;
00957
       ___IO uint32_t K1RR;
00958
       __IO uint32_t K2LR;
00959
       __IO uint32_t K2RR;
00960
       __IO uint32_t K3LR;
00961
        ___IO uint32_t K3RR;
00962
00963
       __IO uint32_t IV0LR;
       __IO uint32_t IVORR;
00964
       __IO uint32_t IV1LR;
__IO uint32_t IV1RR;
00965
00966
00967 } CRYP_TypeDef;
00973 typedef struct
00974 {
       __IO uint32_t CR;
00975
       __IO uint32_t DIN;
00976
       __IO uint32_t STR;
00977
       ____IO uint32_t HR[5];
00978
       __IO uint32_t IMR;
__IO uint32_t SR;
00979
00980
00981
       uint32_t RESERVED[52];
00982
        ___IO uint32_t CSR[51];
00983 } HASH_TypeDef;
00984
00989 typedef struct
00990 {
       __IO uint32_t CR;
00991
00992
       ___IO uint32_t SR;
00993
         IO uint32_t DR;
00994 } RNG_TypeDef;
01003 #define FLASH_BASE
                                      ((uint32_t)0x08000000)
01004 #define CCMDATARAM_BASE
                                      ((uint32_t)0x10000000)
01005 #define SRAM1_BASE
                                      ((uint32_t)0x20000000)
01006 #define SRAM2_BASE
                                      ((uint32_t)0x2001C000)
                                      ((uint32_t)0x40000000)
((uint32_t)0x40024000)
01007 #define PERIPH_BASE
01008 #define BKPSRAM_BASE
01009 #define FSMC_R_BASE
                                      ((uint32_t) 0xA0000000)
01011 #define CCMDATARAM_BB_BASE
                                      ((uint32_t)0x12000000)
01012 #define SRAM1_BB_BASE
                                      ((uint32_t)0x22000000)
                                      ((uint32_t)0x2201C000)
((uint32_t)0x42000000)
01013 #define SRAM2 BB BASE
01014 #define PERIPH_BB_BASE
01015 #define BKPSRAM_BB_BASE
                                      ((uint32 t)0x42024000)
01017 /* Legacy defines */
01018 #define SRAM_BASE
                                      SRAM1_BASE
01019 #define SRAM_BB_BASE
                                      SRAM1_BB_BASE
01020
01021
01023 #define APB1PERIPH_BASE
                                      PERIPH_BASE
01024 #define APB2PERIPH_BASE
                                      (PERIPH_BASE + 0x00010000)
01025 #define AHB1PERIPH_BASE
                                      (PERIPH_BASE + 0x00020000)
01026 #define AHB2PERIPH_BASE
                                      (PERIPH_BASE + 0x10000000)
01027
01029 #define TIM2 BASE
                                      (APB1PERIPH BASE + 0 \times 0000)
01030 #define TIM3_BASE
                                      (APB1PERIPH_BASE + 0x0400)
01031 #define TIM4_BASE
                                      (APB1PERIPH_BASE +
01032 #define TIM5_BASE
                                      (APB1PERIPH_BASE + 0x0C00)
01033 #define TIM6_BASE
                                      (APB1PERIPH_BASE + 0x1000)
01034 #define TIM7_BASE
                                      (APB1PERIPH_BASE + 0x1400)
                                      (APB1PERIPH_BASE + 0x1800)
01035 #define TIM12 BASE
01036 #define TIM13_BASE
                                      (APB1PERIPH_BASE + 0x1C00)
```

```
01037 #define TIM14 BASE
                                      (APB1PERIPH BASE + 0x2000)
01038 #define RTC_BASE
                                      (APB1PERIPH_BASE + 0x2800)
01039 #define WWDG_BASE
                                      (APB1PERIPH_BASE + 0x2C00)
01040 #define IWDG BASE
                                      (APB1PERIPH BASE + 0x3000)
01041 #define T2S2ext BASE
                                      (APB1PERTPH BASE + 0 \times 3400)
01042 #define SPI2_BASE
                                     (APB1PERIPH BASE +
                                                         0x3800)
01043 #define SPI3_BASE
                                      (APB1PERIPH_BASE +
01044 #define I2S3ext_BASE
                                      (APB1PERIPH_BASE + 0x4000)
01045 #define USART2_BASE
                                      (APB1PERIPH_BASE + 0x4400)
01046 #define USART3 BASE
                                      (APB1PERIPH BASE + 0x4800)
01047 #define UART4_BASE
                                     (APB1PERIPH_BASE + 0x4C00)
01048 #define UART5 BASE
                                     (APB1PERIPH BASE + 0x5000)
01049 #define I2C1_BASE
                                     (APB1PERIPH_BASE +
                                                         0 \times 5400)
01050 #define I2C2_BASE
                                      (APB1PERIPH_BASE + 0x5800)
01051 #define I2C3_BASE
                                      (APB1PERIPH_BASE + 0x5C00)
01052 #define CAN1_BASE
                                      (APB1PERIPH_BASE + 0x6400)
01053 #define CAN2 BASE
                                      (APRIPERTPH BASE + 0x6800)
01054 #define PWR BASE
                                      (APB1PERIPH BASE + 0x7000)
01055 #define DAC_BASE
                                     (APB1PERIPH_BASE + 0x7400)
01056
01058 #define TIM1_BASE
                                      (APB2PERIPH BASE + 0x0000)
01059 #define TIM8_BASE
                                      (APB2PERIPH_BASE + 0x0400)
01060 #define USART1 BASE
                                      (APB2PERIPH BASE + 0 \times 1000)
01061 #define USART6 BASE
                                      (APB2PERTPH BASE + 0 \times 1400)
01062 #define ADC1_BASE
                                      (APB2PERIPH_BASE + 0x2000)
01063 #define ADC2_BASE
                                      (APB2PERIPH_BASE +
01064 #define ADC3_BASE
                                      (APB2PERIPH_BASE + 0x2200)
01065 #define ADC_BASE
                                      (APB2PERIPH_BASE + 0x2300)
01066 #define SDIO BASE
                                      (APB2PERIPH BASE + 0x2C00)
01067 #define SPI1 BASE
                                     (APB2PERIPH BASE + 0x3000)
01068 #define SYSCFG BASE
                                     (APB2PERIPH BASE + 0x3800)
01069 #define EXTI_BASE
                                      (APB2PERIPH_BASE + 0x3C00)
01070 #define TIM9_BASE
                                      (APB2PERIPH_BASE + 0x4000)
01071 #define TIM10_BASE
                                      (APB2PERIPH BASE + 0x4400)
01072 #define TIM11 BASE
                                      (APB2PERIPH_BASE + 0x4800)
01073
01075 #define GPIOA BASE
                                     (AHB1PERIPH BASE + 0x0000)
01076 #define GPIOB_BASE
                                      (AHB1PERIPH_BASE + 0x0400)
01077 #define GPIOC_BASE
                                      (AHB1PERIPH_BASE + 0x0800)
01078 #define GPIOD_BASE
                                      (AHB1PERIPH_BASE + 0x0C00)
01079 #define GPIOE BASE
                                      (AHB1PERIPH BASE + 0x1000)
01080 #define GPIOF_BASE
                                      (AHB1PERIPH BASE + 0x1400)
01081 #define GPTOG BASE
                                      (AHB1PERTPH BASE + 0 \times 1800)
01082 #define GPIOH_BASE
                                      (AHB1PERIPH_BASE + 0x1C00)
01083 #define GPIOI_BASE
                                      (AHB1PERIPH_BASE + 0x2000)
01084 #define CRC_BASE
                                      (AHB1PERIPH_BASE + 0x3000)
01085 #define RCC BASE
                                      (AHB1PERIPH_BASE + 0x3800)
01086 #define FLASH R BASE
                                      (AHB1PERTPH BASE + 0x3C00)
01087 #define DMA1_BASE
                                      (AHB1PERIPH BASE + 0x6000)
01088 #define DMA1_Stream0_BASE
                                      (DMA1_BASE + 0x010)
                                      (DMA1_BASE + 0x028)
01089 #define DMA1_Stream1_BASE
01090 #define DMA1_Stream2_BASE
                                      (DMA1_BASE + 0x040)
01091 #define DMA1_Stream3_BASE
                                      (DMA1\_BASE + 0x058)
01092 #define DMA1_Stream4_BASE
                                      (DMA1\_BASE + 0x070)
01093 #define DMA1_Stream5_BASE
                                      (DMA1\_BASE + 0x088)
01094 #define DMA1_Stream6_BASE
                                      (DMA1_BASE + 0x0A0)
01095 #define DMA1_Stream7_BASE
                                      (DMA1_BASE + 0x0B8)
01096 #define DMA2_BASE
                                      (AHB1PERIPH_BASE + 0x6400)
01097 #define DMA2_Stream0_BASE
                                      (DMA2_BASE + 0x010)
01098 #define DMA2_Stream1_BASE
                                      (DMA2 BASE + 0x028)
01099 #define DMA2_Stream2_BASE
                                      (DMA2 BASE + 0 \times 0.40)
                                      (DMA2_BASE + 0x058)
01100 #define DMA2 Stream3 BASE
01101 #define DMA2_Stream4_BASE
                                      (DMA2_BASE + 0x070)
01102 #define DMA2_Stream5_BASE
                                      (DMA2\_BASE + 0x088)
01103 #define DMA2_Stream6_BASE
                                      (DMA2\_BASE + 0x0A0)
                                      (DMA2_BASE + 0x0B8)
01104 #define DMA2_Stream7_BASE
01105 #define ETH BASE
                                      (AHB1PERIPH_BASE + 0x8000)
01106 #define ETH_MAC_BASE
                                      (ETH BASE)
01107 #define ETH_MMC_BASE
                                      (ETH_BASE + 0x0100)
                                      (ETH_BASE + 0x0700)
01108 #define ETH_PTP_BASE
01109 #define ETH_DMA_BASE
                                      (ETH\_BASE + 0x1000)
01110
01112 #define DCMI BASE
                                      (AHB2PERIPH BASE + 0x50000)
01113 #define CRYP_BASE
                                      (AHB2PERIPH_BASE + 0x60000)
01114 #define HASH_BASE
                                      (AHB2PERIPH_BASE + 0x60400)
01115 #define RNG_BASE
                                      (AHB2PERIPH BASE + 0x60800)
01116
01118 #define FSMC_Bank1_R_BASE
                                      (FSMC_R_BASE + 0x0000)
01119 #define FSMC_Bank1E_R_BASE 01120 #define FSMC_Bank2_R_BASE
                                      (FSMC_R_BASE + 0x0104)
                                      (FSMC_R_BASE + 0x0060)
01121 #define FSMC_Bank3_R_BASE
                                      (FSMC R BASE + 0 \times 0080)
01122 #define FSMC_Bank4_R_BASE
                                     (FSMC_R_BASE + 0x00A0)
01123
01124 /* Debug MCU registers base address \star/
01125 #define DBGMCU_BASE
                                    ((uint32_t )0xE0042000)
01126
01134 #define TIM2
                                   ((TIM TypeDef *) TIM2 BASE)
```

```
01135 #define TIM3
                                   ((TIM_TypeDef *) TIM3_BASE)
01136 #define TIM4
                                   ((TIM_TypeDef *) TIM4_BASE)
01137 #define TIM5
                                   ((TIM_TypeDef *) TIM5_BASE)
01138 #define TIM6
                                   ((TIM_TypeDef *) TIM6_BASE)
                                   ((TIM_TypeDef *) TIM7_BASE)
01139 #define TTM7
01140 #define TIM12
                                   ((TIM_TypeDef *) TIM12_BASE)
01141 #define TIM13
                                   ((TIM_TypeDef *) TIM13_BASE)
01142 #define TIM14
                                   ((TIM_TypeDef *) TIM14_BASE)
01143 #define RTC
                                   ((RTC_TypeDef *) RTC_BASE)
                                   ((WWDG_TypeDef *) WWDG_BASE)
01144 #define WWDG
                                   ((IWDG_TypeDef *) IWDG_BASE)
01145 #define IWDG
                                   ((SPI_TypeDef *) I2S2ext_BASE)
01146 #define I2S2ext
                                   ((SPI_TypeDef *) SPI2_BASE)
01147 #define SPI2
01148 #define SPI3
                                   ((SPI_TypeDef *) SPI3_BASE)
01149 #define I2S3ext
                                   ((SPI_TypeDef *) I2S3ext_BASE)
01150 #define USART2
                                   ((USART_TypeDef *) USART2_BASE)
                                   ((USART_TypeDef *) USART3_BASE)
01151 #define USART3
                                   ((USART_TypeDef *) UART4_BASE)
((USART_TypeDef *) UART5_BASE)
01152 #define UART4
01153 #define UART5
01154 #define I2C1
                                   ((I2C_TypeDef *) I2C1_BASE)
01155 #define I2C2
                                   ((I2C_TypeDef *) I2C2_BASE)
01156 #define I2C3
                                   ((I2C_TypeDef *) I2C3_BASE)
01157 #define CAN1
                                   ((CAN_TypeDef *) CAN1_BASE)
                                   ((CAN_TypeDef *) CAN2_BASE)
((PWR_TypeDef *) PWR_BASE)
01158 #define CAN2
01159 #define PWR
01160 #define DAC
                                   ((DAC_TypeDef *) DAC_BASE)
01161 #define TIM1
                                   ((TIM_TypeDef *) TIM1_BASE)
01162 #define TIM8
                                   ((TIM_TypeDef *) TIM8_BASE)
                                   ((USART_TypeDef *) USART1_BASE)
01163 #define USART1
                                   ((USART_TypeDef *) USART6_BASE)
01164 #define USART6
01165 #define ADC
                                   ((ADC_Common_TypeDef *) ADC_BASE)
                                   ((ADC_TypeDef *) ADC1_BASE)
((ADC_TypeDef *) ADC2_BASE)
01166 #define ADC1
01167 #define ADC2
01168 #define ADC3
                                   ((ADC_TypeDef *) ADC3_BASE)
                                   ((SDIO_TypeDef *) SDIO_BASE)
01169 #define SDIO
01170 #define SPI1
                                   ((SPI_TypeDef *) SPI1_BASE)
01171 #define SYSCFG
                                   ((SYSCFG_TypeDef *) SYSCFG_BASE)
01172 #define EXTI
                                   ((EXTI_TypeDef *) EXTI_BASE)
01173 #define TIM9
                                   ((TIM_TypeDef *) TIM9_BASE)
01174 #define TIM10
                                   ((TIM_TypeDef *) TIM10_BASE)
01175 #define TIM11
                                   ((TIM_TypeDef *) TIM11_BASE)
                                   ((GPIO_TypeDef *) GPIOA_BASE)
01176 #define GPTOA
                                   ((GPIO_TypeDef *) GPIOB_BASE)
((GPIO_TypeDef *) GPIOC_BASE)
01177 #define GPTOB
01178 #define GPIOC
01179 #define GPIOD
                                   ((GPIO_TypeDef *) GPIOD_BASE)
01180 #define GPIOE
                                   ((GPIO_TypeDef *) GPIOE_BASE)
01181 #define GPIOF
                                   ((GPIO_TypeDef *) GPIOF_BASE)
01182 #define GPIOG
                                   ((GPIO_TypeDef *) GPIOG_BASE)
01183 #define GPIOH
                                   ((GPIO_TypeDef *) GPIOH_BASE)
01184 #define GPIOI
                                   ((GPIO TypeDef *) GPIOI BASE)
                                   ((CRC_TypeDef *) CRC_BASE)
((RCC_TypeDef *) RCC_BASE)
01185 #define CRC
01186 #define RCC
01187 #define FLASH
                                   ((FLASH_TypeDef *) FLASH_R_BASE)
01188 #define DMA1
                                   ((DMA_TypeDef *) DMA1_BASE)
01189 #define DMA1_Stream0
                                   ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
01190 #define DMA1_Stream1
                                   ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
01191 #define DMA1_Stream2
                                   ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
01192 #define DMA1_Stream3
                                   ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
01193 #define DMA1_Stream4
                                   ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
01194 #define DMA1_Stream5
                                   ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
01195 #define DMA1_Stream6
                                   ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
                                   ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
((DMA_TypeDef *) DMA2_BASE)
01196 #define DMA1_Stream7
01197 #define DMA2
01198 #define DMA2_Stream0
                                   ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
01199 #define DMA2_Stream1
                                   ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
01200 #define DMA2_Stream2
                                   ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
01201 #define DMA2_Stream3
                                   ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
01202 #define DMA2_Stream4
                                   ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
01203 #define DMA2_Stream5
                                   ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
01204 #define DMA2_Stream6
                                   ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
01205 #define DMA2_Stream7
                                   ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
                                   ((ETH_TypeDef *) ETH_BASE)
((DCMI_TypeDef *) DCMI_BASE)
01206 #define ETH
01207 #define DCMI
01208 #define CRYP
                                   ((CRYP_TypeDef *) CRYP_BASE)
01209 #define HASH
                                   ((HASH_TypeDef *) HASH_BASE)
01210 #define RNG
                                   ((RNG_TypeDef *) RNG_BASE)
01211 #define FSMC_Bank1
                                   ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
01212 #define FSMC_Bank1E
                                   ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
                                   ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
01213 #define FSMC Bank2
01214 #define FSMC_Bank3
01215 #define FSMC_Bank4
                                   ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
01216 #define DBGMCU
                                   ((DBGMCU_TypeDef *) DBGMCU_BASE)
01217
01231 /*
                                 Peripheral Registers_Bits_Definition
01233
```

```
01235 /*
01236 /*
                             Analog to Digital Converter
                                                                             */
01237 /*
01239 /**************** Bit definition for ADC_SR register *********************
                                               ((uint8_t)0x01)
01240 #define ADC_SR_AWD
01241 #define ADC_SR_EOC
                                               ((uint8_t)0x02)
01242 #define ADC_SR_JEOC
                                               ((uint8_t)0x04)
01243 #define ADC_SR_JSTRT
                                               ((uint8_t)0x08)
01244 #define ADC_SR_STRT
                                               ((uint8_t)0x10)
01245 #define ADC SR OVR
                                               ((uint8 t)0x20)
01248 #define ADC_CR1_AWDCH
                                               ((uint32_t)0x0000001F)
01249 #define ADC_CR1_AWDCH_0
                                               ((uint32_t)0x00000001)
01250 #define ADC_CR1_AWDCH_1
                                               ((uint32_t)0x00000002)
01251 #define ADC_CR1_AWDCH_2
                                               ((uint32_t)0x00000004)
01252 #define ADC_CR1_AWDCH_3
                                               ((uint32 t)0x00000008)
01253 #define ADC_CR1_AWDCH_4
                                               ((uint32_t)0x00000010)
01254 #define ADC_CR1_EOCIE
                                               ((uint32_t)0x00000020)
01255 #define ADC_CR1_AWDIE
                                               ((uint32_t)0x00000040)
01256 #define ADC_CR1_JEOCIE
                                               ((uint32_t)0x00000080)
01257 #define ADC_CR1_SCAN
                                               ((uint32_t)0x00000100)
01258 #define ADC_CR1_AWDSGL
                                               ((uint32_t)0x00000200)
01259 #define ADC_CR1_JAUTO
                                               ((uint32_t)0x00000400)
01260 #define ADC_CR1_DISCEN
                                               ((uint32_t)0x00000800)
01261 #define ADC_CR1_JDISCEN
                                               ((uint32_t)0x00001000)
01262 #define ADC_CR1_DISCNUM
                                               ((uint32_t)0x0000E000)
01263 #define
             ADC_CR1_DISCNUM_0
                                               ((uint32_t)0x00002000)
01264 #define ADC_CR1_DISCNUM_1
                                               ((uint32 t)0x00004000)
01265 #define ADC CR1 DISCNUM 2
                                               ((uint32_t)0x00008000)
01266 #define ADC_CR1_JAWDEN
                                               ((uint32_t)0x00400000)
01267 #define ADC_CR1_AWDEN
                                               ((uint32_t)0x00800000)
01268 #define
             ADC_CR1_RES
                                               ((uint32_t)0x03000000)
01269 #define ADC_CR1_RES_0
                                               ((uint32_t)0x01000000)
01270 #define ADC_CR1_RES_1
                                               ((uint32_t)0x02000000)
01271 #define ADC CR1 OVRIE
                                               ((uint32 t)0x04000000)
01274 #define ADC_CR2_ADON
                                               ((uint32_t)0x00000001)
01275 #define ADC_CR2_CONT
                                               ((uint32_t)0x00000002)
01276 #define ADC_CR2_DMA
                                               ((uint32_t)0x00000100)
01277 #define ADC_CR2_DDS
                                               ((uint32_t)0x00000200)
01278 #define ADC CR2 EOCS
                                               ((uint32 t)0x00000400)
01279 #define ADC_CR2_ALIGN
                                               ((uint32_t)0x00000800)
                                               ((uint32_t)0x000F0000)
01280 #define ADC_CR2_JEXTSEL
01281 #define ADC_CR2_JEXTSEL_0
                                               ((uint32_t)0x00010000)
01282 #define ADC_CR2_JEXTSEL_1
                                               ((uint32_t)0x00020000)
01283 #define ADC_CR2_JEXTSEL_2
                                               ((uint32_t)0x00040000)
01284 #define ADC CR2 JEXTSEL 3
                                               ((uint32 t)0x00080000)
01285 #define ADC CR2 JEXTEN
                                               ((uint32 t)0x00300000)
01286 #define ADC_CR2_JEXTEN_0
                                               ((uint32_t)0x00100000)
01287 #define
             ADC_CR2_JEXTEN_1
                                               ((uint32_t)0x00200000)
01288 #define
             ADC_CR2_JSWSTART
                                               ((uint32_t)0x00400000)
01289 #define ADC_CR2_EXTSEL
                                               ((uint32_t)0x0F000000)
01290 #define ADC_CR2_EXTSEL_0
                                               ((uint32_t)0x01000000)
01291 #define ADC_CR2_EXTSEL_1
                                               ((uint32_t)0x02000000)
01292 #define ADC_CR2_EXTSEL_2
                                               ((uint32_t)0x04000000)
01293 #define ADC_CR2_EXTSEL_3
                                               ((uint32_t)0x08000000)
01294 #define ADC_CR2_EXTEN
                                               ((uint32_t)0x30000000)
01295 #define ADC_CR2_EXTEN_0
                                               ((uint32_t)0x10000000)
01296 #define ADC_CR2_EXTEN_1
                                               ((uint32 t)0x20000000)
01297 #define ADC CR2 SWSTART
                                               ((uint32 t) 0x40000000)
01300 #define ADC_SMPR1_SMP10
                                               ((uint32_t)0x00000007)
01301 #define ADC_SMPR1_SMP10_0
                                               ((uint32_t)0x00000001)
01302 #define ADC_SMPR1_SMP10_1
                                               ((uint32_t)0x00000002)
01303 #define ADC_SMPR1_SMP10_2
                                               ((uint32_t)0x00000004)
01304 #define ADC SMPR1 SMP11
                                               ((uint32 t)0x00000038)
01305 #define ADC_SMPR1_SMP11_0
                                               ((uint32_t)0x00000008)
01306 #define ADC_SMPR1_SMP11_1
                                               ((uint32_t)0x00000010)
01307 #define ADC_SMPR1_SMP11_2
                                               ((uint32_t)0x00000020)
01308 #define
             ADC_SMPR1_SMP12
                                               ((uint32_t)0x000001C0)
01309 #define
             ADC_SMPR1_SMP12_0
                                               ((uint32_t)0x00000040)
01310 #define
                                               ((uint32_t)0x00000080)
             ADC_SMPR1_SMP12_1
             ADC_SMPR1_SMP12_2
                                               ((uint32_t)0x00000100)
01311 #define
01312 #define
                                               ((uint32_t)0x00000E00)
             ADC_SMPR1_SMP13
             ADC_SMPR1_SMP13_0
                                               ((uint32_t)0x00000200)
01313 #define
01314 #define
             ADC_SMPR1_SMP13_1
                                               ((uint32_t)0x00000400)
01315 #define
             ADC_SMPR1_SMP13_2
                                               ((uint32_t)0x00000800)
01316 #define
             ADC SMPR1 SMP14
                                               ((uint32 t)0x00007000)
01317 #define
             ADC SMPR1 SMP14 0
                                               ((uint32_t)0x00001000)
01318 #define
             ADC_SMPR1_SMP14_1
                                               ((uint32_t)0x00002000)
01319 #define
             ADC_SMPR1_SMP14_2
                                               ((uint32_t)0x00004000)
01320 #define
             ADC_SMPR1_SMP15
                                               ((uint32_t)0x00038000)
01321 #define ADC_SMPR1_SMP15_0
                                               ((uint32_t)0x00008000)
                                               ((uint32_t)0x00010000)
((uint32_t)0x00020000)
01322 #define ADC_SMPR1_SMP15_1
01323 #define ADC_SMPR1_SMP15_2
```

```
01324 #define ADC_SMPR1_SMP16
                                                  ((uint32_t)0x001C0000)
                                                  ((uint32_t)0x00040000)
              ADC_SMPR1_SMP16_0
01325 #define
01326 #define
              ADC_SMPR1_SMP16_1
                                                  ((uint32_t)0x00080000)
01327 #define
              ADC_SMPR1_SMP16_2
                                                  ((uint32_t)0x00100000)
                                                  ((uint32_t)0x00E00000)
((uint32_t)0x00200000)
01328 #define
              ADC_SMPR1_SMP17
              ADC_SMPR1_SMP17_0
01329 #define
01330 #define
              ADC_SMPR1_SMP17_1
                                                  ((uint32_t)0x00400000)
01331 #define
              ADC_SMPR1_SMP17
                                                  ((uint32_t)0x00800000)
01332 #define
              ADC_SMPR1_SMP18
                                                  ((uint32_t)0x07000000)
01333 #define
              ADC_SMPR1_SMP18_0
                                                  ((uint32_t)0x01000000)
01334 #define
              ADC_SMPR1_SMP18_1
                                                  ((uint32_t)0x02000000)
01335 #define ADC SMPR1 SMP18 2
                                                  ((uint32 t)0x04000000)
01337 /************ Bit definition for ADC_SMPR2 register
01338 #define ADC_SMPR2_SMP0
                                                  ((uint32_t)0x00000007)
01339 #define
              ADC_SMPR2_SMP0_0
                                                  ((uint32_t)0x00000001)
01340 #define
              ADC_SMPR2_SMP0_1
                                                  ((uint32_t)0x00000002)
01341 #define
              ADC SMPR2 SMP0 2
                                                  ((uint32_t)0x00000004)
              ADC_SMPR2_SMP1
                                                  ((uint32 t)0x00000038)
01342 #define
01343 #define
              ADC_SMPR2_SMP1_0
                                                  ((uint32_t)0x00000008)
                                                  ((uint32_t)0x00000010)
01344 #define
              ADC SMPR2 SMP1 1
01345 #define
              ADC_SMPR2_SMP1_2
                                                  ((uint32_t)0x00000020)
01346 #define
              ADC_SMPR2_SMP2
                                                  ((uint32_t)0x000001C0)
01347 #define
              ADC_SMPR2_SMP2_0
                                                  ((uint32_t)0x00000040)
                                                  ((uint32_t)0x00000080)
((uint32_t)0x00000100)
01348 #define
              ADC_SMPR2_SMP2_1
01349 #define
              ADC_SMPR2_SMP2_2
01350 #define
              ADC SMPR2 SMP3
                                                  ((uint32_t)0x00000E00)
01351 #define
              ADC_SMPR2_SMP3_0
                                                  ((uint32_t)0x00000200)
01352 #define
              ADC_SMPR2_SMP3_1
                                                  ((uint32_t)0x00000400)
01353 #define
              ADC_SMPR2_SMP3_2
                                                  ((uint32_t)0x00000800)
01354 #define
              ADC SMPR2 SMP4
                                                  ((uint32 t)0x00007000)
                                                  ((uint32_t)0x00001000)
01355 #define
              ADC_SMPR2_SMP4_0
01356 #define
              ADC_SMPR2_SMP4_1
                                                  ((uint32_t)0x00002000)
01357 #define
              ADC_SMPR2_SMP4_2
                                                  ((uint32_t)0x00004000)
01358 #define
              ADC_SMPR2_SMP5
                                                  ((uint32_t)0x00038000)
01359 #define
              ADC_SMPR2_SMP5_0
                                                  ((uint32_t)0x00008000)
01360 #define
              ADC SMPR2 SMP5 1
                                                  ((uint32_t)0x00010000)
              ADC_SMPR2_SMP5_2
                                                  ((uint32_t)0x00020000)
01361 #define
                                                  ((uint32_t)0x001C0000)
01362 #define
              ADC_SMPR2_SMP6
                                                  ((uint32_t)0x00040000)
01363 #define
              ADC SMPR2 SMP6 0
01364 #define
              ADC_SMPR2_SMP6_1
                                                  ((uint32_t)0x00080000)
01365 #define
              ADC_SMPR2_SMP6_2
                                                  ((uint32_t)0x00100000)
                                                  ((uint32_t)0x00E00000)
              ADC SMPR2 SMP7
01366 #define
                                                  ((uint32_t)0x00200000)
01367 #define
              ADC SMPR2 SMP7 0
                                                  ((uint32_t)0x00400000)
01368 #define
              ADC_SMPR2_SMP7_1
                                                  ((uint32_t)0x00800000)
01369 #define
              ADC_SMPR2_SMP7_2
01370 #define
              ADC_SMPR2_SMP8
                                                  ((uint32_t)0x07000000)
01371 #define
              ADC SMPR2 SMP8 0
                                                  ((uint32_t)0x01000000)
01372 #define
              ADC_SMPR2_SMP8_1
                                                  ((uint32_t)0x02000000)
01373 #define
              ADC SMPR2 SMP8 2
                                                  ((uint32 t)0x04000000)
01374 #define
              ADC SMPR2 SMP9
                                                  ((uint32 t)0x38000000)
01375 #define
              ADC_SMPR2_SMP9_0
                                                  ((uint32_t)0x08000000)
01376 #define
              ADC_SMPR2_SMP9_1
                                                  ((uint32_t)0x10000000)
01377 #define
              ADC_SMPR2_SMP9_2
                                                  ((uint32_t)0x20000000)
01379 /************** Bit definition for ADC_JOFR1 register ********************
01380 #define ADC_JOFR1_JOFFSET1
                                                  ((uint16 t)0x0FFF)
01382 /************** Bit definition for ADC_JOFR2 register
01383 #define ADC_JOFR2_JOFFSET2
                                                  ((uint16_t)0x0FFF)
01385 /***************** Bit definition for ADC_JOFR3 register ******************
01386 #define ADC_JOFR3_JOFFSET3
                                                  ((uint16_t)0x0FFF)
01388 /************** Bit definition for ADC_JOFR4 register ********************
01389 #define ADC_JOFR4_JOFFSET4
                                                  ((uint16_t)0x0FFF)
01392 #define ADC_HTR_HT
                                                  ((uint16_t)0x0FFF)
01395 #define ADC_LTR_LT
                                                  ((uint16_t)0x0FFF)
((uint32_t)0x000001F)
01398 #define ADC_SQR1_SQ13
                                                  ((uint32_t)0x00000001)
01399 #define ADC_SQR1_SQ13_0
01400 #define ADC_SQR1_SQ13_1
                                                  ((uint32_t)0x00000002)
01401 #define ADC_SQR1_SQ13_2
                                                  ((uint32_t)0x00000004)
01402 #define
              ADC_SQR1_SQ13_3
                                                  ((uint32_t)0x00000008)
01403 #define
              ADC_SQR1_SQ13_4
                                                  ((uint32_t)0x00000010)
01404 #define
              ADC_SQR1_SQ14
                                                  ((uint32_t)0x000003E0)
01405 #define
              ADC_SQR1_SQ14 0
                                                  ((uint32_t)0x00000020)
                                                  ((uint32_t)0x00000040)
              ADC_SQR1_SQ14_1
01406 #define
01407 #define
                                                  ((uint32_t)0x00000080)
              ADC_SQR1_SQ14_2
              ADC_SQR1_SQ14_3
                                                  ((uint32_t)0x00000100)
01408 #define
01409 #define
              ADC_SQR1_SQ14_4
                                                  ((uint32_t)0x00000200)
01410 #define
              ADC_SQR1_SQ15
                                                  ((uint32_t)0x00007C00)
              ADC_SQR1_SQ15_0
                                                  ((uint32 t)0x00000400)
01411 #define
01412 #define
              ADC SOR1 SO15 1
                                                  ((uint32_t)0x00000800)
01413 #define
              ADC_SQR1_SQ15_2
                                                  ((uint32_t)0x00001000)
01414 #define
              ADC_SQR1_SQ15_3
                                                  ((uint32_t)0x00002000
01415 #define
              ADC_SQR1_SQ15_4
                                                  ((uint32_t)0x00004000)
01416 #define ADC_SQR1_SQ16
                                                  ((uint32_t)0x000F8000)
01417 #define ADC_SQR1_SQ16_0
01418 #define ADC_SQR1_SQ16_1
                                                  ((uint32_t)0x00008000)
((uint32_t)0x00010000)
```

```
01419 #define
               ADC_SQR1_SQ16_2
                                                     ((uint32_t)0x00020000)
01420 #define
               ADC_SQR1_SQ16_3
                                                     ((uint32_t)0x00040000)
01421 #define
               ADC_SQR1_SQ16_4
                                                     ((uint32_t)0x00080000)
01422 #define
               ADC_SQR1_L
                                                     ((uint32_t)0x00F00000)
01423 #define
               ADC_SQR1_L_0
                                                     ((uint32_t)0x00100000)
((uint32_t)0x00200000)
01424 #define
               ADC SOR1 L 1
01425 #define
               ADC_SQR1_L_2
                                                     ((uint32_t)0x00400000)
01426 #define
               ADC_SQR1_L_3
                                                      (uint32_t) 0x00800000)
01429 #define ADC_SQR2_SQ7
                                                     ((uint32_t)0x0000001F)
01430 #define ADC_SQR2_SQ7_0
                                                     ((uint32 t)0x00000001)
               ADC_SQR2_SQ7_1
                                                     ((uint32_t)0x00000002)
01431 #define
               ADC_SQR2_SQ7_2
                                                     ((uint32_t)0x00000004)
01432 #define
01433 #define
               ADC_SQR2_SQ7_3
                                                     ((uint32_t)0x00000008)
01434 #define
               ADC_SQR2_SQ7_4
                                                     ((uint32_t)0x00000010)
01435 #define
               ADC_SQR2_SQ8
                                                     ((uint32_t)0x000003E0)
01436 #define
               ADC_SQR2_SQ8_0
                                                     ((uint32_t)0x00000020)
               ADC SOR2 SO8 1
                                                     ((uint32 t)0x00000040)
01437 #define
01438 #define
               ADC_SQR2_SQ8_2
                                                     ((uint32_t)0x00000080)
01439 #define
               ADC_SQR2_SQ8_3
                                                     ((uint32_t)0x00000100)
01440 #define
               ADC_SQR2_SQ8_4
                                                     ((uint32_t)0x00000200)
01441 #define
               ADC_SQR2_SQ9
                                                     ((uint32_t)0x00007C00)
               ADC_SQR2_SQ9_0
01442 #define
                                                     ((uint32_t)0x00000400)
                                                     ((uint32_t)0x00000800)
               ADC_SQR2_SQ9_1
01443 #define
               ADC_SQR2_SQ9_2
                                                     ((uint32_t)0x00001000)
01444 #define
01445 #define
               ADC_SQR2_SQ9_3
                                                     ((uint32_t)0x00002000)
               ADC_SQR2_SQ9_4
                                                     ((uint32_t)0x00004000)
01446 #define
01447 #define
               ADC_SQR2_SQ10
                                                     ((uint32_t)0x000F8000)
01448 #define
               ADC_SQR2_SQ10_0
                                                     ((uint32_t)0x00008000)
01449 #define
               ADC SOR2 SO10 1
                                                     ((uint32 t)0x00010000)
01450 #define
                                                     ((uint32_t)0x00020000)
               ADC SOR2 SO10 2
01451 #define
               ADC_SQR2_SQ10_3
                                                     ((uint32_t)0x00040000)
01452 #define
                                                     ((uint32_t)0x00080000)
               ADC_SQR2_SQ10_4
01453 #define
               ADC_SQR2_SQ11
                                                     ((uint32_t)0x01F00000)
01454 #define
               ADC_SQR2_SQ11_0
                                                     ((uint32_t)0x00100000)
01455 #define
               ADC_SQR2_SQ11_1
                                                     ((uint32_t)0x00200000)
                                                     ((uint32_t)0x00400000)
               ADC SOR2 SO11 2
01456 #define
                                                     ((uint32_t)0x00800000)
01457 #define
               ADC_SQR2_SQ11_3
01458 #define
               ADC_SQR2_SQ11_4
                                                     ((uint32_t)0x01000000)
01459 #define
               ADC_SQR2_SQ12
                                                     ((uint32_t)0x3E000000)
01460 #define
               ADC_SQR2_SQ12_0
                                                     ((uint32_t)0x02000000)
01461 #define
               ADC SOR2 SO12 1
                                                     ((uint32_t)0x04000000)
                                                     ((uint32_t)0x08000000)
               ADC_SQR2_SQ12_2
01462 #define
               ADC_SQR2_SQ12_3
                                                     ((uint32_t)0x10000000)
01463 #define
01464 #define ADC_SQR2_SQ12_4
                                                     ((uint32_t)0x20000000)
01466 /***********
                           Bit definition for ADC_SQR3 register *******
01467 #define ADC_SQR3_SQ1
                                                     ((uint32_t)0x0000001F)
01468 #define
               ADC_SQR3_SQ1_0
                                                     ((uint32_t)0x00000001)
01469 #define
               ADC SOR3 SO1 1
                                                     ((uint32 t)0x00000002)
01470 #define
               ADC SOR3 SO1 2
                                                     ((uint32 t) 0x00000004)
01471 #define
               ADC_SQR3_SQ1_3
                                                     ((uint32_t)0x00000008)
01472 #define
               ADC_SQR3_SQ1_4
                                                     ((uint32_t)0x00000010)
01473 #define
               ADC_SQR3_SQ2
                                                     ((uint32_t)0x000003E0)
01474 #define
               ADC SOR3 SO2 0
                                                     ((uint32_t)0x00000020)
                                                     ((uint32_t)0x00000040)
01475 #define
               ADC_SQR3_SQ2_1
               ADC_SQR3_SQ2_2
                                                     ((uint32_t)0x00000080)
01476 #define
01477 #define
                                                     ((uint32_t)0x00000100)
               ADC_SQR3_SQ2_3
               ADC_SQR3_SQ2_4
                                                     ((uint32_t)0x00000200)
01478 #define
01479 #define
               ADC_SQR3_SQ3
                                                     ((uint32_t)0x00007C00)
01480 #define
               ADC_SQR3_SQ3_0
                                                     ((uint32_t)0x00000400)
                                                     ((uint32_t)0x00000800)
01481 #define
               ADC_SQR3_SQ3_1
                                                     ((uint32_t)0x00001000)
01482 #define
               ADC_SQR3_SQ3_2
01483 #define
               ADC_SQR3_SQ3_3
                                                     ((uint32_t)0x00002000)
01484 #define
               ADC_SQR3_SQ3_4
                                                     ((uint32_t)0x00004000)
01485 #define
               ADC_SQR3_SQ4
                                                     ((uint32_t)0x000F8000)
01486 #define
               ADC_SQR3_SQ4_0
                                                     ((uint32_t)0x00008000)
01487 #define
               ADC_SQR3_SQ4_1
                                                     ((uint32_t)0x00010000)
                                                     ((uint32 t) 0x00020000)
01488 #define
               ADC SOR3 SO4 2
01489 #define
                                                     ((uint32_t)0x00040000)
               ADC SOR3 SO4 3
01490 #define
               ADC_SQR3_SQ4_4
                                                     ((uint32_t)0x00080000)
01491 #define
               ADC_SQR3_SQ5
                                                     ((uint32_t)0x01F00000)
01492 #define
               ADC_SQR3_SQ5_0
                                                     ((uint32_t)0x00100000)
01493 #define
               ADC_SQR3_SQ5_1
                                                     ((uint32_t)0x00200000)
                                                     ((uint32_t)0x00400000)
01494 #define
               ADC_SQR3_SQ5_2
               ADC_SQR3_SQ5_3
                                                     ((uint32_t)0x00800000)
01495 #define
                                                     ((uint32_t)0x01000000)
01496 #define
               ADC SOR3 SO5 4
               ADC_SQR3_SQ6
01497 #define
                                                     ((uint32_t)0x3E000000)
01498 #define
               ADC_SQR3_SQ6_0
                                                     ((uint32_t)0x02000000)
01499 #define
               ADC_SQR3_SQ6_1
                                                     ((uint32_t)0x04000000)
               ADC SOR3 SO6 2
                                                     ((uint32 t)0x08000000)
01500 #define
01501 #define
               ADC SOR3 SO6 3
                                                     ((uint32_t)0x10000000)
01502 #define
               ADC_SQR3_SQ6_4
                                                     ((uint32_t)0x20000000)
01504 /***********
                            Bit definition for ADC_JSQR register *******
01505 #define ADC_JSQR_JSQ1
                                                     ((uint32_t)0x0000001F)
01506 #define ADC_JSQR_JSQ1_0
                                                     ((uint32_t)0x00000001)
01507 #define ADC_JSQR_JSQ1_1
01508 #define ADC_JSQR_JSQ1_2
                                                    ((uint32_t)0x00000002)
((uint32_t)0x00000004)
```

```
01509 #define ADC_JSQR_JSQ1_3
                                            ((uint32_t)0x00000008)
01510 #define ADC_JSQR_JSQ1_4
                                            ((uint32_t)0x00000010)
01511 #define
             ADC_JSQR_JSQ2
                                            ((uint32_t)0x000003E0)
01512 #define
            ADC_JSQR_JSQ2_0
                                            ((uint32_t)0x00000020)
                                            ((uint32_t)0x00000040)
((uint32_t)0x00000080)
01513 #define
             ADC_JSQR_JSQ2_1
01514 #define
            ADC JSOR JSO2 2
01515 #define
            ADC_JSQR_JSQ2_3
                                            ((uint32_t)0x00000100)
                                            ((uint32_t)0x00000200)
01516 #define
            ADC_JSQR_JSQ2_4
01517 #define ADC_JSQR_JSQ3
                                            ((uint32_t)0x00007C00)
01518 #define
            ADC_JSQR_JSQ3_0
                                            ((uint32_t)0x00000400)
01519 #define ADC_JSQR_JSQ3_1
                                            ((uint32_t)0x00000800)
01520 #define ADC JSOR JSO3 2
                                            ((uint32_t)0x00001000)
01521 #define ADC_JSQR_JSQ3_3
                                            ((uint32_t)0x00002000)
01522 #define
                                            ((uint32_t)0x00004000)
            ADC_JSQR_JSQ3_4
01523 #define
            ADC_JSQR_JSQ4
                                            ((uint32_t)0x000F8000)
01524 #define ADC_JSQR_JSQ4_0
                                            ((uint32_t)0x00008000)
01525 #define ADC_JSQR_JSQ4_1
                                            ((uint32_t)0x00010000)
01526 #define ADC JSOR JSO4 2
                                            ((uint32 t)0x00020000)
01527 #define ADC_JSQR_JSQ4_3
                                            ((uint32_t)0x00040000)
01528 #define ADC_JSQR_JSQ4_4
                                            ((uint32_t)0x00080000)
01529 #define ADC_JSQR_JL
                                            ((uint32_t)0x00300000)
01530 #define ADC_JSQR_JL_0
                                            ((uint32_t)0x00100000)
01531 #define ADC_JSQR_JL_1
                                            ((uint32 t)0x00200000)
01533 /***************** Bit definition for ADC_JDR1 register *******************
01534 #define ADC_JDR1_JDATA
                                            ((uint16_t)0xFFFF)
01537 #define ADC_JDR2_JDATA
                                            ((uint16_t)0xFFFF)
01540 #define ADC_JDR3_JDATA
                                            ((uint16 t)0xFFFF)
01543 #define ADC JDR4 JDATA
                                            ((uint16 t)0xFFFF)
01545 /********************* Bit definition for ADC_DR register *****************
01546 #define ADC_DR_DATA
                                            ((uint32_t)0x0000FFFF)
01547 #define ADC_DR_ADC2DATA
                                            ((uint32_t)0xFFFF0000)
((uint32_t)0x00000001)
((uint32_t)0x00000002)
01550 #define ADC_CSR_AWD1
01551 #define ADC_CSR_EOC1
01552 #define ADC_CSR_JEOC1
                                            ((uint32_t)0x00000004)
01553 #define ADC_CSR_JSTRT1
                                            ((uint32_t)0x00000008)
01554 #define ADC_CSR_STRT1
                                            ((uint32_t)0x00000010)
01555 #define ADC_CSR_DOVR1
                                            ((uint32_t)0x00000020)
                                            ((uint32_t)0x00000100)
01556 #define ADC CSR AWD2
01557 #define ADC_CSR_EOC2
                                            ((uint32_t)0x00000200)
                                            ((uint32_t)0x00000400)
01558 #define ADC_CSR_JEOC2
                                            ((uint32_t)0x00000800)
01559 #define ADC_CSR_JSTRT2
01560 #define ADC_CSR_STRT2
                                            ((uint32_t)0x00001000)
01561 #define ADC_CSR_DOVR2
                                            ((uint32_t)0x00002000)
01562 #define
            ADC CSR AWD3
                                            ((uint32_t)0x00010000)
01563 #define ADC CSR EOC3
                                            ((uint32 t)0x00020000)
01564 #define ADC CSR JEOC3
                                            ((uint32 t)0x00040000)
01565 #define ADC_CSR_JSTRT3
                                            ((uint32_t)0x00080000)
01566 #define ADC_CSR_STRT3
                                            ((uint32_t)0x00100000)
01567 #define ADC_CSR_DOVR3
                                            ((uint32_t)0x00200000)
((uint32_t)0x0000001F)
01571 #define ADC_CCR_MULTI_0
                                            ((uint32_t)0x00000001)
                                            ((uint32_t)0x00000002)
01572 #define ADC_CCR_MULTI_1
01573 #define ADC_CCR_MULTI_2
                                            ((uint32_t)0x00000004)
01574 #define ADC_CCR_MULTI_3
                                            ((uint32_t)0x00000008)
01575 #define ADC_CCR_MULTI_4
                                            ((uint32_t)0x00000010)
01576 #define ADC_CCR_DELAY
                                            ((uint32_t)0x00000F00)
                                            ((uint32_t)0x00000100)
01577 #define ADC CCR DELAY 0
01578 #define ADC_CCR_DELAY_1
                                            ((uint32_t)0x00000200)
                                            ((uint32_t)0x00000400)
01579 #define ADC CCR DELAY 2
01580 #define
            ADC_CCR_DELAY_3
                                            ((uint32_t)0x00000800)
01581 #define ADC_CCR_DDS
                                            ((uint32_t)0x00002000)
01582 #define ADC CCR DMA
                                            ((uint32_t)0x0000C000)
01583 #define ADC_CCR_DMA_0
                                            ((uint32 t)0x00004000)
01584 #define ADC_CCR_DMA_1
                                            ((uint32_t)0x00008000)
01585 #define ADC_CCR_ADCPRE
                                            ((uint32_t)0x00030000)
01586 #define ADC_CCR_ADCPRE_0
                                            ((uint32_t)0x00010000)
01587 #define ADC_CCR_ADCPRE_1
                                            ((uint32_t)0x00020000)
01588 #define ADC_CCR_VBATE
                                            ((uint32_t)0x00400000)
01589 #define ADC_CCR_TSVREFE
                                            ((uint32 t)0x00800000)
01592 #define ADC_CDR_DATA1
                                          ((uint32_t)0x0000FFFF)
01593 #define ADC_CDR_DATA2
                                           ((uint32_t)0xFFFF0000)
01596 /*
01597 /*
                            Controller Area Network
01598 /*
01602 #define CAN_MCR_INRQ
                                            ((uint16_t)0x0001)
01603 #define CAN_MCR_SLEEP
                                            ((uint16_t)0x0002)
01604 #define CAN MCR TXFP
                                            ((uint16_t)0x0004)
01605 #define CAN_MCR_RFLM
                                            ((uint16 t)0x0008)
```

```
((uint16_t)0x0010)
01606 #define CAN_MCR_NART
01607 #define
             CAN_MCR_AWUM
                                               ((uint16_t)0x0020)
01608 #define
             CAN_MCR_ABOM
                                               ((uint16_t)0x0040)
01609 #define
             CAN_MCR_TTCM
                                               ((uint16_t)0x0080)
01610 #define CAN MCR RESET
                                               ((uint16 t)0x8000)
01612 /******************* Bit definition for CAN_MSR register ******************
01613 #define CAN_MSR_INAK
                                               ((uint16_t)0x0001)
01614 #define
             CAN_MSR_SLAK
                                               ((uint16_t)0x0002)
01615 #define CAN_MSR_ERRI
                                                ((uint16_t)0x0004)
01616 #define
             CAN MSR WKUI
                                               ((uint16 t)0x0008)
01617 #define CAN_MSR_SLAKI
                                               ((uint16 t)0x0010)
01618 #define CAN MSR TXM
                                               ((uint16 t)0x0100)
01619 #define CAN_MSR_RXM
                                               ((uint16_t)0x0200)
01620 #define CAN_MSR_SAMP
                                               ((uint16_t)0x0400)
01621 #define CAN_MSR_RX
                                                ((uint16_t)0x0800)
((uint32_t)0x0000001)
01624 #define CAN_TSR_RQCP0
                                               ((uint32_t)0x00000002)
01625 #define CAN TSR TXOK0
01626 #define CAN_TSR_ALST0
                                               ((uint32_t)0x00000004)
01627 #define
             CAN_TSR_TERR0
                                               ((uint32_t)0x00000008)
01628 #define
             CAN_TSR_ABRQ0
                                                ((uint32_t)0x00000080)
01629 #define
             CAN_TSR_RQCP1
                                                ((uint32_t)0x00000100)
01630 #define CAN_TSR_TXOK1
                                               ((uint32_t)0x00000200)
01631 #define
                                               ((uint32 t)0x00000400)
             CAN TSR ALST1
01632 #define CAN_TSR_TERR1
                                               ((uint32_t)0x00000800)
01633 #define
             CAN_TSR_ABRQ1
                                               ((uint32_t)0x00008000)
01634 #define
             CAN_TSR_RQCP2
                                               ((uint32_t)0x00010000)
01635 #define CAN_TSR_TXOK2
                                               ((uint32_t)0x00020000)
01636 #define
             CAN_TSR_ALST2
                                               ((uint32_t)0x00040000)
01637 #define CAN TSR TERR2
                                               ((uint32 t)0x00080000)
01638 #define
             CAN TSR ABRO2
                                               ((uint32_t)0x00800000)
01639 #define
             CAN_TSR_CODE
                                               ((uint32_t)0x03000000)
01641 #define
                                               ((uint32_t)0x1C000000)
             CAN_TSR_TME
01642 #define
             CAN_TSR_TME0
                                               ((uint32_t)0x04000000)
01643 #define
             CAN_TSR_TME1
                                               ((uint32_t)0x08000000)
01644 #define
             CAN_TSR_TME2
                                               ((uint32_t)0x10000000)
                                               ((uint32_t)0xE0000000)
             CAN TSR LOW
01646 #define
01647 #define
             CAN_TSR_LOW0
                                               ((uint32_t)0x20000000)
01648 #define
             CAN_TSR_LOW1
                                               ((uint32_t)0x40000000)
01649 #define CAN_TSR_LOW2
                                                (uint32_t) 0x80000000)
01652 #define CAN_RFOR_FMP0
                                               ((uint8_t)0x03)
01653 #define CAN REOR FULLO
                                               ((uint.8 t).0x08)
01654 #define CAN_RF0R_FOVR0
                                               ((uint8_t)0x10)
01655 #define CAN_RF0R_RFOM0
                                               ((uint8_t)0x20)
01657 /*************** Bit definition for CAN_RF1R register
01658 #define CAN_RF1R_FMP1
                                               ((uint8_t)0x03)
01659 #define CAN_RF1R_FULL1
                                               ((uint8 t)0x08)
01660 #define CAN RF1R FOVR1
                                               ((uint8_t)0x10)
01661 #define CAN RF1R RF0M1
                                               ((uint8 t)0x20)
01663 /*************** Bit definition for CAN_IER register
01664 #define CAN_IER_TMEIE
                                               ((uint32_t)0x00000001)
01665 #define CAN_IER_FMPIE0
                                               ((uint32_t)0x00000002)
01666 #define CAN_IER_FFIE0
                                               ((uint32_t)0x00000004)
01667 #define CAN_IER_FOVIE0
                                               ((uint32_t)0x00000008)
01668 #define CAN_IER_FMPIE1
                                               ((uint32_t)0x00000010)
                                               ((uint32_t)0x00000020)
01669 #define CAN_IER_FFIE1
                                               ((uint32_t)0x00000040)
01670 #define CAN_IER_FOVIE1
01671 #define CAN_IER_EWGIE
                                               ((uint32_t)0x00000100)
01672 #define
             CAN_IER_EPVIE
                                               ((uint32_t)0x00000200)
             CAN_IER_BOFIE
01673 #define
                                               ((uint32 t)0x00000400)
01674 #define
             CAN IER LECIE
                                               ((uint32_t)0x00000800)
01675 #define CAN_IER_ERRIE
                                               ((uint32_t)0x00008000)
01676 #define
             CAN_IER_WKUIE
                                               ((uint32_t)0x00010000)
01677 #define
             CAN_IER_SLKIE
                                                ((uint32 t)0x00020000)
((uint32_t)0x0000001)
01680 #define CAN ESR EWGF
01681 #define CAN ESR EPVF
                                               ((uint32 t)0x00000002)
01682 #define CAN_ESR_BOFF
                                               ((uint32_t)0x00000004)
01684 #define CAN_ESR_LEC
                                               ((uint32_t)0x00000070)
01685 #define CAN_ESR_LEC_0
                                               ((uint32_t)0x00000010)
01686 #define
             CAN_ESR_LEC_1
                                               ((uint32_t)0x00000020)
01687 #define CAN_ESR_LEC_2
                                               ((uint32_t)0x00000040)
01689 #define CAN ESR TEC
                                               ((uint32_t)0x00FF0000)
                                                ((uint32_t)0xFF000000)
01690 #define CAN ESR REC
01693 #define CAN_BTR_BRP
                                               ((uint32_t)0x000003FF)
01694 #define CAN_BTR_TS1
                                                ((uint32_t)0x000F0000)
01695 #define
             CAN BTR TS2
                                               ((uint32_t)0x00700000)
01696 #define CAN BTR SJW
                                               ((uint32 t)0x03000000)
01697 #define
             CAN BTR LBKM
                                               ((uint32_t)0x40000000)
01698 #define CAN_BTR_SILM
                                                ((uint32_t)0x80000000)
01702 #define CAN_TIOR_TXRQ
                                               ((uint32_t)0x00000001)
01703 #define CAN_TIOR_RTR
                                               ((uint32_t)0x00000002)
01704 #define CAN_TIOR_IDE 01705 #define CAN_TIOR_EXID
                                               ((uint32_t)0x00000004)
((uint32_t)0x001FFFF8)
```

```
01706 #define CAN_TIOR_STID
                                            ((uint32 t)0xFFE00000)
01708 /**************** Bit definition for CAN_TDTOR register
01709 #define CAN_TDTOR_DLC
                                            ((uint32_t)0x0000000F)
01710 #define CAN_TDTOR_TGT
                                            ((uint32_t)0x00000100)
01711 #define CAN TDTOR TIME
                                            ((uint32 t)0xFFFF0000)
01713 /************ Bit definition for CAN_TDLOR register
                                            ((uint32_t)0x000000FF)
01714 #define CAN_TDLOR_DATA0
01715 #define CAN_TDLOR_DATA1
                                            ((uint32_t)0x0000FF00)
01716 #define CAN_TDLOR_DATA2
                                            ((uint32_t)0x00FF0000)
01717 #define CAN TDLOR DATA3
                                            ((uint32 t) 0xFF000000)
01720 #define CAN_TDHOR_DATA4
                                            ((uint32_t)0x000000FF)
01721 #define CAN_TDHOR_DATA5
                                            ((uint32_t)0x0000FF00)
01722 #define CAN_TDHOR_DATA6
                                            ((uint32_t)0x00FF0000)
01723 #define CAN_TDHOR_DATA7
                                            ((uint32_t)0xFF000000)
((uint32_t)0x00000001)
01726 #define CAN_TI1R_TXRQ
01727 #define CAN TI1R RTR
                                            ((uint32 t)0x00000002)
01728 #define CAN_TI1R_IDE
                                            ((uint32_t)0x00000004)
01729 #define CAN_TI1R_EXID
                                            ((uint32_t)0x001FFFF8)
01730 #define CAN_TI1R_STID
                                            ((uint32_t)0xFFE00000)
((uint32_t)0x000000F)
01733 #define CAN TDT1R DLC
01734 #define CAN_TDT1R_TGT
                                            ((uint32 t)0x00000100)
01735 #define CAN_TDT1R_TIME
                                            ((uint32_t)0xFFFF0000)
01737 /***************** Bit definition for CAN_TDL1R register
01738 #define CAN_TDL1R_DATA0
                                            ((uint32_t)0x000000FF)
01739 #define CAN_TDL1R_DATA1
                                            ((uint32_t)0x0000FF00)
01740 #define CAN_TDL1R_DATA2
                                            ((uint32_t)0x00FF0000)
01741 #define CAN TDL1R DATA3
                                            ((uint32 t)0xFF000000)
01744 #define CAN_TDH1R_DATA4
                                            ((uint32_t)0x000000FF)
01745 #define CAN_TDH1R_DATA5
                                            ((uint32_t)0x0000FF00)
01746 #define CAN_TDH1R_DATA6
                                            ((uint32_t)0x00FF0000)
01747 #define CAN_TDH1R_DATA7
                                            ((uint32 t)0xFF000000)
01749 /*************************** Bit definition for CAN_TI2R register ***************************
                                            ((uint32_t)0x00000001)
01750 #define CAN_TI2R_TXRQ
01751 #define CAN_TI2R_RTR
                                            ((uint32_t)0x00000002)
01752 #define CAN_TI2R_IDE
                                            ((uint32_t)0x00000004)
01753 #define CAN_TI2R_EXID
                                            ((uint32_t)0x001FFFF8
01754 #define CAN_TI2R_STID
                                            ((uint32 t)0xFFE00000)
01756 /*********** Bit definition for CAN TDT2R register ***********************
01757 #define CAN_TDT2R_DLC
                                            ((uint32_t)0x000000F)
01758 #define CAN_TDT2R_TGT
                                            ((uint32_t)0x00000100)
01759 #define CAN_TDT2R_TIME
                                            ((uint32_t)0xFFFF0000)
01762 #define CAN_TDL2R_DATA0
                                            ((uint32_t)0x000000FF)
01763 #define CAN_TDL2R_DATA1
                                            ((uint32_t)0x0000FF00)
01764 #define CAN TDL2R DATA2
                                            ((uint32 t)0x00FF0000)
01765 #define CAN_TDL2R_DATA3
                                            ((uint32 t) 0xFF000000)
01767 /****************** Bit definition for CAN_TDH2R register
01768 #define CAN_TDH2R_DATA4
                                            ((uint32_t)0x000000FF)
01769 #define CAN_TDH2R_DATA5
                                            ((uint32_t)0x0000FF00)
01770 #define CAN_TDH2R_DATA6
                                            ((uint32_t)0x00FF0000)
01771 #define CAN TDH2R DATA7
                                            ((uint32 t)0xFF000000)
01774 #define CAN_RIOR_RTR
                                            ((uint32_t)0x00000002)
01775 #define CAN_RIOR_IDE
                                            ((uint32 t) 0x00000004)
01776 #define CAN_RIOR_EXID
                                            ((uint32_t)0x001FFFF8)
01777 #define CAN_RIOR_STID
                                            ((uint32 t)0xFFE00000)
01779 /****************** Bit definition for CAN_RDTOR register ****************
01780 #define CAN_RDTOR_DLC
                                            ((uint32_t)0x000000F)
01781 #define CAN_RDTOR_FMI
                                            ((uint32_t)0x0000FF00)
01782 #define CAN_RDTOR_TIME
                                            ((uint32 t)0xFFFF0000)
01785 #define CAN_RDLOR_DATA0
                                            ((uint32_t)0x000000FF)
01786 #define CAN_RDLOR_DATA1
                                            ((uint32_t)0x0000FF00)
01787 #define CAN RDLOR DATA2
                                            ((uint32 t)0x00FF0000)
01788 #define CAN_RDLOR_DATA3
                                            ((uint32_t)0xFF000000)
01790 /***************** Bit definition for CAN_RDHOR register
01791 #define CAN_RDH0R_DATA4
                                            ((uint32_t)0x000000FF)
01792 #define CAN RDHOR DATA5
                                            ((uint32_t)0x0000FF00)
01793 #define CAN_RDHOR_DATA6
                                            ((uint32_t)0x00FF0000)
01794 #define CAN RDHOR DATA7
                                            ((uint32 t)0xFF000000)
01796 /************** Bit definition for CAN_RIIR register
                                            ((uint32_t)0x00000002)
01797 #define CAN_RI1R_RTR
01798 #define CAN_RI1R_IDE
                                            ((uint32_t)0x00000004)
01799 #define CAN_RI1R_EXID
                                            ((uint32_t)0x001FFFF8)
01800 #define CAN_RIIR_STID
                                            ((uint32 t) 0xFFE00000)
01802 /****************** Bit definition for CAN_RDT1R register *****************
01803 #define CAN_RDT1R_DLC
                                            ((uint32_t)0x000000F)
01804 #define CAN_RDT1R_FMI
                                            ((uint32_t)0x0000FF00)
01805 #define CAN_RDT1R_TIME
                                            ((uint32 t)0xFFFF0000)
01808 #define CAN_RDL1R_DATA0
                                            ((uint32_t)0x000000FF)
                                            ((uint32_t)0x0000FF00)
((uint32_t)0x00FF0000)
01809 #define CAN RDL1R DATA1
01810 #define CAN_RDL1R_DATA2
```

```
01811 #define CAN_RDL1R_DATA3
                                                   ((uint32_t)0xFF000000)
01813 /*************** Bit definition for CAN_RDH1R register ******************/
01814 #define CAN_RDH1R_DATA4
                                                   ((uint32_t)0x000000FF)
01815 #define CAN_RDH1R_DATA5
                                                   ((uint32_t)0x0000FF00)
01816 #define CAN RDH1R DATA6
                                                   ((uint32_t)0x00FF0000)
((uint32_t)0xFF000000)
01817 #define CAN RDH1R DATA7
01820 /***************** Bit definition for CAN_FMR register *******************
01821 #define CAN_FMR_FINIT
                                                   ((uint8_t)0x01)
01824 #define CAN FM1R FBM
                                                   ((uint16_t)0x3FFF)
01825 #define CAN_FM1R_FBM0
                                                   ((uint16 t)0x0001)
01826 #define CAN FM1R FBM1
                                                   ((uint16 t)0x0002)
01827 #define CAN_FM1R_FBM2
                                                   ((uint16_t)0x0004)
01828 #define CAN_FM1R_FBM3
                                                   ((uint16_t)0x0008)
01829 #define
              CAN_FM1R_FBM4
                                                   ((uint16_t)0x0010)
01830 #define
              CAN_FM1R_FBM5
                                                   ((uint16_t)0x0020)
01831 #define
              CAN FM1R FBM6
                                                   ((uint16 t)0x0040)
              CAN FM1R FBM7
01832 #define
                                                   ((uint16 t)0x0080)
01833 #define
              CAN_FM1R_FBM8
                                                   ((uint16_t)0x0100)
01834 #define
              CAN_FM1R_FBM9
                                                   ((uint16_t)0x0200)
01835 #define
              CAN_FM1R_FBM10
                                                   ((uint16_t)0x0400)
01836 #define
              CAN_FM1R_FBM11
                                                   ((uint16_t)0x0800)
01837 #define CAN_FM1R_FBM12
                                                   ((uint16 t)0x1000)
01838 #define CAN FM1R FBM13
                                                   ((uint.16 t).0x2000)
01840 /****************************** Bit definition for CAN_FS1R register 01841 #define CAN_FS1R_FSC ((uint16_t)0x3
                                                   ((uint16_t)0x3FFF)
01842 #define CAN_FS1R_FSC0
                                                   ((uint16_t)0x0001)
01843 #define CAN_FS1R_FSC1
                                                   ((uint16_t)0x0002)
01844 #define CAN_FS1R_FSC2
                                                   ((uint16_t)0x0004)
01845 #define CAN FS1R FSC3
                                                   ((uint16 t)0x0008)
01846 #define CAN FS1R FSC4
                                                   ((uint16 t)0x0010)
01847 #define
              CAN_FS1R_FSC5
                                                   ((uint16_t)0x0020)
01848 #define
              CAN_FS1R_FSC6
                                                   ((uint16_t)0x0040)
01849 #define
              CAN_FS1R_FSC7
                                                   ((uint16_t)0x0080)
01850 #define
              CAN_FS1R_FSC8
                                                   ((uint16_t)0x0100)
01851 #define
              CAN_FS1R_FSC9
                                                   ((uint16_t)0x0200)
              CAN FS1R FSC10
01852 #define
                                                   ((uint16 t)0x0400)
01853 #define CAN_FS1R_FSC11
                                                   ((uint16_t)0x0800)
01854 #define
              CAN_FS1R_FSC12
                                                   ((uint16_t)0x1000)
01855 #define CAN_FS1R_FSC13
                                                   ((uint16_t)0x2000)
01858 #define CAN_FFA1R_FFA
                                                   ((uint16_t)0x3FFF)
01859 #define CAN FFA1R FFA0
                                                   ((uint.16 t).0x0001)
01860 #define CAN_FFA1R_FFA1
                                                   ((uint16_t)0x0002)
01861 #define
              CAN_FFA1R_FFA2
                                                   ((uint16_t)0x0004)
01862 #define
              CAN_FFA1R_FFA3
                                                   ((uint16_t)0x0008)
01863 #define CAN_FFA1R_FFA4
                                                   ((uint16_t)0x0010)
01864 #define
              CAN FFA1R FFA5
                                                   ((uint16_t)0x0020)
01865 #define
              CAN FFA1R FFA6
                                                   ((uint16 t)0x0040)
01866 #define
              CAN FFA1R FFA7
                                                   ((uint16 t)0x0080)
01867 #define
              CAN_FFA1R_FFA8
                                                   ((uint16_t)0x0100)
01868 #define
              CAN_FFA1R_FFA9
                                                   ((uint16_t)0x0200)
01869 #define
              CAN_FFA1R_FFA10
                                                   ((uint16_t)0x0400)
01870 #define CAN_FFA1R_FFA11
                                                   ((uint16_t)0x0800)
01871 #define CAN_FFA1R_FFA12
                                                   ((uint16_t)0x1000)
01872 #define CAN_FFA1R_FFA13
                                                    (uint16 t)0x2000)
01874 /*************** Bit definition for CAN_FA1R register
01875 #define CAN_FA1R_FACT
                                                   ((uint16_t)0x3FFF)
01876 #define CAN_FA1R_FACT0
                                                   ((uint16_t)0x0001)
01877 #define
              CAN_FA1R_FACT1
                                                   ((uint16_t)0x0002)
              CAN_FA1R_FACT2
01878 #define
                                                   ((uint16 t)0x0004)
01879 #define
              CAN FA1R FACT3
                                                   ((uint16 t)0x0008)
01880 #define
              CAN_FA1R_FACT4
                                                   ((uint16_t)0x0010)
01881 #define
               CAN_FA1R_FACT5
                                                   ((uint16_t)0x0020)
01882 #define
              CAN_FA1R_FACT6
                                                   ((uint16_t)0x0040)
01883 #define
              CAN_FA1R_FACT7
                                                   ((uint16_t)0x0080)
01884 #define
              CAN FA1R FACT8
                                                   ((uint16 t)0x0100)
              CAN FA1R FACT9
01885 #define
                                                   ((uint16 t)0x0200)
01886 #define CAN_FA1R_FACT10
                                                   ((uint16 t)0x0400)
01887 #define CAN_FA1R_FACT11
                                                   ((uint16_t)0x0800)
01888 #define CAN_FA1R_FACT12
                                                   ((uint16_t)0x1000)
01889 #define CAN_FA1R_FACT13
                                                   ((uint16 t)0x2000)
01891 /************* Bit definition for CAN_FOR1 register **********************
                                                   ((uint32_t)0x00000001)
01892 #define CAN_FOR1_FB0
                                                   ((uint32_t)0x00000002)
01893 #define CAN_FOR1_FB1
01894 #define CAN_FOR1_FB2
                                                   ((uint32_t)0x00000004)
              CAN_FOR1_FB3
                                                   ((uint32_t)0x00000008)
01895 #define
01896 #define
              CAN_FOR1_FB4
                                                   ((uint32_t)0x00000010)
01897 #define
              CAN_FOR1_FB5
                                                   ((uint32_t)0x00000020)
              CAN_FOR1_FB6
01898 #define
                                                   ((uint32 t)0x00000040)
01899 #define
              CAN FOR1 FB7
                                                   ((uint32_t)0x00000080)
01900 #define
              CAN_FOR1_FB8
                                                   ((uint32_t)0x00000100)
01901 #define
               CAN_FOR1_FB9
                                                   ((uint32_t)0x00000200
01902 #define
              CAN_FOR1_FB10
                                                   ((uint32_t)0x00000400)
01903 #define
              CAN_FOR1_FB11
                                                   ((uint32_t)0x00000800)
                                                   ((uint32_t)0x00001000)
((uint32_t)0x00002000)
01904 #define
              CAN FOR1 FB12
01905 #define CAN_FOR1_FB13
```

```
01906 #define
               CAN_FOR1_FB14
                                                      ((uint32_t)0x00004000)
01907 #define
               CAN_FOR1_FB15
                                                      ((uint32_t)0x00008000)
01908 #define
               CAN_FOR1_FB16
                                                      ((uint32_t)0x00010000)
               CAN_FOR1_FB17
01909 #define
                                                      ((uint32_t)0x00020000)
               CAN_FOR1_FB18
                                                      ((uint32_t)0x00040000)
((uint32_t)0x00080000)
01910 #define
               CAN_FOR1_FB19
01911 #define
01912 #define
               CAN_FOR1_FB20
                                                      ((uint32_t)0x00100000)
01913 #define
               CAN_FOR1_FB21
                                                      ((uint32_t)0x00200000)
01914 #define
               CAN_FOR1_FB22
                                                      ((uint32_t)0x00400000)
               CAN_FOR1_FB23
CAN_FOR1_FB24
01915 #define
                                                      ((uint32_t)0x00800000)
01916 #define
                                                      ((uint32_t)0x01000000)
               CAN_FOR1_FB25
                                                      ((uint32_t)0x02000000)
01917 #define
01918 #define
               CAN_FOR1_FB26
                                                      ((uint32_t)0x04000000)
               CAN_FOR1_FB27
01919 #define
                                                      ((uint32_t)0x08000000)
01920 #define
               CAN_FOR1_FB28
                                                      ((uint32_t)0x10000000)
01921 #define
               CAN_FOR1_FB29
                                                      ((uint32_t)0x20000000)
01922 #define
               CAN_FOR1_FB30
                                                      ((uint32 t)0x40000000)
               CAN_FOR1_FB31
                                                      ((uint32 t)0x80000000)
01923 #define
01925 /*****
               ******** Bit definition for CAN_F1R1 register ******
               CAN_F1R1_FB0
01926 #define
                                                      ((uint32_t)0x00000001)
01927 #define
               CAN_F1R1_FB1
                                                      ((uint32_t)0x00000002)
               CAN_F1R1_FB2
CAN_F1R1_FB3
01928 #define
                                                      ((uint32_t)0x00000004)
01929 #define
                                                      ((uint32_t)0x00000008)
               CAN_F1R1_FB4
                                                      ((uint32_t)0x00000010)
((uint32_t)0x00000020)
01930 #define
               CAN_F1R1_FB5
01931 #define
01932 #define
               CAN_F1R1_FB6
                                                      ((uint32_t)0x00000040)
01933 #define
               CAN_F1R1_FB7
                                                      ((uint32_t)0x00000080)
01934 #define
               CAN_F1R1_FB8
                                                      ((uint32_t)0x00000100)
01935 #define
               CAN_F1R1_FB9
                                                      ((uint32_t)0x00000200)
               CAN_F1R1_FB10
01936 #define
                                                      ((uint32_t)0x00000400)
                                                      ((uint32_t)0x00000800)
01937 #define
               CAN_F1R1_FB11
01938 #define
               CAN_F1R1_FB12
                                                      ((uint32_t)0x00001000)
01939 #define
               CAN_F1R1_FB13
                                                      ((uint32_t)0x00002000)
01940 #define
               CAN_F1R1_FB14
                                                      ((uint32_t)0x00004000)
01941 #define
               CAN_F1R1_FB15
                                                      ((uint32_t)0x00008000)
               CAN_F1R1_FB16
01942 #define
                                                      ((uint32_t)0x00010000)
               CAN_F1R1_FB17
                                                      ((uint32_t)0x00020000)
01943 #define
               CAN_F1R1_FB18
                                                      ((uint32_t)0x00040000)
01944 #define
                                                      ((uint32_t)0x00080000)
01945 #define
               CAN_F1R1_FB19
01946 #define
               CAN_F1R1_FB20
                                                      ((uint32_t)0x00100000)
01947 #define
               CAN_F1R1_FB21
                                                      ((uint32_t)0x00200000)
               CAN_F1R1_FB22
                                                      ((uint32_t)0x00400000)
01948 #define
                                                      ((uint32_t)0x00800000)
((uint32_t)0x01000000)
               CAN_F1R1_FB23
01949 #define
01950 #define
               CAN_F1R1_FB24
               CAN_F1R1_FB25
                                                      ((uint32_t)0x02000000)
01951 #define
01952 #define
               CAN_F1R1_FB26
                                                      ((uint32_t)0x04000000)
01953 #define
               CAN_F1R1_FB27
                                                      ((uint32_t)0x08000000)
01954 #define
               CAN_F1R1_FB28
                                                      ((uint32_t)0x10000000)
               CAN_F1R1_FB29
01955 #define
                                                      ((uint32 t)0x20000000)
               CAN_F1R1_FB30
01956 #define
                                                      ((uint32 t) 0x40000000)
01957 #define
               CAN_F1R1_FB31
                                                      ((uint32_t)0x80000000)
01959 /*****
               ******** Bit definition for CAN_F2R1 register *******
                                                                               ********
01960 #define
               CAN_F2R1_FB0
                                                      ((uint32_t)0x00000001)
01961 #define
               CAN_F2R1_FB1
                                                      ((uint32 t)0x00000002)
               CAN_F2R1_FB2
                                                      ((uint32_t)0x00000004)
01962 #define
               CAN_F2R1_FB3
                                                      ((uint32_t)0x00000008)
01963 #define
               CAN_F2R1_FB4
                                                      ((uint32_t)0x00000010)
01964 #define
               CAN_F2R1_FB5
                                                      ((uint32_t)0x00000020)
01965 #define
01966 #define
               CAN_F2R1_FB6
                                                      ((uint32_t)0x00000040)
01967 #define
               CAN_F2R1_FB7
                                                      ((uint32_t)0x00000080)
01968 #define
               CAN_F2R1_FB8
                                                      ((uint32 t)0x00000100)
                                                      ((uint32_t)0x00000200)
01969 #define
               CAN F2R1 FB9
01970 #define
               CAN_F2R1_FB10
                                                      ((uint32_t)0x00000400)
01971 #define
               CAN_F2R1_FB11
                                                      ((uint32_t)0x00000800)
01972 #define
               CAN_F2R1_FB12
                                                      ((uint32_t)0x00001000)
01973 #define
               CAN_F2R1_FB13
                                                      ((uint32_t)0x00002000)
01974 #define
               CAN_F2R1_FB14
                                                      ((uint32_t)0x00004000)
((uint32_t)0x00008000)
               CAN_F2R1_FB15
01975 #define
01976 #define
               CAN_F2R1_FB16
                                                      ((uint32_t)0x00010000)
               CAN_F2R1_FB17
01977 #define
                                                      ((uint32_t)0x00020000)
01978 #define
               CAN_F2R1_FB18
                                                      ((uint32_t)0x00040000)
01979 #define
               CAN_F2R1_FB19
                                                      ((uint32_t)0x00080000)
01980 #define
               CAN_F2R1_FB20
                                                      ((uint32_t)0x00100000)
               CAN_F2R1_FB21
                                                      ((uint32_t)0x00200000)
01981 #define
                                                      ((uint32_t)0x00400000)
               CAN_F2R1_FB22
01982 #define
01983 #define
               CAN_F2R1_FB23
                                                      ((uint32_t)0x00800000)
               CAN_F2R1_FB24
                                                      ((uint32_t)0x01000000)
01984 #define
01985 #define
               CAN_F2R1_FB25
                                                      ((uint32_t)0x02000000)
01986 #define
               CAN_F2R1_FB26
                                                      ((uint32_t)0x04000000)
               CAN_F2R1_FB27
01987 #define
                                                      ((uint32 t)0x08000000)
               CAN_F2R1_FB28
01988 #define
                                                      ((uint32_t)0x10000000)
               CAN_F2R1_FB29
01989 #define
                                                      ((uint32_t)0x20000000)
01990 #define
               CAN_F2R1_FB30
                                                      ((uint32_t)0x40000000)
01991 #define
               CAN_F2R1_FB31
                                                      ((uint32_t)0x80000000)
((uint32_t)0x00000001)
((uint32_t)0x00000002)
01994 #define CAN_F3R1_FB0
01995 #define CAN_F3R1_FB1
```

```
01996 #define
               CAN_F3R1_FB2
                                                     ((uint32_t)0x00000004)
                                                     ((uint32_t)0x00000008)
01997 #define
               CAN_F3R1_FB3
01998 #define
               CAN_F3R1_FB4
                                                      ((uint32_t)0x00000010)
               CAN_F3R1_FB5
01999 #define
                                                     ((uint32_t)0x00000020)
                                                     ((uint32_t)0x00000040)
((uint32_t)0x00000080)
02000 #define
               CAN_F3R1_FB6
               CAN_F3R1_FB7
02001 #define
02002 #define
               CAN_F3R1_FB8
                                                     ((uint32_t)0x00000100)
02003 #define
               CAN_F3R1_FB9
                                                     ((uint32_t)0x00000200)
02004 #define
               CAN_F3R1_FB10
                                                     ((uint32_t)0x00000400)
02005 #define
               CAN_F3R1_FB11
                                                     ((uint32_t)0x00000800)
               CAN_F3R1_FB12
02006 #define
                                                     ((uint32_t)0x00001000)
               CAN_F3R1_FB13
02007 #define
                                                     ((uint32_t)0x00002000)
02008 #define
               CAN_F3R1_FB14
                                                     ((uint32_t)0x00004000)
02009 #define
               CAN_F3R1_FB15
                                                     ((uint32_t)0x00008000)
02010 #define
               CAN_F3R1_FB16
                                                      ((uint32_t)0x00010000)
02011 #define
               CAN_F3R1_FB17
                                                     ((uint32_t)0x00020000)
02012 #define
               CAN_F3R1_FB18
                                                     ((uint32_t)0x00040000)
               CAN_F3R1_FB19
                                                     ((uint32 t)0x00080000)
02013 #define
02014 #define
               CAN_F3R1_FB20
                                                     ((uint32_t)0x00100000)
02015 #define
               CAN_F3R1_FB21
                                                     ((uint32_t)0x00200000)
02016 #define
               CAN_F3R1_FB22
                                                     ((uint32_t)0x00400000)
02017 #define
               CAN_F3R1_FB23
                                                      ((uint32_t)0x00800000)
               CAN_F3R1_FB24
02018 #define
                                                     ((uint32_t)0x01000000)
               CAN_F3R1_FB25
                                                     ((uint32_t)0x02000000)
02019 #define
               CAN_F3R1_FB26
                                                     ((uint32_t)0x04000000)
02020 #define
               CAN_F3R1_FB27
02021 #define
                                                     ((uint32_t)0x08000000)
02022 #define
               CAN_F3R1_FB28
                                                      ((uint32_t)0x10000000)
02023 #define
               CAN_F3R1_FB29
                                                      ((uint32_t)0x20000000)
02024 #define
               CAN_F3R1_FB30
                                                     ((uint32_t)0x40000000)
02025 #define
               CAN F3R1 FB31
                                                      ((uint32 t)0x80000000)
02027 /*****
               02028 #define
               CAN_F4R1_FB0
                                                     ((uint32_t)0x00000001)
02029 #define
               CAN_F4R1_FB1
                                                      ((uint32_t)0x00000002)
02030 #define
               CAN_F4R1_FB2
                                                      ((uint32_t)0x00000004)
02031 #define
               CAN_F4R1_FB3
                                                      ((uint32_t)0x00000008)
02032 #define
               CAN_F4R1_FB4
                                                     ((uint32_t)0x00000010)
               CAN_F4R1_FB5
                                                     ((uint32_t)0x00000020)
02033 #define
               CAN_F4R1_FB6
                                                     ((uint32_t)0x00000040)
02034 #define
02035 #define
               CAN_F4R1_FB7
                                                     ((uint32_t)0x00000080)
02036 #define
               CAN_F4R1_FB8
                                                      ((uint32_t)0x00000100)
02037 #define
               CAN_F4R1_FB9
                                                     ((uint32_t)0x00000200)
               CAN_F4R1_FB10
02038 #define
                                                     ((uint32_t)0x00000400)
                                                     ((uint32_t)0x00000800)
((uint32_t)0x00001000)
               CAN_F4R1_FB11
02039 #define
02040 #define
               CAN_F4R1_FB12
               CAN_F4R1_FB13
                                                     ((uint32_t)0x00002000)
02041 #define
02042 #define
               CAN_F4R1_FB14
                                                      ((uint32_t)0x00004000)
02043 #define
               CAN_F4R1_FB15
                                                     ((uint32_t)0x00008000)
02044 #define
               CAN_F4R1_FB16
                                                     ((uint32_t)0x00010000)
               CAN_F4R1_FB17
02045 #define
                                                     ((uint32 t)0x00020000)
               CAN_F4R1_FB18
02046 #define
                                                     ((uint32 t) 0x00040000)
02047 #define
               CAN_F4R1_FB19
                                                     ((uint32_t)0x00080000)
02048 #define
               CAN_F4R1_FB20
                                                     ((uint32_t)0x00100000)
02049 #define
               CAN_F4R1_FB21
                                                      ((uint32_t)0x00200000)
02050 #define
               CAN_F4R1_FB22
                                                     ((uint32_t)0x00400000)
                                                     ((uint32_t)0x00800000)
02051 #define
               CAN_F4R1_FB23
               CAN_F4R1_FB24
                                                     ((uint32_t)0x01000000)
02052 #define
               CAN_F4R1_FB25
                                                     ((uint32_t)0x02000000)
02053 #define
               CAN_F4R1_FB26
                                                     ((uint32_t)0x04000000)
02054 #define
02055 #define
               CAN_F4R1_FB27
                                                      ((uint32_t)0x08000000)
02056 #define
               CAN_F4R1_FB28
                                                     ((uint32_t)0x10000000)
                                                     ((uint32_t)0x20000000)
02057 #define
               CAN_F4R1_FB29
               CAN_F4R1_FB30
02058 #define
                                                     ((uint32_t)0x40000000)
02059 #define
               CAN_F4R1_FB31
                                                      (uint32_t) 0x80000000)
02061 /*****
               ******** Bit definition for CAN_F5R1 register
02062 #define
               CAN_F5R1_FB0
                                                     ((uint32_t)0x00000001)
02063 #define
               CAN_F5R1_FB1
                                                     ((uint32_t)0x00000002)
02064 #define
               CAN_F5R1_FB2
                                                     ((uint32_t)0x00000004)
               CAN_F5R1_FB3
                                                     ((uint32 t)0x00000008)
02065 #define
02066 #define
               CAN_F5R1_FB4
                                                     ((uint32_t)0x00000010)
               CAN_F5R1_FB5
02067 #define
                                                     ((uint32_t)0x00000020)
02068 #define
               CAN_F5R1_FB6
                                                     ((uint32_t)0x00000040)
02069 #define
               CAN_F5R1_FB7
                                                     ((uint32_t)0x00000080)
02070 #define
               CAN_F5R1_FB8
                                                     ((uint32_t)0x00000100)
02071 #define
               CAN_F5R1_FB9
                                                     ((uint32_t)0x00000200)
                                                     ((uint32_t)0x00000400)
02072 #define
               CAN_F5R1_FB10
02073 #define
               CAN_F5R1_FB11
                                                     ((uint32_t)0x00000800)
02074 #define
               CAN_F5R1_FB12
                                                     ((uint32_t)0x00001000)
02075 #define
               CAN_F5R1_FB13
                                                      ((uint32_t)0x00002000)
02076 #define
               CAN_F5R1_FB14
                                                     ((uint32_t)0x00004000)
02077 #define
               CAN_F5R1_FB15
                                                     ((uint32 t)0x00008000)
02078 #define
               CAN F5R1 FB16
                                                     ((uint32_t)0x00010000)
02079 #define
               CAN_F5R1_FB17
                                                     ((uint32_t)0x00020000)
               CAN_F5R1_FB18
02080 #define
                                                     ((uint32_t)0x00040000
02081 #define
               CAN_F5R1_FB19
                                                      ((uint32_t)0x00080000)
02082 #define
               CAN_F5R1_FB20
                                                     ((uint32_t)0x00100000)
                                                     ((uint32_t)0x00200000)
((uint32_t)0x00400000)
02083 #define
               CAN_F5R1_FB21
               CAN_F5R1_FB22
02084 #define
```

```
02085 #define
               CAN_F5R1_FB23
                                                      ((uint32_t)0x00800000)
02086 #define
                CAN_F5R1_FB24
                                                      ((uint32_t)0x01000000)
02087 #define
                CAN_F5R1_FB25
                                                      ((uint32_t)0x02000000)
               CAN_F5R1_FB26
02088 #define
                                                      ((uint32_t)0x04000000)
                CAN_F5R1_FB27
                                                      ((uint32_t)0x08000000)
((uint32_t)0x10000000)
02089 #define
                CAN_F5R1_FB28
02090 #define
                CAN_F5R1_FB29
02091 #define
                                                      ((uint32_t)0x20000000)
                                                      ((uint32_t)0x40000000)
02092 #define
                CAN_F5R1_FB30
02093 #define
               CAN_F5R1_FB31
                                                       (uint32_t) 0x80000000)
02095 /****************** Bit definition for CAN_F6R1 register *******
                                                                               *******
               CAN_F6R1_FB0
                                                      ((uint32_t)0x00000001)
02096 #define
               CAN_F6R1_FB1
                                                      ((uint32_t)0x00000002)
02097 #define
02098 #define
                CAN_F6R1_FB2
                                                      ((uint32_t)0x00000004)
02099 #define
                CAN_F6R1_FB3
                                                      ((uint32_t)0x00000008)
02100 #define
                CAN_F6R1_FB4
                                                       ((uint32_t)0x00000010)
02101 #define
                CAN_F6R1_FB5
                                                      ((uint32_t)0x00000020)
                                                      ((uint32_t)0x00000040)
((uint32_t)0x00000080)
02102 #define
                CAN_F6R1_FB6
               CAN_F6R1_FB7
02103 #define
                CAN_F6R1_FB8
                                                      ((uint32_t)0x00000100)
02104 #define
                                                      ((uint32_t)0x00000200)
02105 #define
                CAN_F6R1_FB9
02106 #define
                CAN_F6R1_FB10
                                                      ((uint32_t)0x00000400)
02107 #define
                CAN_F6R1_FB11
                                                      ((uint32_t)0x00000800)
               CAN_F6R1_FB12
02108 #define
                                                      ((uint32_t)0x00001000)
               CAN_F6R1_FB13
                                                      ((uint32_t)0x00002000)
((uint32_t)0x00004000)
02109 #define
02110 #define
                CAN_F6R1_FB14
                CAN_F6R1_FB15
02111 #define
                                                      ((uint32_t)0x00008000)
02112 #define
                CAN_F6R1_FB16
                                                      ((uint32_t)0x00010000)
02113 #define
                CAN_F6R1_FB17
                                                      ((uint32_t)0x00020000)
02114 #define
                CAN_F6R1_FB18
                                                      ((uint32_t)0x00040000)
02115 #define
                CAN_F6R1_FB19
                                                      ((uint32 t)0x00080000)
                                                      ((uint32_t)0x00100000)
02116 #define
                CAN_F6R1_FB20
02117 #define
                CAN_F6R1_FB21
                                                      ((uint32_t)0x00200000)
02118 #define
                CAN_F6R1_FB22
                                                      ((uint32_t)0x00400000)
02119 #define
                CAN_F6R1_FB23
                                                      ((uint32_t)0x00800000)
02120 #define
                CAN_F6R1_FB24
                                                      ((uint32_t)0x01000000)
02121 #define
                CAN_F6R1_FB25
                                                      ((uint32_t)0x02000000)
                CAN_F6R1_FB26
                                                      ((uint32_t)0x04000000)
02122 #define
02123 #define
                CAN_F6R1_FB27
                                                      ((uint32_t)0x08000000)
02124 #define
                CAN_F6R1_FB28
                                                      ((uint32_t)0x10000000)
02125 #define
                CAN_F6R1_FB29
                                                      ((uint32_t)0x20000000)
02126 #define
                CAN_F6R1_FB30
                                                      ((uint32_t)0x40000000)
               CAN_F6R1_FB31
02127 #define
                                                      ((uint.32 t)0x80000000)
02129 /************** Bit definition for CAN F7R1 register *******
               CAN_F7R1_FB0
02130 #define
                                                      ((uint32_t)0x00000001)
                CAN_F7R1_FB1
                                                      ((uint32_t)0x00000002)
02131 #define
02132 #define
                CAN_F7R1_FB2
                                                       ((uint32_t)0x00000004)
02133 #define
                CAN_F7R1_FB3
                                                      ((uint32_t)0x00000008)
                CAN_F7R1_FB4
02134 #define
                                                      ((uint32_t)0x00000010)
               CAN_F7R1_FB5
                                                      ((uint32 t)0x00000020)
02135 #define
02136 #define
                CAN_F7R1_FB6
                                                      ((uint32_t)0x00000040)
                CAN_F7R1_FB7
02137 #define
                                                      ((uint32_t)0x00000080)
02138 #define
                CAN_F7R1_FB8
                                                      ((uint32_t)0x00000100)
02139 #define
                CAN_F7R1_FB9
                                                      ((uint32_t)0x00000200)
               CAN_F7R1_FB10
02140 #define
                                                      ((uint32_t)0x00000400)
02141 #define
                CAN_F7R1_FB11
                                                      ((uint32_t)0x00000800)
                CAN_F7R1_FB12
                                                      ((uint32_t)0x00001000)
02142 #define
02143 #define
                CAN_F7R1_FB13
                                                      ((uint32_t)0x00002000)
                CAN_F7R1_FB14
                                                      ((uint32_t)0x00004000)
02144 #define
02145 #define
                CAN_F7R1_FB15
                                                      ((uint32_t)0x00008000)
                CAN_F7R1_FB16
02146 #define
                                                      ((uint32_t)0x00010000)
               CAN_F7R1_FB17
02147 #define
                                                      ((uint32 t)0x00020000)
               CAN_F7R1_FB18
                                                      ((uint32_t)0x00040000)
02148 #define
02149 #define
                CAN_F7R1_FB19
                                                      ((uint32_t)0x00080000)
02150 #define
                CAN_F7R1_FB20
                                                      ((uint32_t)0x00100000)
02151 #define
                CAN_F7R1_FB21
                                                      ((uint32_t)0x00200000)
                CAN_F7R1_FB22
02152 #define
                                                      ((uint32_t)0x00400000)
               CAN_F7R1_FB23
02153 #define
                                                      ((uint32_t)0x00800000)
((uint32_t)0x01000000)
                CAN_F7R1_FB24
02154 #define
                CAN_F7R1_FB25
02155 #define
                                                      ((uint32_t)0x02000000)
                CAN_F7R1_FB26
02156 #define
                                                      ((uint32_t)0x04000000)
02157 #define
                CAN_F7R1_FB27
                                                      ((uint32_t)0x08000000)
02158 #define
                CAN_F7R1_FB28
                                                      ((uint32_t)0x10000000)
               CAN_F7R1_FB29
CAN_F7R1_FB30
02159 #define
                                                      ((uint32_t)0x20000000)
02160 #define
                                                      ((uint32_t)0x40000000)
               CAN_F7R1_FB31
                                                       (uint32_t)0x80000000)
02161 #define
02163 /*****
               ******** Bit definition for CAN_F8R1 register ******
               CAN_F8R1_FB0
                                                      ((uint32_t)0x0000001)
02164 #define
02165 #define
                CAN_F8R1_FB1
                                                       ((uint32_t)0x00000002)
02166 #define
                CAN_F8R1_FB2
                                                       ((uint32_t)0x00000004)
                CAN_F8R1_FB3
02167 #define
                                                      ((uint32 t)0x00000008)
                CAN_F8R1_FB4
02168 #define
                                                      ((uint32_t)0x00000010)
                                                      ((uint32_t)0x00000020)
02169 #define
                CAN_F8R1_FB5
02170 #define
                CAN_F8R1_FB6
                                                      ((uint32_t)0x00000040)
02171 #define
                CAN_F8R1_FB7
                                                      ((uint32_t)0x00000080)
02172 #define
                CAN_F8R1_FB8
                                                      ((uint32_t)0x00000100)
                                                      ((uint32_t)0x00000200)
((uint32_t)0x00000400)
02173 #define
                CAN_F8R1_FB9
               CAN_F8R1_FB10
02174 #define
```

```
02175 #define
               CAN F8R1 FB11
                                                      ((uint32_t)0x00000800)
                                                      ((uint32_t)0x00001000)
02176 #define
               CAN_F8R1_FB12
02177 #define
               CAN_F8R1_FB13
                                                      ((uint32_t)0x00002000)
               CAN_F8R1_FB14
02178 #define
                                                      ((uint32_t)0x00004000)
                                                      ((uint32_t)0x00008000)
((uint32_t)0x00010000)
02179 #define
               CAN_F8R1_FB15
               CAN_F8R1_FB16
02180 #define
02181 #define
               CAN_F8R1_FB17
                                                      ((uint32_t)0x00020000)
02182 #define
               CAN_F8R1_FB18
                                                      ((uint32_t)0x00040000)
02183 #define
               CAN_F8R1_FB19
                                                      ((uint32_t)0x00080000)
02184 #define
               CAN_F8R1_FB20
                                                      ((uint32_t)0x00100000)
               CAN_F8R1_FB21
                                                      ((uint32 t) 0x00200000)
02185 #define
               CAN_F8R1_FB22
                                                      ((uint32_t)0x00400000)
02186 #define
02187 #define
               CAN_F8R1_FB23
                                                      ((uint32_t)0x00800000)
02188 #define
               CAN_F8R1_FB24
                                                      ((uint32_t)0x01000000)
02189 #define
               CAN_F8R1_FB25
                                                      ((uint32_t)0x02000000)
02190 #define
               CAN_F8R1_FB26
                                                      ((uint32_t)0x04000000)
02191 #define
               CAN_F8R1_FB27
                                                      ((uint32_t)0x08000000)
               CAN_F8R1_FB28
                                                      ((uint32 t)0x10000000)
02192 #define
               CAN_F8R1_FB29
02193 #define
                                                      ((uint32_t)0x20000000)
               CAN_F8R1_FB30
02194 #define
                                                      ((uint32_t)0x40000000)
02195 #define
               CAN_F8R1_FB31
                                                       (uint32_t) 0x80000000)
02197 /****************** Bit definition for CAN_F9R1 register *******
               CAN F9R1 FB0
                                                      ((uint32_t)0x00000001)
02198 #define
               CAN_F9R1_FB1
02199 #define
                                                      ((uint32 t)0x00000002)
               CAN_F9R1_FB2
                                                      ((uint32_t)0x00000004)
02200 #define
               CAN_F9R1_FB3
02201 #define
                                                      ((uint32_t)0x00000008)
02202 #define
               CAN_F9R1_FB4
                                                      ((uint32_t)0x00000010)
02203 #define
               CAN_F9R1_FB5
                                                      ((uint32_t)0x00000020)
02204 #define
               CAN_F9R1_FB6
                                                      ((uint32_t)0x00000040)
               CAN_F9R1_FB7
02205 #define
                                                      ((uint32 t)0x00000080)
                                                      ((uint32_t)0x00000100)
02206 #define
               CAN_F9R1_FB8
02207 #define
               CAN_F9R1_FB9
                                                      ((uint32_t)0x00000200)
02208 #define
               CAN_F9R1_FB10
                                                      ((uint32_t)0x00000400)
02209 #define
               CAN_F9R1_FB11
                                                      ((uint32_t)0x00000800)
02210 #define
               CAN_F9R1_FB12
                                                      ((uint32_t)0x00001000)
02211 #define
               CAN_F9R1_FB13
                                                      ((uint32_t)0x00002000)
               CAN_F9R1_FB14
                                                      ((uint32_t)0x00004000)
02212 #define
                                                      ((uint32_t)0x00008000)
               CAN_F9R1_FB15
02213 #define
                                                      ((uint32_t)0x00010000)
02214 #define
               CAN_F9R1_FB16
02215 #define
               CAN_F9R1_FB17
                                                      ((uint32_t)0x00020000)
02216 #define
               CAN_F9R1_FB18
                                                      ((uint32_t)0x00040000)
               CAN_F9R1_FB19
02217 #define
                                                      ((uint32_t)0x00080000)
               CAN_F9R1_FB20
                                                      ((uint32_t)0x00100000)
02218 #define
02219 #define
               CAN_F9R1_FB21
                                                      ((uint32_t)0x00200000)
               CAN_F9R1_FB22
                                                      ((uint32_t)0x00400000)
02220 #define
02221 #define
               CAN_F9R1_FB23
                                                      ((uint32_t)0x00800000)
02222 #define
               CAN_F9R1_FB24
                                                      ((uint32_t)0x01000000)
02223 #define
               CAN_F9R1_FB25
                                                      ((uint32_t)0x02000000)
               CAN_F9R1_FB26
02224 #define
                                                      ((uint32 t)0x04000000)
               CAN_F9R1_FB27
02225 #define
                                                      ((uint32 t) 0x08000000)
               CAN_F9R1_FB28
02226 #define
                                                      ((uint32_t)0x10000000)
02227 #define
               CAN_F9R1_FB29
                                                      ((uint32_t)0x20000000)
02228 #define
               CAN_F9R1_FB30
                                                      ((uint32_t)0x40000000)
02229 #define
               CAN_F9R1_FB31
                                                       (uint32 t) 0x80000000)
               ******** Bit definition for CAN_F10R1 register ******
                                                                              *********
02231 /*****
02232 #define
               CAN_F10R1_FB0
                                                      ((uint32_t)0x00000001)
               CAN_F10R1_FB1
                                                      ((uint32_t)0x00000002)
02233 #define
               CAN_F10R1_FB2
                                                      ((uint32_t)0x00000004)
02234 #define
02235 #define
               CAN_F10R1_FB3
                                                      ((uint32_t)0x00000008)
02236 #define
               CAN_F10R1_FB4
                                                      ((uint32_t)0x00000010)
                                                      ((uint32_t)0x00000020)
02237 #define
               CAN F10R1 FB5
                                                      ((uint32_t)0x00000040)
02238 #define
               CAN F10R1 FB6
02239 #define
               CAN_F10R1_FB7
                                                      ((uint32_t)0x00000080)
02240 #define
               CAN_F10R1_FB8
                                                      ((uint32_t)0x00000100)
02241 #define
               CAN_F10R1_FB9
                                                      ((uint32_t)0x00000200)
02242 #define
               CAN_F10R1_FB10
                                                      ((uint32_t)0x00000400)
02243 #define
               CAN_F10R1_FB11
                                                      ((uint32_t)0x00000800)
02244 #define
                                                      ((uint32 t)0x00001000)
               CAN F10R1 FB12
02245 #define
               CAN_F10R1_FB13
                                                      ((uint32_t)0x00002000)
02246 #define
               CAN_F10R1_FB14
                                                      ((uint32_t)0x00004000)
02247 #define
               CAN_F10R1_FB15
                                                      ((uint32_t)0x00008000)
02248 #define
               CAN_F10R1_FB16
                                                      ((uint32_t)0x00010000)
02249 #define
               CAN_F10R1_FB17
                                                      ((uint32_t)0x00020000)
                                                      ((uint32_t)0x00040000)
02250 #define
               CAN_F10R1_FB18
               CAN_F10R1_FB19
                                                      ((uint32_t)0x00080000)
02251 #define
               CAN_F10R1_FB20
02252 #define
                                                      ((uint32_t)0x00100000)
               CAN_F10R1_FB21
                                                      ((uint32_t)0x00200000)
02253 #define
02254 #define
               CAN_F10R1_FB22
                                                      ((uint32_t)0x00400000)
02255 #define
               CAN_F10R1_FB23
                                                      ((uint32_t)0x00800000)
               CAN_F10R1_FB24
02256 #define
                                                      ((uint32 t)0x01000000)
02257 #define
               CAN F10R1 FB25
                                                      ((uint32_t)0x02000000)
02258 #define
               CAN_F10R1_FB26
                                                      ((uint32_t)0x04000000)
               CAN_F10R1_FB27
02259 #define
                                                      ((uint32_t)0x08000000
02260 #define
               CAN_F10R1_FB28
                                                      ((uint32_t)0x10000000)
02261 #define
               CAN_F10R1_FB29
                                                      ((uint32_t)0x20000000)
                                                      ((uint32_t)0x40000000)
((uint32_t)0x80000000)
02262 #define
               CAN_F10R1_FB30
               CAN_F10R1_FB31
02263 #define
```

```
02265 /************** Bit definition for CAN_F11R1 register
                                                     ((uint32_t)0x00000001)
((uint32_t)0x00000002)
02266 #define CAN_F11R1_FB0
02267 #define
               CAN_F11R1_FB1
               CAN_F11R1_FB2
02268 #define
                                                     ((uint32_t)0x00000004)
                                                     ((uint32_t)0x00000008)
((uint32_t)0x00000010)
02269 #define
               CAN_F11R1_FB3
               CAN_F11R1_FB4
02270 #define
02271 #define
               CAN_F11R1_FB5
                                                     ((uint32_t)0x00000020)
02272 #define
               CAN_F11R1_FB6
                                                     ((uint32_t)0x00000040)
02273 #define
               CAN_F11R1_FB7
                                                      ((uint32_t)0x00000080)
02274 #define
               CAN_F11R1_FB8
                                                     ((uint32_t)0x00000100)
02275 #define
               CAN_F11R1_FB9
                                                     ((uint32_t)0x00000200)
                                                     ((uint32_t)0x00000400)
02276 #define
               CAN F11R1 FB10
02277 #define
               CAN_F11R1_FB11
                                                     ((uint32_t)0x00000800)
               CAN_F11R1_FB12
02278 #define
                                                     ((uint32_t)0x00001000)
02279 #define
               CAN_F11R1_FB13
                                                      ((uint32_t)0x00002000)
02280 #define
               CAN_F11R1_FB14
                                                     ((uint32_t)0x00004000)
02281 #define
               CAN_F11R1_FB15
                                                     ((uint32_t)0x00008000)
               CAN_F11R1_FB16
                                                     ((uint32_t)0x00010000)
02282 #define
               CAN_F11R1_FB17
                                                     ((uint32_t)0x00020000)
02283 #define
                                                     ((uint32_t)0x00040000)
02284 #define
               CAN_F11R1_FB18
02285 #define
               CAN_F11R1_FB19
                                                      ((uint32_t)0x00080000)
02286 #define
               CAN_F11R1_FB20
                                                      ((uint32_t)0x00100000)
               CAN_F11R1_FB21
02287 #define
                                                     ((uint32_t)0x00200000)
               CAN_F11R1_FB22
                                                     ((uint32_t)0x00400000)
((uint32_t)0x00800000)
02288 #define
02289 #define
               CAN_F11R1_FB23
               CAN_F11R1_FB24
02290 #define
                                                     ((uint32_t)0x01000000)
02291 #define
               CAN_F11R1_FB25
                                                     ((uint32_t)0x02000000)
02292 #define
               CAN_F11R1_FB26
                                                     ((uint32_t)0x04000000)
02293 #define
               CAN_F11R1_FB27
                                                     ((uint32_t)0x08000000)
02294 #define
               CAN_F11R1_FB28
                                                     ((uint32 t) 0x10000000)
               CAN_F11R1_FB29
02295 #define
                                                     ((uint32_t)0x20000000)
02296 #define
               CAN_F11R1_FB30
                                                     ((uint32_t)0x40000000)
02297 #define
               CAN_F11R1_FB31
                                                      ((uint32_t)0x80000000)
02299 /*****
               02300 #define
               CAN_F12R1_FB0
                                                     ((uint32_t)0x00000001)
02301 #define
               CAN_F12R1_FB1
                                                     ((uint32_t)0x00000002)
               CAN_F12R1_FB2
                                                      ((uint32_t)0x00000004)
02302 #define
               CAN_F12R1_FB3
                                                     ((uint32_t)0x00000008)
02303 #define
                                                     ((uint32_t)0x00000010)
02304 #define
               CAN_F12R1_FB4
02305 #define
               CAN_F12R1_FB5
                                                      ((uint32_t)0x00000020)
02306 #define
               CAN_F12R1_FB6
                                                     ((uint32_t)0x00000040)
                                                     ((uint32_t)0x00000080)
02307 #define
               CAN_F12R1_FB7
                                                     ((uint32_t)0x00000100)
((uint32_t)0x00000200)
               CAN F12R1_FB8
02308 #define
02309 #define
               CAN_F12R1_FB9
02310 #define
               CAN_F12R1_FB10
                                                     ((uint32_t)0x00000400)
02311 #define
               CAN_F12R1_FB11
                                                      ((uint32_t)0x00000800)
02312 #define
               CAN_F12R1_FB12
                                                     ((uint32_t)0x00001000)
02313 #define
               CAN_F12R1_FB13
                                                     ((uint32_t)0x00002000)
               CAN_F12R1_FB14
                                                     ((uint32 t)0x00004000)
02314 #define
02315 #define
               CAN_F12R1_FB15
                                                     ((uint32_t)0x00008000)
02316 #define
               CAN_F12R1_FB16
                                                     ((uint32_t)0x00010000)
02317 #define
               CAN_F12R1_FB17
                                                     ((uint32_t)0x00020000)
02318 #define
               CAN_F12R1_FB18
                                                      ((uint32_t)0x00040000)
02319 #define
               CAN_F12R1_FB19
                                                     ((uint32_t)0x00080000)
02320 #define
                                                     ((uint32_t)0x00100000)
               CAN_F12R1_FB20
               CAN_F12R1_FB21
                                                     ((uint32_t)0x00200000)
02321 #define
02322 #define
               CAN_F12R1_FB22
                                                     ((uint32_t)0x00400000)
               CAN_F12R1_FB23
                                                     ((uint32_t)0x00800000)
02323 #define
               CAN_F12R1_FB24
02324 #define
                                                      ((uint32_t)0x01000000)
02325 #define
               CAN_F12R1_FB25
                                                     ((uint32_t)0x02000000)
               CAN_F12R1_FB26
02326 #define
                                                     ((uint32 t)0x04000000)
               CAN_F12R1_FB27
                                                     ((uint32_t)0x08000000)
02327 #define
02328 #define
               CAN_F12R1_FB28
                                                     ((uint32_t)0x10000000)
               CAN_F12R1_FB29
02329 #define
                                                     ((uint32_t)0x20000000)
02330 #define
               CAN_F12R1_FB30
                                                      ((uint32_t)0x40000000)
02331 #define
               CAN_F12R1_FB31
                                                      ((uint32_t)0x80000000)
02333 /***************** Bit definition for CAN_F13R1 register *******
                                                     ((uint32_t)0x00000001)
               CAN_F13R1_FB0
02334 #define
02335 #define
               CAN_F13R1_FB1
                                                     ((uint32_t)0x00000002)
02336 #define
               CAN_F13R1_FB2
                                                      ((uint32_t)0x00000004)
02337 #define
               CAN_F13R1_FB3
                                                      ((uint32_t)0x00000008)
02338 #define
               CAN_F13R1_FB4
                                                      ((uint32_t)0x00000010)
02339 #define
               CAN_F13R1_FB5
                                                     ((uint32_t)0x00000020)
02340 #define
               CAN_F13R1_FB6
                                                     ((uint32_t)0x00000040)
                                                     ((uint32_t)0x00000080)
               CAN_F13R1_FB7
02341 #define
02342 #define
               CAN_F13R1_FB8
                                                     ((uint32_t)0x00000100)
               CAN_F13R1_FB9
                                                     ((uint32_t)0x00000200)
02343 #define
02344 #define
               CAN_F13R1_FB10
                                                      ((uint32_t)0x00000400)
02345 #define
               CAN_F13R1_FB11
                                                     ((uint32_t)0x00000800)
               CAN_F13R1_FB12
                                                     ((uint32_t)0x00001000)
02346 #define
02347 #define
               CAN F13R1 FB13
                                                     ((uint32_t)0x00002000)
                                                     ((uint32_t)0x00004000)
02348 #define
               CAN_F13R1_FB14
02349 #define
               CAN_F13R1_FB15
                                                     ((uint32_t)0x00008000
02350 #define
               CAN_F13R1_FB16
                                                     ((uint32_t)0x00010000)
02351 #define
               CAN_F13R1_FB17
                                                     ((uint32_t)0x00020000)
                                                     ((uint32_t)0x00040000)
((uint32_t)0x00080000)
02352 #define
               CAN_F13R1_FB18
               CAN_F13R1_FB19
02353 #define
```

```
02354 #define
               CAN_F13R1_FB20
                                                     ((uint32_t)0x00100000)
                                                     ((uint32_t)0x00200000)
               CAN_F13R1_FB21
02355 #define
02356 #define
               CAN_F13R1_FB22
                                                     ((uint32_t)0x00400000)
               CAN_F13R1_FB23
02357 #define
                                                     ((uint32_t)0x00800000)
02358 #define
               CAN_F13R1_FB24
                                                     ((uint32_t)0x01000000)
((uint32_t)0x02000000)
02359 #define
               CAN F13R1 FB25
02360 #define
               CAN_F13R1_FB26
                                                     ((uint32_t)0x04000000)
               CAN_F13R1_FB27
                                                     ((uint32_t)0x08000000)
02361 #define
02362 #define
               CAN_F13R1_FB28
                                                     ((uint32_t)0x10000000)
02363 #define
               CAN_F13R1_FB29
                                                     ((uint32_t)0x20000000)
               CAN_F13R1_FB30
02364 #define
                                                     ((uint32_t)0x40000000)
02365 #define
               CAN F13R1 FB31
                                                     ((uint32 t)0x80000000)
02367 /************** Bit definition for CAN_FOR2 register
               CAN_F0R2_FB0
02368 #define
                                                     ((uint32_t)0x00000001)
02369 #define
               CAN_FOR2_FB1
                                                     ((uint32_t)0x00000002)
02370 #define
               CAN_F0R2_FB2
                                                     ((uint32_t)0x00000004)
02371 #define
               CAN FOR2 FB3
                                                     ((uint32 t)0x00000008)
               CAN_FOR2_FB4
02372 #define
                                                     ((uint32 t)0x00000010)
               CAN_FOR2_FB5
02373 #define
                                                     ((uint32_t)0x00000020)
02374 #define
               CAN_FOR2_FB6
                                                     ((uint32_t)0x00000040)
02375 #define
               CAN_FOR2_FB7
                                                     ((uint32_t)0x00000080)
02376 #define
               CAN_FOR2_FB8
                                                     ((uint32_t)0x00000100)
               CAN FOR2 FB9
02377 #define
                                                     ((uint32_t)0x00000200)
                                                     ((uint32_t)0x00000400)
02378 #define
               CAN FOR2 FB10
02379 #define
               CAN_FOR2_FB11
                                                     ((uint32_t)0x00000800)
               CAN_FOR2_FB12
02380 #define
                                                     ((uint32_t)0x00001000)
02381 #define
               CAN_F0R2_FB13
                                                     ((uint32_t)0x00002000)
02382 #define
               CAN_FOR2_FB14
                                                     ((uint32_t)0x00004000)
02383 #define
               CAN FOR2 FB15
                                                     ((uint32_t)0x00008000)
02384 #define
               CAN FOR2 FB16
                                                     ((uint32 t)0x00010000)
               CAN_FOR2_FB17
02385 #define
                                                     ((uint32_t)0x00020000)
02386 #define
               CAN_FOR2_FB18
                                                     ((uint32_t)0x00040000)
02387 #define
               CAN_FOR2_FB19
                                                     ((uint32_t)0x00080000)
02388 #define
               CAN_FOR2_FB20
                                                     ((uint32_t)0x00100000)
02389 #define
               CAN_F0R2_FB21
                                                     ((uint32_t)0x00200000)
02390 #define
               CAN_FOR2_FB22
                                                     ((uint32_t)0x00400000)
               CAN_FOR2_FB23
                                                     ((uint32_t)0x00800000)
02391 #define
               CAN_FOR2_FB24
                                                     ((uint32_t)0x01000000)
02392 #define
02393 #define
               CAN_FOR2_FB25
                                                     ((uint32_t)0x02000000)
02394 #define
               CAN_FOR2_FB26
                                                     ((uint32_t)0x04000000)
02395 #define
               CAN_FOR2_FB27
                                                     ((uint32_t)0x08000000)
               CAN_FOR2_FB28
02396 #define
                                                     ((uint32_t)0x10000000)
               CAN_FOR2_FB29
                                                     ((uint32_t)0x20000000)
02397 #define
02398 #define
               CAN_FOR2_FB30
                                                     ((uint32_t)0x40000000)
02399 #define
               CAN_FOR2_FB31
                                                     ((uint32_t)0x80000000)
02401 /**********
                           Bit definition for CAN_F1R2 register *******
02402 #define
               CAN_F1R2_FB0
                                                     ((uint32_t)0x00000001)
02403 #define
               CAN_F1R2_FB1
                                                     ((uint32_t)0x00000002)
               CAN_F1R2_FB2
02404 #define
                                                     ((uint32 t)0x00000004)
               CAN_F1R2_FB3
02405 #define
                                                     ((uint32 t)0x00000008)
02406 #define
               CAN_F1R2_FB4
                                                     ((uint32_t)0x00000010)
02407 #define
               CAN_F1R2_FB5
                                                     ((uint32_t)0x00000020)
02408 #define
               CAN_F1R2_FB6
                                                     ((uint32_t)0x00000040)
02409 #define
               CAN F1R2 FB7
                                                     ((uint32_t)0x00000080)
                                                     ((uint32_t)0x00000100)
02410 #define
               CAN_F1R2_FB8
               CAN_F1R2_FB9
                                                     ((uint32_t)0x00000200)
02411 #define
02412 #define
               CAN_F1R2_FB10
                                                     ((uint32_t)0x00000400)
               CAN_F1R2_FB11
                                                     ((uint32_t)0x00000800)
02413 #define
02414 #define
               CAN_F1R2_FB12
                                                     ((uint32_t)0x00001000)
02415 #define
               CAN_F1R2_FB13
                                                     ((uint32_t)0x00002000)
                                                     ((uint32_t)0x00004000)
02416 #define
               CAN F1R2 FB14
                                                     ((uint32_t)0x00008000)
02417 #define
               CAN F1R2 FB15
02418 #define
               CAN_F1R2_FB16
                                                     ((uint32_t)0x00010000)
               CAN_F1R2_FB17
02419 #define
                                                     ((uint32_t)0x00020000)
02420 #define
               CAN_F1R2_FB18
                                                     ((uint32_t)0x00040000)
02421 #define
               CAN_F1R2_FB19
                                                     ((uint32_t)0x00080000)
02422 #define
               CAN F1R2 FB20
                                                     ((uint32_t)0x00100000)
02423 #define
               CAN F1R2 FB21
                                                     ((uint32 t) 0x00200000)
02424 #define
               CAN_F1R2_FB22
                                                     ((uint32_t)0x00400000)
02425 #define
               CAN_F1R2_FB23
                                                     ((uint32_t)0x00800000)
02426 #define
               CAN_F1R2_FB24
                                                     ((uint32_t)0x01000000)
02427 #define
               CAN_F1R2_FB25
                                                     ((uint32_t)0x02000000)
02428 #define
               CAN_F1R2_FB26
                                                     ((uint32_t)0x04000000)
               CAN_F1R2_FB27
                                                     ((uint32_t)0x08000000)
02429 #define
               CAN_F1R2_FB28
                                                     ((uint32_t)0x10000000)
02430 #define
                                                     ((uint32_t)0x20000000)
02431 #define
               CAN_F1R2_FB29
               CAN_F1R2_FB30
02432 #define
                                                     ((uint32_t)0x40000000)
02433 #define
               CAN_F1R2_FB31
                                                      (uint32_t) 0x80000000)
CAN_F2R2_FB0
                                                     ((uint32_t)0x00000001)
02436 #define
02437 #define
               CAN F2R2 FB1
                                                     ((uint32_t)0x00000002)
02438 #define
               CAN_F2R2_FB2
                                                     ((uint32_t)0x00000004)
02439 #define
               CAN F2R2 FB3
                                                     ((uint32_t)0x00000008)
02440 #define
               CAN_F2R2_FB4
                                                     ((uint32_t)0x00000010)
02441 #define
               CAN_F2R2_FB5
                                                     ((uint32_t)0x00000020)
                                                    ((uint32_t)0x00000040)
((uint32_t)0x00000080)
02442 #define
               CAN F2R2 FB6
               CAN_F2R2_FB7
02443 #define
```

```
02444 #define
               CAN_F2R2_FB8
                                                     ((uint32_t)0x00000100)
02445 #define
               CAN_F2R2_FB9
                                                     ((uint32_t)0x00000200)
02446 #define
               CAN_F2R2_FB10
                                                      ((uint32_t)0x00000400)
               CAN_F2R2_FB11
02447 #define
                                                     ((uint32_t)0x00000800)
                                                     ((uint32_t)0x00001000)
((uint32_t)0x00002000)
02448 #define
               CAN F2R2 FB12
               CAN_F2R2_FB13
02449 #define
                                                     ((uint32_t)0x00004000)
02450 #define
               CAN_F2R2_FB14
02451 #define
               CAN_F2R2_FB15
                                                     ((uint32_t)0x00008000)
02452 #define
               CAN_F2R2_FB16
                                                     ((uint32_t)0x00010000)
02453 #define
               CAN F2R2 FB17
                                                     ((uint32_t)0x00020000)
               CAN_F2R2_FB18
02454 #define
                                                     ((uint32_t)0x00040000)
                                                     ((uint32_t)0x00080000)
               CAN F2R2 FB19
02455 #define
               CAN_F2R2_FB20
02456 #define
                                                     ((uint32_t)0x00100000)
               CAN_F2R2_FB21
02457 #define
                                                     ((uint32_t)0x00200000
02458 #define
               CAN_F2R2_FB22
                                                     ((uint32_t)0x00400000)
02459 #define
               CAN_F2R2_FB23
                                                     ((uint32_t)0x00800000)
02460 #define
               CAN F2R2 FB24
                                                     ((uint32_t)0x01000000)
               CAN_F2R2_FB25
                                                     ((uint32_t)0x02000000)
02461 #define
               CAN_F2R2_FB26
02462 #define
                                                     ((uint32_t)0x04000000)
               CAN_F2R2_FB27
                                                     ((uint32_t)0x08000000)
02463 #define
02464 #define
               CAN_F2R2_FB28
                                                     ((uint32_t)0x10000000)
02465 #define
               CAN_F2R2_FB29
                                                     ((uint32_t)0x20000000)
               CAN_F2R2_FB30
02466 #define
                                                     ((uint32_t)0x40000000)
               CAN F2R2_FB31
02467 #define
                                                     ((uint32 t)0x80000000)
02469 /****************** Bit definition for CAN_F3R2 register ********
02470 #define CAN_F3R2_FB0
                                                     ((uint32_t)0x0000001)
02471 #define
               CAN_F3R2_FB1
                                                     ((uint32_t)0x00000002)
02472 #define
               CAN_F3R2_FB2
                                                     ((uint32_t)0x00000004)
02473 #define
               CAN_F3R2_FB3
                                                     ((uint32_t)0x00000008)
02474 #define
               CAN F3R2 FB4
                                                     ((uint32_t)0x00000010)
                                                     ((uint32_t)0x00000020)
02475 #define
               CAN_F3R2_FB5
02476 #define
               CAN_F3R2_FB6
                                                     ((uint32_t)0x00000040)
02477 #define
               CAN_F3R2_FB7
                                                     ((uint32_t)0x00000080)
02478 #define
               CAN_F3R2_FB8
                                                     ((uint32_t)0x00000100)
02479 #define
               CAN_F3R2_FB9
                                                     ((uint32_t)0x00000200)
02480 #define
               CAN_F3R2_FB10
                                                     ((uint32_t)0x00000400)
               CAN_F3R2_FB11
                                                     ((uint32_t)0x00000800)
02481 #define
               CAN_F3R2_FB12
                                                     ((uint32_t)0x00001000)
02482 #define
                                                     ((uint32_t)0x00002000)
02483 #define
               CAN_F3R2_FB13
02484 #define
               CAN_F3R2_FB14
                                                     ((uint32_t)0x00004000)
02485 #define
               CAN_F3R2_FB15
                                                     ((uint32_t)0x00008000)
               CAN_F3R2_FB16
                                                     ((uint32_t)0x00010000)
02486 #define
                                                     ((uint32_t)0x00020000)
((uint32_t)0x00040000)
               CAN_F3R2_FB17
02487 #define
02488 #define
               CAN_F3R2_FB18
               CAN_F3R2_FB19
                                                     ((uint32_t)0x00080000)
02489 #define
02490 #define
               CAN_F3R2_FB20
                                                     ((uint32_t)0x00100000)
02491 #define
               CAN_F3R2_FB21
                                                     ((uint32_t)0x00200000)
02492 #define
               CAN F3R2 FB22
                                                     ((uint32_t)0x00400000)
               CAN_F3R2_FB23
                                                     ((uint32 t)0x00800000)
02493 #define
               CAN_F3R2_FB24
                                                     ((uint32_t)0x01000000)
02494 #define
               CAN_F3R2_FB25
02495 #define
                                                     ((uint32_t)0x02000000)
02496 #define
               CAN_F3R2_FB26
                                                     ((uint32_t)0x04000000)
02497 #define
               CAN_F3R2_FB27
                                                     ((uint32_t)0x08000000)
02498 #define
               CAN_F3R2_FB28
                                                     ((uint32_t)0x10000000)
02499 #define
               CAN_F3R2_FB29
                                                     ((uint32_t)0x20000000)
               CAN_F3R2_FB30
                                                     ((uint32_t)0x40000000)
02500 #define
               CAN_F3R2_FB31
                                                      ((uint32_t)0x80000000)
02501 #define
02504 #define
               CAN_F4R2_FB0
                                                     ((uint32_t)0x00000001)
02505 #define
               CAN_F4R2_FB1
                                                     ((uint32_t)0x00000002)
               CAN_F4R2_FB2
02506 #define
                                                     ((uint32 t)0x00000004)
               CAN_F4R2_FB3
                                                     ((uint32_t)0x00000008)
02507 #define
02508 #define
               CAN_F4R2_FB4
                                                     ((uint32_t)0x00000010)
02509 #define
               CAN_F4R2_FB5
                                                     ((uint32_t)0x00000020)
02510 #define
               CAN_F4R2_FB6
                                                      ((uint32_t)0x00000040)
02511 #define
               CAN_F4R2_FB7
                                                     ((uint32_t)0x00000080)
02512 #define
               CAN F4R2 FB8
                                                     ((uint32_t)0x00000100)
((uint32_t)0x00000200)
               CAN_F4R2_FB9
02513 #define
02514 #define
               CAN_F4R2_FB10
                                                     ((uint32_t)0x00000400)
               CAN_F4R2_FB11
02515 #define
                                                     ((uint32_t)0x00000800)
02516 #define
               CAN_F4R2_FB12
                                                     ((uint32_t)0x00001000)
02517 #define
               CAN_F4R2_FB13
                                                     ((uint32_t)0x00002000)
               CAN_F4R2_FB14
02518 #define
                                                     ((uint32_t)0x00004000)
02519 #define
               CAN_F4R2_FB15
                                                     ((uint32_t)0x00008000)
                                                     ((uint32_t)0x00010000)
               CAN_F4R2_FB16
02520 #define
02521 #define
               CAN_F4R2_FB17
                                                     ((uint32_t)0x00020000)
               CAN_F4R2_FB18
                                                     ((uint32_t)0x00040000)
02522 #define
02523 #define
               CAN_F4R2_FB19
                                                      ((uint32_t)0x00080000)
02524 #define
               CAN_F4R2_FB20
                                                     ((uint32_t)0x00100000)
               CAN_F4R2_FB21
02525 #define
                                                     ((uint32 t)0x00200000)
               CAN_F4R2_FB22
02526 #define
                                                     ((uint32_t)0x00400000)
                                                     ((uint32_t)0x00800000)
02527 #define
               CAN_F4R2_FB23
02528 #define
               CAN_F4R2_FB24
                                                     ((uint32_t)0x01000000
02529 #define
               CAN_F4R2_FB25
                                                     ((uint32_t)0x02000000)
02530 #define
               CAN_F4R2_FB26
                                                     ((uint32_t)0x04000000)
                                                     ((uint32_t)0x08000000)
((uint32_t)0x10000000)
02531 #define
               CAN F4R2 FB27
               CAN_F4R2_FB28
02532 #define
```

```
02533 #define
               CAN_F4R2_FB29
                                                      ((uint32_t)0x20000000)
               CAN_F4R2_FB30
02534 #define
                                                      ((uint32_t)0x40000000)
02535 #define
               CAN_F4R2_FB31
                                                      ((uint32_t)0x80000000)
02537 /************ Bit definition for CAN_F5R2 register ************************
                                                     ((uint32_t)0x00000001)
((uint32_t)0x00000002)
02538 #define CAN F5R2 FB0
               CAN_F5R2_FB1
02539 #define
               CAN_F5R2_FB2
02540 #define
                                                      ((uint32_t)0x00000004)
02541 #define
               CAN_F5R2_FB3
                                                      ((uint32_t)0x00000008)
02542 #define
               CAN_F5R2_FB4
                                                      ((uint32_t)0x00000010)
02543 #define
               CAN F5R2 FB5
                                                      ((uint32_t)0x00000020)
               CAN_F5R2_FB6
02544 #define
                                                      ((uint32 t)0x00000040)
               CAN F5R2 FB7
02545 #define
                                                      ((uint32_t)0x00000080)
02546 #define
               CAN_F5R2_FB8
                                                      ((uint32_t)0x00000100)
02547 #define
               CAN_F5R2_FB9
                                                      ((uint32_t)0x00000200)
02548 #define
               CAN_F5R2_FB10
                                                      ((uint32_t)0x00000400)
02549 #define
               CAN_F5R2_FB11
                                                      ((uint32_t)0x00000800)
02550 #define
               CAN F5R2 FB12
                                                      ((uint32_t)0x00001000)
               CAN_F5R2_FB13
                                                      ((uint32 t)0x00002000)
02551 #define
02552 #define
               CAN_F5R2_FB14
                                                      ((uint32_t)0x00004000)
02553 #define
               CAN_F5R2_FB15
                                                      ((uint32_t)0x00008000)
02554 #define
               CAN_F5R2_FB16
                                                      ((uint32_t)0x00010000)
02555 #define
               CAN_F5R2_FB17
                                                      ((uint32_t)0x00020000)
               CAN F5R2 FB18
02556 #define
                                                      ((uint32_t)0x00040000)
               CAN F5R2 FB19
                                                      ((uint32_t)0x00080000)
02557 #define
02558 #define
               CAN_F5R2_FB20
                                                      ((uint32_t)0x00100000)
               CAN_F5R2_FB21
02559 #define
                                                      ((uint32_t)0x00200000)
02560 #define
               CAN_F5R2_FB22
                                                      ((uint32_t)0x00400000)
02561 #define
               CAN_F5R2_FB23
                                                      ((uint32_t)0x00800000)
02562 #define
               CAN F5R2 FB24
                                                      ((uint32_t)0x01000000)
02563 #define
               CAN F5R2 FB25
                                                      ((uint32 t) 0x02000000)
02564 #define
               CAN_F5R2_FB26
                                                      ((uint32_t)0x04000000)
02565 #define
               CAN_F5R2_FB27
                                                      ((uint32_t)0x08000000)
02566 #define
               CAN_F5R2_FB28
                                                      ((uint32_t)0x10000000)
02567 #define
               CAN_F5R2_FB29
                                                      ((uint32_t)0x20000000)
02568 #define
               CAN_F5R2_FB30
                                                      ((uint32_t)0x40000000)
02569 #define
               CAN F5R2 FB31
                                                      ((uint32 t)0x80000000)
02571 /*********** Bit definition for CAN F6R2 register ************************
                                                      ((uint32_t)0x00000001)
02572 #define CAN_F6R2_FB0
               CAN_F6R2_FB1
                                                      ((uint32_t)0x00000002)
02573 #define
02574 #define
               CAN_F6R2_FB2
                                                      ((uint32_t)0x00000004)
02575 #define
               CAN_F6R2_FB3
                                                      ((uint32_t)0x00000008)
               CAN_F6R2_FB4
02576 #define
                                                      ((uint32 t)0x00000010)
               CAN F6R2_FB5
02577 #define
                                                      ((uint32 t)0x00000020)
02578 #define
               CAN_F6R2_FB6
                                                      ((uint32_t)0x00000040)
               CAN_F6R2_FB7
                                                      ((uint32_t)0x00000080)
02579 #define
02580 #define
               CAN_F6R2_FB8
                                                      ((uint32_t)0x00000100)
02581 #define
               CAN_F6R2_FB9
                                                      ((uint32_t)0x00000200)
02582 #define
               CAN F6R2 FB10
                                                      ((uint32_t)0x00000400)
               CAN F6R2 FB11
02583 #define
                                                      ((uint32 t)0x00000800)
               CAN_F6R2_FB12
02584 #define
                                                      ((uint32 t) 0x00001000)
02585 #define
               CAN_F6R2_FB13
                                                      ((uint32_t)0x00002000)
02586 #define
               CAN_F6R2_FB14
                                                      ((uint32_t)0x00004000)
02587 #define
               CAN_F6R2_FB15
                                                      ((uint32_t)0x00008000)
02588 #define
               CAN_F6R2_FB16
                                                      ((uint32_t)0x00010000)
                                                      ((uint32_t)0x00020000)
02589 #define
               CAN_F6R2_FB17
               CAN_F6R2_FB18
                                                      ((uint32_t)0x00040000)
02590 #define
               CAN_F6R2_FB19
                                                      ((uint32_t)0x00080000)
02591 #define
                                                      ((uint32_t)0x00100000)
02592 #define
               CAN F6R2 FB20
02593 #define
               CAN_F6R2_FB21
                                                      ((uint32_t)0x00200000)
02594 #define
               CAN_F6R2_FB22
                                                      ((uint32_t)0x00400000)
                                                      ((uint32_t)0x00800000)
02595 #define
               CAN F6R2 FB23
02596 #define
               CAN F6R2 FB24
                                                      ((uint32_t)0x01000000)
02597 #define
               CAN_F6R2_FB25
                                                      ((uint32_t)0x02000000)
02598 #define
               CAN_F6R2_FB26
                                                      ((uint32_t)0x04000000)
02599 #define
               CAN_F6R2_FB27
                                                      ((uint32_t)0x08000000)
02600 #define
               CAN_F6R2_FB28
                                                      ((uint32_t)0x10000000)
02601 #define
               CAN_F6R2_FB29
CAN_F6R2_FB30
                                                      ((uint32_t)0x20000000)
02602 #define
                                                      ((uint32 t)0x40000000)
02603 #define
               CAN_F6R2_FB31
                                                      ((uint32_t)0x80000000)
02605 /**********
                            Bit definition for CAN_F7R2 register
02606 #define
               CAN_F7R2_FB0
                                                      ((uint32_t)0x00000001)
02607 #define
               CAN_F7R2_FB1
                                                      ((uint32_t)0x00000002)
               CAN_F7R2_FB2
02608 #define
                                                      ((uint32_t)0x00000004)
               CAN_F7R2_FB3
02609 #define
                                                      ((uint32_t)0x00000008)
               CAN_F7R2_FB4
                                                      ((uint32_t)0x00000010)
02610 #define
02611 #define
               CAN_F7R2_FB5
                                                      ((uint32_t)0x00000020)
               CAN_F7R2_FB6
                                                      ((uint32_t)0x00000040)
02612 #define
02613 #define
               CAN_F7R2_FB7
                                                      ((uint32_t)0x00000080)
02614 #define
               CAN F7R2 FB8
                                                      ((uint32_t)0x00000100)
               CAN_F7R2_FB9
                                                      ((uint32 t)0x00000200)
02615 #define
               CAN_F7R2_FB10
02616 #define
                                                      ((uint32_t)0x00000400)
02617 #define
               CAN_F7R2_FB11
                                                      ((uint32_t)0x00000800)
02618 #define
               CAN_F7R2_FB12
                                                      ((uint32_t)0x00001000)
02619 #define
               CAN_F7R2_FB13
                                                      ((uint32_t)0x00002000)
               CAN_F7R2_FB14
02620 #define
                                                      ((uint32_t)0x00004000)
               CAN F7R2 FB15
                                                     ((uint32_t)0x00008000)
((uint32_t)0x00010000)
02621 #define
               CAN_F7R2_FB16
02622 #define
```

```
02623 #define
               CAN_F7R2_FB17
                                                      ((uint32_t)0x00020000)
02624 #define
               CAN_F7R2_FB18
                                                      ((uint32_t)0x00040000)
               CAN_F7R2_FB19
02625 #define
                                                      ((uint32_t)0x00080000)
               CAN_F7R2_FB20
02626 #define
                                                      ((uint32_t)0x00100000)
                                                      ((uint32_t)0x00200000)
((uint32_t)0x00400000)
02627 #define
               CAN F7R2 FB21
               CAN_F7R2_FB22
02628 #define
               CAN_F7R2_FB23
                                                      ((uint32_t)0x00800000)
02629 #define
02630 #define
               CAN_F7R2_FB24
                                                      ((uint32_t)0x01000000)
02631 #define
               CAN_F7R2_FB25
                                                      ((uint32_t)0x02000000)
02632 #define
               CAN F7R2 FB26
                                                      ((uint32_t)0x04000000)
               CAN_F7R2_FB27
02633 #define
                                                      ((uint32_t)0x08000000)
               CAN_F7R2_FB28
02634 #define
                                                      ((uint32_t)0x10000000)
               CAN_F7R2_FB29
02635 #define
                                                      ((uint32_t)0x20000000)
02636 #define
               CAN_F7R2_FB30
                                                      ((uint32_t)0x40000000)
02637 #define
               CAN_F7R2_FB31
                                                       ((uint32_t)0x80000000)
02639 /******************* Bit definition for CAN_F8R2 register *******
                                                                               *********
                                                      ((uint32_t)0x0000001)
02640 #define CAN_F8R2_FB0
               CAN_F8R2_FB1
                                                      ((uint32_t)0x00000002)
02641 #define
               CAN_F8R2_FB2
02642 #define
                                                      ((uint32_t)0x00000004)
02643 #define
               CAN_F8R2_FB3
                                                      ((uint32_t)0x00000008)
02644 #define
               CAN_F8R2_FB4
                                                      ((uint32_t)0x00000010)
02645 #define
               CAN_F8R2_FB5
                                                      ((uint32_t)0x00000020)
               CAN_F8R2_FB6
02646 #define
                                                      ((uint32_t)0x00000040)
                                                      ((uint32_t)0x00000080)
((uint32_t)0x00000100)
02647 #define
               CAN_F8R2_FB7
02648 #define
               CAN_F8R2_FB8
02649 #define
               CAN_F8R2_FB9
                                                      ((uint32_t)0x00000200)
02650 #define
               CAN_F8R2_FB10
                                                      ((uint32_t)0x00000400)
02651 #define
               CAN_F8R2_FB11
                                                      ((uint32_t)0x00000800)
02652 #define
               CAN_F8R2_FB12
                                                      ((uint32_t)0x00001000)
               CAN_F8R2_FB13
02653 #define
                                                      ((uint32_t)0x00002000)
               CAN_F8R2_FB14
                                                      ((uint32_t)0x00004000)
02654 #define
02655 #define
               CAN_F8R2_FB15
                                                      ((uint32_t)0x00008000)
02656 #define
               CAN_F8R2_FB16
                                                      ((uint32_t)0x00010000)
02657 #define
               CAN_F8R2_FB17
                                                      ((uint32_t)0x00020000)
02658 #define
               CAN_F8R2_FB18
                                                      ((uint32_t)0x00040000)
02659 #define
               CAN_F8R2_FB19
                                                      ((uint32_t)0x00080000)
               CAN_F8R2_FB20
                                                      ((uint32_t)0x00100000)
02660 #define
               CAN_F8R2_FB21
                                                      ((uint32_t)0x00200000)
02661 #define
                                                      ((uint32_t)0x00400000)
02662 #define
               CAN_F8R2_FB22
02663 #define
               CAN_F8R2_FB23
                                                      ((uint32_t)0x00800000)
02664 #define
               CAN_F8R2_FB24
                                                      ((uint32_t)0x01000000)
               CAN_F8R2_FB25
                                                      ((uint32_t)0x02000000)
02665 #define
                                                      ((uint32_t)0x04000000)
((uint32_t)0x08000000)
               CAN_F8R2_FB26
02666 #define
02667 #define
               CAN_F8R2_FB27
               CAN_F8R2_FB28
                                                      ((uint32_t)0x10000000)
02668 #define
02669 #define
               CAN_F8R2_FB29
                                                      ((uint32_t)0x20000000)
02670 #define
               CAN_F8R2_FB30
                                                      ((uint32_t)0x40000000)
02671 #define
               CAN_F8R2_FB31
                                                      ((uint32 t)0x80000000)
02673 /************* Bit definition for CAN F9R2 register ******
                                                                               *******
                                                      ((uint32_t)0x00000001)
02674 #define CAN_F9R2_FB0
               CAN_F9R2_FB1
02675 #define
                                                      ((uint32_t)0x00000002)
02676 #define
               CAN_F9R2_FB2
                                                      ((uint32_t)0x00000004)
02677 #define
               CAN_F9R2_FB3
                                                      ((uint32_t)0x00000008)
02678 #define
               CAN_F9R2_FB4
                                                      ((uint32_t)0x00000010)
02679 #define
               CAN_F9R2_FB5
                                                      ((uint32_t)0x00000020)
               CAN_F9R2_FB6
                                                      ((uint32_t)0x00000040)
02680 #define
               CAN_F9R2_FB7
                                                      ((uint32_t)0x00000080)
02681 #define
               CAN_F9R2_FB8
                                                      ((uint32_t)0x00000100)
02682 #define
02683 #define
               CAN_F9R2_FB9
                                                      ((uint32_t)0x00000200)
02684 #define
               CAN_F9R2_FB10
                                                      ((uint32_t)0x00000400)
               CAN_F9R2_FB11
02685 #define
                                                      ((uint32 t)0x00000800)
               CAN_F9R2_FB12
                                                      ((uint32_t)0x00001000)
02686 #define
02687 #define
               CAN_F9R2_FB13
                                                      ((uint32_t)0x00002000)
02688 #define
               CAN_F9R2_FB14
                                                      ((uint32_t)0x00004000)
02689 #define
               CAN_F9R2_FB15
                                                      ((uint32_t)0x00008000)
02690 #define
               CAN_F9R2_FB16
                                                      ((uint32_t)0x00010000)
02691 #define
               CAN F9R2 FB17
                                                      ((uint32_t)0x00020000)
((uint32_t)0x00040000)
               CAN_F9R2_FB18
02692 #define
02693 #define
               CAN_F9R2_FB19
                                                      ((uint32_t)0x00080000)
               CAN_F9R2_FB20
02694 #define
                                                      ((uint32_t)0x00100000)
02695 #define
               CAN_F9R2_FB21
                                                      ((uint32_t)0x00200000)
02696 #define
               CAN_F9R2_FB22
                                                      ((uint32_t)0x00400000)
02697 #define
               CAN_F9R2_FB23
                                                      ((uint32_t)0x00800000)
02698 #define
               CAN_F9R2_FB24
                                                      ((uint32_t)0x01000000)
                                                      ((uint32_t)0x02000000)
               CAN_F9R2_FB25
02699 #define
02700 #define
               CAN_F9R2_FB26
                                                      ((uint32_t)0x04000000)
02701 #define
               CAN_F9R2_FB27
                                                      ((uint32_t)0x08000000)
02702 #define
               CAN_F9R2_FB28
                                                      ((uint32_t)0x10000000)
02703 #define
               CAN_F9R2_FB29
                                                      ((uint32_t)0x20000000)
               CAN_F9R2_FB30
02704 #define
                                                      ((uint32 t) 0x40000000)
02705 #define
               CAN F9R2 FB31
                                                      ((uint32 t)0x80000000)
02707 /***********
                            Bit definition for CAN_F10R2 register
02708 #define
               CAN_F10R2_FB0
                                                      ((uint32_t)0x00000001)
02709 #define
               CAN_F10R2_FB1
                                                      ((uint32_t)0x00000002)
02710 #define
               CAN_F10R2_FB2
                                                      ((uint32_t)0x00000004)
                                                      ((uint32_t)0x00000008)
((uint32_t)0x00000010)
02711 #define
               CAN_F10R2_FB3
               CAN_F10R2_FB4
02712 #define
```

```
02713 #define
                CAN_F10R2_FB5
                                                      ((uint32_t)0x00000020)
                                                       ((uint32_t)0x00000040)
02714 #define
                CAN_F10R2_FB6
02715 #define
                CAN_F10R2_FB7
                                                       ((uint32_t)0x00000080)
                CAN_F10R2_FB8
02716 #define
                                                       ((uint32_t)0x00000100)
                                                      ((uint32_t)0x00000200)
((uint32_t)0x00000400)
02717 #define
                CAN F10R2 FB9
02718 #define
                CAN F10R2 FB10
02719 #define
                CAN_F10R2_FB11
                                                       ((uint32_t)0x00000800)
02720 #define
                CAN_F10R2_FB12
                                                       ((uint32_t)0x00001000)
02721 #define
                CAN_F10R2_FB13
                                                       ((uint32_t)0x00002000)
02722 #define
                CAN F10R2 FB14
                                                       ((uint32_t)0x00004000)
               CAN_F10R2_FB15
02723 #define
                                                      ((uint32_t)0x00008000)
                CAN F10R2 FB16
02724 #define
                                                      ((uint32_t)0x00010000)
02725 #define
                CAN_F10R2_FB17
                                                       ((uint32_t)0x00020000)
02726 #define
                CAN_F10R2_FB18
                                                       ((uint32_t)0x00040000)
02727 #define
                CAN_F10R2_FB19
                                                       ((uint32_t)0x00080000)
02728 #define
                CAN_F10R2_FB20
                                                       ((uint32_t)0x00100000)
02729 #define
                CAN F10R2 FB21
                                                       ((uint32_t)0x00200000)
                CAN_F10R2_FB22
                                                       ((uint32 t)0x00400000)
02730 #define
02731 #define
                CAN_F10R2_FB23
                                                      ((uint32_t)0x00800000)
02732 #define
                CAN_F10R2_FB24
                                                       ((uint32_t)0x01000000)
02733 #define
                CAN_F10R2_FB25
                                                       ((uint32_t)0x02000000)
02734 #define
                CAN_F10R2_FB26
                                                       ((uint32_t)0x04000000)
               CAN_F10R2_FB27
02735 #define
                                                       ((uint32_t)0x08000000)
                                                      ((uint32_t)0x10000000)
02736 #define
                CAN F10R2 FB28
02737 #define
                CAN_F10R2_FB29
                                                       ((uint32_t)0x20000000)
02738 #define
                CAN_F10R2_FB30
                                                       ((uint32_t)0x40000000)
02739 #define
                CAN_F10R2_FB31
                                                        (uint32_t) 0x80000000)
02741 /****************** Bit definition for CAN_F11R2 register *******
02742 #define
               CAN_F11R2_FB0
                                                      ((uint32_t)0x00000001)
02743 #define
                CAN_F11R2_FB1
                                                      ((uint32 t)0x00000002)
02744 #define
                CAN_F11R2_FB2
                                                       ((uint32_t)0x00000004)
02745 #define
                CAN_F11R2_FB3
                                                       ((uint32_t)0x00000008)
02746 #define
                CAN_F11R2_FB4
                                                       ((uint32_t)0x00000010)
02747 #define
                CAN_F11R2_FB5
                                                       ((uint32_t)0x00000020)
02748 #define
                CAN_F11R2_FB6
                                                       ((uint32_t)0x00000040)
02749 #define
                CAN_F11R2_FB7
                                                       ((uint32_t)0x00000080)
                                                      ((uint32_t)0x00000100)
02750 #define
                CAN F11R2 FB8
                CAN_F11R2_FB9
                                                      ((uint32_t)0x00000200)
02751 #define
                                                       ((uint32_t)0x00000400)
02752 #define
                CAN_F11R2_FB10
02753 #define
                CAN_F11R2_FB11
                                                       ((uint32_t)0x00000800)
02754 #define
                CAN_F11R2_FB12
                                                       ((uint32_t)0x00001000)
               CAN_F11R2_FB13
02755 #define
                                                      ((uint32_t)0x00002000)
                                                      ((uint32_t)0x00004000)
((uint32_t)0x00008000)
02756 #define
                CAN F11R2 FB14
02757 #define
                CAN_F11R2_FB15
                CAN_F11R2_FB16
                                                       ((uint32_t)0x00010000)
02758 #define
02759 #define
                CAN_F11R2_FB17
                                                       ((uint32_t)0x00020000)
02760 #define
                CAN_F11R2_FB18
                                                       ((uint32_t)0x00040000)
02761 #define
                CAN F11R2 FB19
                                                       ((uint32_t)0x00080000)
                CAN F11R2 FB20
02762 #define
                                                      ((uint32 t)0x00100000)
02763 #define
                CAN_F11R2_FB21
                                                      ((uint32 t) 0x00200000)
02764 #define
                CAN_F11R2_FB22
                                                       ((uint32_t)0x00400000)
02765 #define
                CAN_F11R2_FB23
                                                       ((uint32_t)0x00800000)
02766 #define
                CAN_F11R2_FB24
                                                       ((uint32_t)0x01000000)
02767 #define
                CAN F11R2 FB25
                                                       ((uint32_t)0x02000000)
02768 #define
                CAN_F11R2_FB26
                                                       ((uint32_t)0x04000000)
                CAN_F11R2_FB27
                                                       ((uint32_t)0x08000000)
02769 #define
02770 #define
                CAN_F11R2_FB28
                                                       ((uint32_t)0x10000000)
                CAN_F11R2_FB29
02771 #define
                                                       ((uint32_t)0x20000000)
02772 #define
                CAN_F11R2_FB30
                                                       ((uint32_t)0x40000000)
02773 #define
               CAN_F11R2_FB31
                                                       ((uint32 t)0x80000000)
02775 /***************** Bit definition for CAN_F12R2 register *******
                                                                                +++++++++/
                                                      ((uint32_t)0x00000001)
((uint32_t)0x00000002)
               CAN_F12R2_FB0
02776 #define
02777 #define
                CAN_F12R2_FB1
02778 #define
                CAN_F12R2_FB2
                                                       ((uint32_t)0x00000004)
02779 #define
                CAN_F12R2_FB3
                                                       ((uint32_t)0x00000008)
02780 #define
                CAN_F12R2_FB4
                                                       ((uint32_t)0x00000010)
02781 #define
                CAN F12R2 FB5
                                                       ((uint32_t)0x00000020)
02782 #define
                CAN F12R2 FB6
                                                      ((uint32 t)0x00000040)
02783 #define
                CAN_F12R2_FB7
                                                      ((uint32_t)0x00000080)
02784 #define
                CAN_F12R2_FB8
                                                       ((uint32_t)0x00000100)
02785 #define
                CAN_F12R2_FB9
                                                       ((uint32_t)0x00000200)
02786 #define
                CAN F12R2 FB10
                                                       ((uint32_t)0x00000400)
02787 #define
                CAN_F12R2_FB11
                                                       ((uint32_t)0x00000800)
02788 #define
               CAN_F12R2_FB12
                                                       ((uint32_t)0x00001000)
02789 #define
                                                       ((uint32_t)0x00002000)
                CAN_F12R2_FB13
                CAN_F12R2_FB14
02790 #define
                                                       ((uint32_t)0x00004000)
                CAN_F12R2_FB15
02791 #define
                                                       ((uint32_t)0x00008000)
02792 #define
                CAN_F12R2_FB16
                                                       ((uint32_t)0x00010000)
02793 #define
                CAN F12R2 FB17
                                                       ((uint32_t)0x00020000)
               CAN_F12R2_FB18
02794 #define
                                                      ((uint32 t)0x00040000)
02795 #define
                CAN F12R2 FB19
                                                       ((uint32_t)0x00080000)
02796 #define
                CAN_F12R2_FB20
                                                       ((uint32_t)0x00100000)
02797 #define
                CAN_F12R2_FB21
                                                       ((uint32_t)0x00200000
02798 #define
                CAN_F12R2_FB22
                                                       ((uint32_t)0x00400000)
02799 #define
                CAN_F12R2_FB23
                                                       ((uint32_t)0x00800000)
                                                      ((uint32_t)0x01000000)
((uint32_t)0x02000000)
02800 #define
                CAN F12R2 FB24
               CAN_F12R2_FB25
02801 #define
```

```
02802 #define CAN_F12R2_FB26
                                            ((uint32_t)0x04000000)
02803 #define CAN_F12R2_FB27
                                            ((uint32_t)0x08000000)
02804 #define
            CAN_F12R2_FB28
                                            ((uint32_t)0x10000000)
02805 #define CAN_F12R2_FB29
                                            ((uint32_t)0x20000000)
02806 #define
            CAN F12R2 FB30
                                            ((uint32_t)0x40000000)
((uint32_t)0x80000000)
02807 #define CAN F12R2 FB31
02809 /************** Bit definition for CAN_F13R2 register ******
02810 #define CAN_F13R2_FB0
                                            ((uint32_t)0x00000001)
02811 #define CAN_F13R2_FB1
                                             ((uint32_t)0x00000002)
02812 #define
            CAN F13R2 FB2
                                             ((uint32_t)0x00000004)
02813 #define CAN_F13R2_FB3
                                            ((uint32_t)0x00000008)
02814 #define CAN F13R2 FB4
                                            ((uint32_t)0x00000010)
02815 #define CAN_F13R2_FB5
                                            ((uint32_t)0x00000020)
02816 #define CAN_F13R2_FB6
                                             ((uint32_t)0x00000040)
02817 #define
            CAN_F13R2_FB7
                                             ((uint32_t)0x00000080)
02818 #define
            CAN_F13R2_FB8
                                            ((uint32_t)0x00000100)
02819 #define
            CAN F13R2 FB9
                                            ((uint32_t)0x00000200)
            CAN_F13R2_FB10
                                            ((uint32_t)0x00000400)
02820 #define
02821 #define CAN_F13R2_FB11
                                            ((uint32_t)0x00000800)
                                            ((uint32_t)0x00001000)
02822 #define
            CAN_F13R2_FB12
02823 #define
            CAN_F13R2_FB13
                                            ((uint32_t)0x00002000)
02824 #define
            CAN_F13R2_FB14
                                            ((uint32_t)0x00004000)
02825 #define CAN_F13R2_FB15
                                            ((uint32_t)0x00008000)
                                            ((uint32_t)0x00010000)
((uint32_t)0x00020000)
02826 #define CAN F13R2 FB16
02827 #define CAN_F13R2_FB17
02828 #define CAN_F13R2_FB18
                                            ((uint32_t)0x00040000)
02829 #define
            CAN_F13R2_FB19
                                            ((uint32_t)0x00080000)
02830 #define CAN_F13R2_FB20
                                            ((uint32_t)0x00100000)
02831 #define CAN_F13R2_FB21
                                            ((uint32_t)0x00200000)
02832 #define CAN_F13R2_FB22
                                            ((uint32_t)0x00400000)
                                            ((uint32_t)0x00800000)
02833 #define CAN_F13R2_FB23
02834 #define CAN_F13R2_FB24
                                            ((uint32_t)0x01000000)
02835 #define CAN_F13R2_FB25
                                            ((uint32_t)0x02000000)
02836 #define
            CAN_F13R2_FB26
                                            ((uint32_t)0x04000000)
02837 #define CAN_F13R2_FB27
                                            ((uint32_t)0x08000000)
02838 #define CAN_F13R2_FB28
                                            ((uint32_t)0x10000000)
02839 #define CAN F13R2 FB29
                                            ((uint32 t)0x20000000)
02840 #define CAN_F13R2_FB30
                                            ((uint32_t)0x40000000)
02841 #define CAN_F13R2_FB31
                                            ((uint32_t)0x80000000)
02844 /*
02845 /*
                             CRC calculation unit
02846 /*
02849 #define CRC_DR_DR
                                            ((uint32_t)0xFFFFFFF)
02853 #define CRC_IDR_IDR
                                            ((uint8_t)0xFF)
02856 /*************** Bit definition for CRC_CR register **********************
02857 #define CRC CR RESET
                                            ((uint8 t)0x01)
02860 /*
02861 /*
                               Crypto Processor
02862 /*
02864 /************* Bits definition for CRYP_CR register **********************
                                            ((uint32_t)0x00000004)
02865 #define CRYP_CR_ALGODIR
02867 #define CRYP_CR_ALGOMODE
                                            ((uint32_t)0x00000038)
02868 #define CRYP_CR_ALGOMODE_0
                                            ((uint32_t)0x00000008)
02869 #define CRYP CR ALGOMODE 1
                                            ((uint32 t)0x00000010)
                                            ((uint32_t)0x00000020)
((uint32_t)0x00000000)
02870 #define CRYP_CR_ALGOMODE_2
02871 #define CRYP_CR_ALGOMODE_TDES_ECB
02872 #define CRYP_CR_ALGOMODE_TDES_CBC
                                            ((uint32_t)0x00000008)
02873 #define CRYP_CR_ALGOMODE_DES_ECB
                                            ((uint32_t)0x00000010)
                                           ((uint32_t)0x00000018)
02874 #define CRYP_CR_ALGOMODE_DES_CBC
02875 #define CRYP_CR_ALGOMODE_AES_ECB
                                            ((uint32_t)0x00000020)
02876 #define CRYP_CR_ALGOMODE_AES_CBC
                                            ((uint32 t)0x00000028)
02877 #define CRYP_CR_ALGOMODE_AES_CTR
                                            ((uint32_t)0x00000030)
02878 #define CRYP_CR_ALGOMODE_AES_KEY
                                            ((uint32_t)0x00000038)
02879
02880 #define CRYP_CR_DATATYPE
                                            ((uint32_t)0x000000C0)
02881 #define CRYP_CR_DATATYPE_0
                                            ((uint32_t)0x00000040)
                                            ((uint32_t)0x00000080)
02882 #define CRYP_CR_DATATYPE_1
                                            ((uint32_t)0x00000300)
02883 #define CRYP_CR_KEYSIZE
02884 #define CRYP_CR_KEYSIZE_0
                                            ((uint32_t)0x00000100)
02885 #define CRYP_CR_KEYSIZE_1
                                            ((uint32_t)0x00000200)
02886 #define CRYP_CR_FFLUSH
                                            ((uint32_t)0x00004000)
02887 #define CRYP CR CRYPEN
                                            ((uint32 t)0x00008000)
((uint32_t)0x00000001)
02889 #define CRYP SR IFEM
02890 #define CRYP_SR_IFNF
                                            ((uint32_t)0x00000002)
02891 #define CRYP_SR_OFNE
                                            ((uint32_t)0x00000004)
02892 #define CRYP_SR_OFFU
                                            ((uint32_t)0x00000008)
02893 #define CRYP_SR_BUSY
                                            ((uint32 t)0x00000010)
02895 #define CRYP DMACR DIEN
                                            ((uint32_t)0x00000001)
```

```
((uint32_t)0x00000002)
02896 #define CRYP_DMACR_DOEN
02897 /************* Bits definition for CRYP_IMSCR register ******************/
02898 #define CRYP_IMSCR_INIM
                                         ((uint32_t)0x00000001)
02899 #define CRYP_IMSCR_OUTIM
                                         ((uint32 t)0x00000002)
((uint32_t)0x000000001)
((uint32_t)0x00000002)
02901 #define CRYP_RISR_OUTRIS
02902 #define CRYP_RISR_INRIS
02903 /***************** Bits definition for CRYP_MISR register
                          ((uint32_t)0x00000001)
02904 #define CRYP_MISR_INMIS
02905 #define CRYP_MISR_OUTMIS
                                         ((uint32_t)0x00000002)
02906
02908 /*
02909 /*
                        Digital to Analog Converter
02910 /*
02912 /****************** Bit definition for DAC_CR register *******************
02913 #define DAC_CR_EN1
02914 #define DAC_CR_BOFF1
                                         ((uint32 t)0x00000001)
                                         ((uint32_t)0x00000002)
02915 #define DAC_CR_TEN1
                                         ((uint32_t)0x00000004)
02917 #define DAC_CR_TSEL1
                                         ((uint32_t)0x00000038
02918 #define DAC_CR_TSEL1_0
                                         ((uint32_t)0x00000008)
02919 #define DAC_CR_TSEL1_1
                                         ((uint32_t)0x00000010)
02920 #define DAC_CR_TSEL1_2
                                         ((uint32 t)0x00000020)
02922 #define DAC_CR_WAVE1
                                         ((uint32_t)0x000000C0)
02923 #define DAC_CR_WAVE1_0
                                         ((uint32_t)0x00000040)
02924 #define DAC_CR_WAVE1_1
                                         ((uint32_t)0x00000080)
02926 #define DAC_CR_MAMP1
                                         ((uint32_t)0x00000F00)
02927 #define DAC CR MAMP1 0
                                         ((uint32_t)0x00000100)
02928 #define DAC_CR_MAMP1_1
                                         ((uint32 t)0x00000200)
02929 #define DAC CR MAMP1 2
                                         ((uint32_t)0x00000400)
02930 #define DAC_CR_MAMP1_3
                                         ((uint32_t)0x00000800)
02932 #define DAC_CR_DMAEN1
                                         ((uint32_t)0x00001000)
02933 #define
            DAC_CR_EN2
                                         ((uint32_t)0x00010000)
02934 #define
           DAC_CR_BOFF2
                                         ((uint32_t)0x00020000)
02935 #define DAC_CR_TEN2
                                         ((uint32_t)0x00040000)
                                         ((uint32_t)0x00380000)
02937 #define DAC CR TSEL2
                                         ((uint32_t)0x00080000)
02938 #define DAC_CR_TSEL2_0
02939 #define DAC_CR_TSEL2_1
                                         ((uint32_t)0x00100000)
02940 #define DAC_CR_TSEL2_2
                                         ((uint32_t)0x00200000)
02942 #define DAC_CR_WAVE2
                                         ((uint32_t)0x00C00000)
02943 #define DAC_CR_WAVE2_0
                                         ((uint32_t)0x00400000)
02944 #define DAC CR WAVE2 1
                                         ((uint32 t)0x00800000)
02946 #define DAC_CR_MAMP2
                                         ((uint32_t)0x0F000000)
02947 #define DAC_CR_MAMP2_0
                                         ((uint32_t)0x01000000)
02948 #define DAC_CR_MAMP2_1
                                         ((uint32_t)0x02000000)
02949 #define DAC_CR_MAMP2_2
                                         ((uint32_t)0x04000000)
02950 #define DAC_CR_MAMP2_3
                                         ((uint32_t)0x08000000)
02952 #define DAC CR DMAEN2
                                         ((uint32 t)0x10000000)
02954 /********* Bit definition for DAC SWTRIGR register ***********************
02955 #define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01)
02956 #define DAC_SWTRIGR_SWTRIG2
                                         ((uint8_t)0x02)
02958 /************** Bit definition for DAC_DHR12R1 register
02959 #define DAC DHR12R1 DACC1DHR
                                         ((uint16 t)0x0FFF)
02961 /************** Bit definition for DAC_DHR12L1 register ******************
02965 #define DAC_DHR8R1_DACC1DHR
                                         ((uint8_t)0xFF)
02967 /*********** Bit definition for DAC_DHR12R2 register
02968 #define DAC_DHR12R2_DACC2DHR
                                         ((uint16 t)0x0FFF)
02971 #define DAC_DHR12L2_DACC2DHR
                                        ((uint16 t)0xFFF0)
02974 #define DAC_DHR8R2_DACC2DHR
                                         ((uint8_t)0xFF)
02976 /****************** Bit definition for DAC_DHR12RD register ***************
02977 #define DAC_DHR12RD_DACC1DHR
                                         ((uint32_t)0x00000FFF)
02978 #define DAC_DHR12RD_DACC2DHR
                                         ((uint32 t) 0x0FFF0000)
02981 #define DAC_DHR12LD_DACC1DHR
                                        ((uint32_t)0x0000FFF0)
02982 #define DAC_DHR12LD_DACC2DHR
                                         ((uint32_t)0xFFF00000)
02985 #define DAC_DHR8RD_DACC1DHR
                                         ((uint16_t)0x00FF)
02986 #define DAC_DHR8RD_DACC2DHR
                                         ((uint16 t)0xFF00)
02989 #define DAC_DOR1_DACC1DOR
                                         ((uint16 t)0x0FFF)
02991 /**************** Bit definition for DAC_DOR2 register *******************
02992 #define DAC_DOR2_DACC2DOR
                                         ((uint16_t)0x0FFF)
02994 /****************** Bit definition for DAC_SR register ********************
02995 #define DAC_SR_DMAUDR1
                                         ((uint32_t)0x00002000)
02996 #define DAC SR DMAUDR2
                                        ((uint32 t)0x20000000)
02998 /**********************************
03000 /*
03001 /*
03003
```

```
03006 /*
                                      DCMT
03007 /*
03009 /******************* Bits definition for DCMI_CR register *****************
                             ((uint32_t)0x00000001)
03010 #define DCMI_CR_CAPTURE
                                             ((uint32_t)0x00000002)
03011 #define DCMI_CR_CM
03012 #define DCMI_CR_CROP
                                             ((uint32_t)0x00000004)
03013 #define DCMI_CR_JPEG
                                             ((uint32_t)0x00000008)
03014 #define DCMI_CR_ESS
                                             ((uint32_t)0x00000010)
03015 #define DCMI_CR_PCKPOL
                                            ((uint32 t)0x00000020)
                                             ((uint32_t)0x00000040)
03016 #define DCMI CR HSPOL
03017 #define DCMI_CR_VSPOL
                                             ((uint32_t)0x00000080)
03018 #define DCMI_CR_FCRC_0
                                             ((uint32_t)0x00000100)
03019 #define DCMI_CR_FCRC_1
                                             ((uint32_t)0x00000200)
03020 #define DCMI_CR_EDM_0
                                             ((uint32_t)0x00000400)
03021 #define DCMI_CR_EDM_1
                                             ((uint32_t)0x00000800)
03022 #define DCMI_CR_CRE
                                             ((uint32_t)0x00001000)
03023 #define DCMI_CR_ENABLE
                                             ((uint32_t)0x00004000)
03024
03026 #define DCMI_SR_HSYNC
03027 #define DCMI_SR_VSYNC
                                           ((uint32_t)0x00000001)
                                             ((uint32 t)0x00000002)
03028 #define DCMI_SR_FNE
                                             ((uint32 t)0x00000004)
03029
03031 #define DCMI_RISR_FRAME_RIS ((uint32_t)0x00000001)
03032 #define DCMI_RISR_OVF_RIS ((uint32_t)0x00000002)
03032 #define DCMI_RISR_OVF_RIS
03033 #define DCMI_RISR_ERR_RIS
                                             ((uint32_t)0x00000004)
03034 #define DCMI_RISR_VSYNC_RIS
                                            ((uint32 t)0x00000008)
03035 #define DCMI RISR LINE RIS
                                            ((uint32 t)0x00000010)
03036
03038 #define DCMI_IER_FRAME_IE ((uint32_t)0x00000001)
03039 #define DCMI_IER_OVF_IE
                                             ((uint32_t)0x00000002)
                                             ((uint32_t)0x00000004)
((uint32_t)0x00000008)
03040 #define DCMI_IER_ERR_IE
03041 #define DCMI_IER_VSYNC_IE
03042 #define DCMI_IER_LINE_IE
                                             ((uint32_t)0x00000010)
03043

      03045 #define DCMI_MISR_FRAME_MIS
      ((uint32_t)0x00000001)

      03046 #define DCMI_MISR_OVF_MIS
      ((uint32_t)0x00000002)

                                            ((uint32_t)0x00000004)
((uint32_t)0x00000008)
03047 #define DCMI MISR ERR MIS
03048 #define DCMI_MISR_VSYNC_MIS
03049 #define DCMI_MISR_LINE_MIS
                                            ((uint32 t)0x00000010)
03050
((uint32_t)0x00000001)
03053 #define DCMI_ICR_OVF_ISC
                                             ((uint32 t)0x00000002)
03054 #define DCMI_ICR_ERR_ISC
                                             ((uint32_t)0x00000004)
03055 #define DCMI_ICR_VSYNC_ISC
                                             ((uint32_t)0x00000008)
03056 #define DCMI_ICR_LINE_ISC
                                             ((uint32_t)0x00000010)
03057
03059 /*
03060 /*
                                DMA Controller
                                                                          */
03063 /****************** Bits definition for DMA_SxCR register ****************
03064 #define DMA_SxCR_CHSEL
                                           ((uint32_t)0x0E000000)
                                             ((uint32_t)0x02000000)
03065 #define DMA_SxCR_CHSEL_0
03066 #define DMA_SxCR_CHSEL_1
                                             ((uint32_t)0x04000000)
03067 #define DMA_SxCR_CHSEL_2
                                             ((uint32_t)0x08000000)
03068 #define DMA_SxCR_MBURST
                                             ((uint32_t)0x01800000)
03069 #define DMA_SxCR_MBURST_0
                                             ((uint32_t)0x00800000)
03070 #define DMA_SxCR_MBURST_1
                                             ((uint32_t)0x01000000)
03071 #define DMA_SxCR_PBURST
                                             ((uint32_t)0x00600000)
((uint32_t)0x00200000)
03072 #define DMA_SxCR_PBURST_0
03073 #define DMA_SxCR_PBURST_1
                                             ((uint32_t)0x00400000)
03074 #define DMA_SxCR_ACK
                                             ((uint32_t)0x00100000)
03075 #define DMA_SxCR_CT
                                             ((uint32_t)0x00080000)
03076 #define DMA_SxCR_DBM
                                             ((uint32_t)0x00040000)
03077 #define DMA_SxCR_PL
                                             ((uint32_t)0x00030000)
03078 #define DMA_SxCR_PL_0
                                             ((uint32_t)0x00010000)
                                             ((uint32_t)0x00020000)
03079 #define DMA_SxCR_PL_1
03080 #define DMA_SxCR_PINCOS
                                             ((uint32_t)0x00008000)
03081 #define DMA_SxCR_MSIZE
                                             ((uint32_t)0x00006000)
03082 #define DMA_SxCR_MSIZE_0
                                             ((uint32_t)0x00002000)
03083 #define DMA_SxCR_MSIZE_1
                                             ((uint32_t)0x00004000)
03084 #define DMA_SxCR_PSIZE
                                             ((uint32_t)0x00001800)
03085 #define DMA_SxCR_PSIZE_0
                                             ((uint32_t)0x00000800)
03086 #define DMA_SxCR_PSIZE_1
                                             ((uint32_t)0x00001000)
03087 #define DMA_SxCR_MINC
                                             ((uint32_t)0x00000400
03088 #define DMA_SxCR_PINC
                                             ((uint32_t)0x00000200)
03089 #define DMA_SxCR_CIRC
                                             ((uint32_t)0x00000100)
03090 #define DMA_SxCR_DIR
                                             ((uint32_t)0x000000C0)
((uint32_t)0x00000040)
03091 #define DMA_SxCR_DIR_0
```

```
03092 #define DMA_SxCR_DIR_1
                                                    ((uint32_t)0x00000080)
03093 #define DMA_SxCR_PFCTRL
                                                    ((uint32_t)0x00000020)
03094 #define DMA_SxCR_TCIE
                                                    ((uint32_t)0x00000010)
03095 #define DMA_SxCR_HTIE
                                                    ((uint32_t)0x00000008)
03096 #define DMA_SxCR_TEIE
                                                    ((uint32_t)0x00000004)
((uint32_t)0x00000002)
03097 #define DMA_SxCR_DMEIE
03098 #define DMA_SxCR_EN
                                                    ((uint32_t)0x00000001)
03099
03101 #define DMA_SxNDT
                                                    ((uint32_t)0x0000FFFF)
03102 #define DMA_SxNDT_0
                                                    ((uint32 t)0x00000001)
03103 #define DMA_SxNDT_1
                                                    ((uint32_t)0x00000002)
03104 #define DMA_SxNDT_2
                                                    ((uint32_t)0x00000004)
03105 #define DMA_SxNDT_3
                                                    ((uint32_t)0x00000008)
03106 #define DMA_SxNDT_4
                                                    ((uint32_t)0x00000010)
03107 #define DMA_SxNDT_5
                                                    ((uint32_t)0x00000020)
03108 #define DMA_SxNDT_6
                                                    ((uint32_t)0x00000040)
03109 #define DMA_SxNDT_7
                                                    ((uint32_t)0x00000080)
03110 #define DMA_SxNDT_8
                                                    ((uint32_t)0x00000100)
03111 #define DMA_SxNDT_9
                                                    ((uint32_t)0x00000200)
03112 #define DMA_SxNDT_10
                                                    ((uint32_t)0x00000400)
03113 #define DMA_SxNDT_11
                                                    ((uint32_t)0x00000800)
03114 #define DMA_SxNDT_12
                                                    ((uint32_t)0x00001000)
03115 #define DMA_SxNDT_13
                                                    ((uint32_t)0x00002000)
((uint32_t)0x00004000)
03116 #define DMA_SxNDT_14
03117 #define DMA_SxNDT_15
                                                    ((uint32_t)0x00008000)
03118
03119 /***************** Bits definition for DMA_SxFCR register
03120 #define DMA_SxFCR_FEIE
                                                    ((uint32_t)0x00000080)
03121 #define DMA_SxFCR_FS
                                                    ((uint32 t)0x00000038)
03122 #define DMA SxFCR FS 0
                                                    ((uint32_t)0x00000008)
03123 #define DMA_SxFCR_FS_1
                                                    ((uint32_t)0x00000010)
03124 #define DMA_SxFCR_FS_2
                                                    ((uint32_t)0x00000020)
03125 #define DMA_SxFCR_DMDIS
                                                    ((uint32_t)0x00000004)
03126 #define DMA_SxFCR_FTH
                                                    ((uint32_t)0x00000003)
03127 #define DMA_SxFCR_FTH_0
                                                    ((uint32_t)0x00000001)
03128 #define DMA SxFCR FTH 1
                                                    ((uint32 t)0x00000002)
03130 /****************** Bits definition for DMA_LISR register
03131 #define DMA_LISR_TCIF3
                                                   ((uint32_t)0x08000000)
03132 #define DMA_LISR_HTIF3
                                                    ((uint32_t)0x04000000)
03133 #define DMA_LISR_TEIF3
                                                    ((uint32_t)0x02000000)
03134 #define DMA_LISR_DMEIF3
                                                    ((uint32_t)0x01000000)
                                                    ((uint32_t)0x00400000)
03135 #define DMA_LISR_FEIF3
03136 #define DMA_LISR_TCIF2
                                                    ((uint32_t)0x00200000)
03137 #define DMA_LISR_HTIF2
                                                    ((uint32_t)0x00100000)
03138 #define DMA_LISR_TEIF2
                                                    ((uint32_t)0x00080000)
03139 #define DMA_LISR_DMEIF2
                                                    ((uint32_t)0x00040000)
03140 #define DMA LISR FEIF2
                                                    ((uint32 t)0x00010000)
03141 #define DMA_LISR_TCIF1
                                                    ((uint32 t)0x00000800)
03142 #define DMA_LISR_HTIF1
                                                    ((uint32_t)0x00000400)
03143 #define DMA_LISR_TEIF1
                                                    ((uint32_t)0x00000200)
03144 #define DMA_LISR_DMEIF1
                                                    ((uint32_t)0x00000100)
03145 #define DMA_LISR_FEIF1
                                                    ((uint32_t)0x00000040)
03146 #define DMA_LISR_TCIF0
                                                    ((uint32_t)0x00000020)
03147 #define DMA_LISR_HTIF0
                                                    ((uint32_t)0x00000010)
03148 #define DMA_LISR_TEIF0
                                                    ((uint32_t)0x00000008)
03149 #define DMA_LISR_DMEIF0
                                                    ((uint32_t)0x00000004)
03150 #define DMA_LISR_FEIF0
                                                    ((uint32_t)0x00000001)
03151
03152 /************* Bits definition for DMA HISR register *********************
                                                    ((uint32_t)0x08000000)
((uint32_t)0x04000000)
03153 #define DMA_HISR_TCIF7
03154 #define DMA_HISR_HTIF7
03155 #define DMA_HISR_TEIF7
                                                    ((uint32_t)0x02000000)
03156 #define DMA_HISR_DMEIF7
                                                     ((uint32_t)0x01000000)
03157 #define DMA_HISR_FEIF7
                                                    ((uint32_t)0x00400000)
03158 #define DMA HISR TCIF6
                                                    ((uint32_t)0x00200000)
03159 #define DMA HISR HTIF6
                                                    ((uint32 t)0x00100000)
03160 #define DMA_HISR_TEIF6
                                                    ((uint32_t)0x00080000)
03161 #define DMA_HISR_DMEIF6
                                                    ((uint32_t)0x00040000)
03162 #define DMA_HISR_FEIF6
                                                    ((uint32_t)0x00010000)
03163 #define DMA_HISR_TCIF5
                                                    ((uint32_t)0x00000800)
03164 #define DMA_HISR_HTIF5
                                                    ((uint32_t)0x00000400)
03165 #define DMA_HISR_TEIF5
                                                    ((uint32_t)0x00000200)
03166 #define DMA_HISR_DMEIF5
                                                    ((uint32_t)0x00000100)
03167 #define DMA_HISR_FEIF5
                                                    ((uint32_t)0x00000040)
03168 #define DMA_HISR_TCIF4
                                                    ((uint32_t)0x00000020)
03169 #define DMA_HISR_HTIF4
                                                    ((uint32_t)0x00000010)
03170 #define DMA_HISR_TEIF4
                                                    ((uint32_t)0x00000008)
03171 #define DMA_HISR_DMEIF4
                                                    ((uint32 t)0x00000004)
03172 #define DMA HISR FEIF4
                                                    ((uint32 t)0x00000001)
03174 /******************** Bits definition for DMA_LIFCR register
03175 #define DMA_LIFCR_CTCIF3
                                                    ((uint32_t)0x08000000)
03176 #define DMA_LIFCR_CHTIF3
                                                    ((uint32_t)0x04000000)
03177 #define DMA_LIFCR_CTEIF3
                                                    ((uint32_t)0x02000000)
((uint32_t)0x01000000)
03178 #define DMA_LIFCR_CDMEIF3
```

```
03179 #define DMA_LIFCR_CFEIF3
                                                 ((uint32_t)0x00400000)
                                                  ((uint32_t)0x00200000)
03180 #define DMA_LIFCR_CTCIF2
03181 #define DMA_LIFCR_CHTIF2
                                                  ((uint32_t)0x00100000)
03182 #define DMA_LIFCR_CTEIF2
                                                 ((uint32_t)0x00080000)
03183 #define DMA_LIFCR_CDMEIF2
                                                 ((uint32_t)0x00040000)
((uint32_t)0x00010000)
03184 #define DMA_LIFCR_CFEIF2
03185 #define DMA_LIFCR_CTCIF1
                                                 ((uint32_t)0x00000800)
03186 #define DMA_LIFCR_CHTIF1
                                                 ((uint32_t)0x00000400)
03187 #define DMA_LIFCR_CTEIF1
                                                 ((uint32_t)0x00000200)
03188 #define DMA_LIFCR_CDMEIF1
                                                 ((uint32_t)0x00000100)
03189 #define DMA_LIFCR_CFEIF1
                                                 ((uint32_t)0x00000040)
03190 #define DMA LIFCR CTCIF0
                                                 ((uint32_t)0x00000020)
03191 #define DMA_LIFCR_CHTIF0
                                                 ((uint32_t)0x00000010)
03192 #define DMA_LIFCR_CTEIF0
                                                 ((uint32_t)0x00000008)
03193 #define DMA_LIFCR_CDMEIF0
                                                  ((uint32_t)0x00000004)
03194 #define DMA_LIFCR_CFEIF0
                                                 ((uint32_t)0x00000001)
03195
03196 /************************* Bits definition for DMA_HIFCR register
                                                                   *******
03197 #define DMA_HIFCR_CTCIF7
                                                 ((uint32_t)0x08000000)
03198 #define DMA_HIFCR_CHTIF7
                                                  ((uint32_t)0x04000000)
03199 #define DMA_HIFCR_CTEIF7
                                                  ((uint32_t)0x02000000)
03200 #define DMA_HIFCR_CDMEIF7
                                                 ((uint32_t)0x01000000)
03201 #define DMA_HIFCR_CFEIF7
                                                 ((uint32_t)0x00400000)
03202 #define DMA_HIFCR_CTCIF6
                                                 ((uint32_t)0x00200000)
((uint32_t)0x00100000)
03203 #define DMA_HIFCR_CHTIF6
03204 #define DMA_HIFCR_CTEIF6
                                                 ((uint32_t)0x00080000)
03205 #define DMA_HIFCR_CDMEIF6
                                                 ((uint32_t)0x00040000)
03206 #define DMA_HIFCR_CFEIF6
                                                 ((uint32_t)0x00010000)
03207 #define DMA_HIFCR_CTCIF5
                                                 ((uint32_t)0x00000800)
03208 #define DMA_HIFCR_CHTIF5
                                                 ((uint32 t)0x00000400)
                                                 ((uint32_t)0x00000200)
03209 #define DMA HIFCR CTEIF5
03210 #define DMA_HIFCR_CDMEIF5
                                                 ((uint32_t)0x00000100)
03211 #define DMA_HIFCR_CFEIF5
                                                 ((uint32_t)0x00000040)
03212 #define DMA_HIFCR_CTCIF4
                                                  ((uint32_t)0x00000020)
03213 #define DMA_HIFCR_CHTIF4
                                                 ((uint32_t)0x00000010)
                                                 ((uint32_t)0x00000008)
((uint32_t)0x00000004)
03214 #define DMA_HIFCR_CTEIF4
03215 #define DMA_HIFCR_CDMEIF4
03216 #define DMA_HIFCR_CFEIF4
                                                 ((uint32_t)0x00000001)
03217
03219 /*
03220 /*
                         External Interrupt/Event Controller
03221 /*
03224 #define EXTI_IMR_MR0
                                                  ((uint32_t)0x00000001)
03225 #define EXTI_IMR_MR1
                                                  ((uint32_t)0x00000002)
03226 #define EXTI_IMR_MR2
                                                  ((uint32_t)0x00000004)
03227 #define EXTI IMR MR3
                                                 ((uint32 t)0x00000008)
03228 #define EXTI IMR MR4
                                                 ((uint32 t)0x00000010)
03229 #define EXTI_IMR_MR5
                                                 ((uint32_t)0x00000020)
03230 #define EXTI_IMR_MR6
                                                 ((uint32_t)0x00000040)
03231 #define EXTI_IMR_MR7
                                                 ((uint32_t)0x00000080)
03232 #define EXTI_IMR_MR8
                                                 ((uint32_t)0x00000100)
03233 #define EXTI_IMR_MR9
                                                 ((uint32_t)0x00000200)
                                                 ((uint32_t)0x00000400)
03234 #define
              EXTI IMR MR10
                                                 ((uint32_t)0x00000800)
03235 #define EXTI_IMR_MR11
                                                 ((uint32_t)0x00001000)
03236 #define EXTI IMR MR12
03237 #define EXTI_IMR_MR13
                                                  ((uint32_t)0x00002000)
03238 #define EXTI_IMR_MR14
                                                 ((uint32_t)0x00004000)
03239 #define EXTI_IMR_MR15
                                                 ((uint32 t)0x00008000)
                                                 ((uint32_t)0x00010000)
03240 #define EXTI IMR MR16
03241 #define EXTI_IMR_MR17
                                                  ((uint32_t)0x00020000)
03242 #define EXTI_IMR_MR18
                                                  ((uint32_t)0x00040000)
03243 #define EXTI_IMR_MR19
                                                  ((uint32 t)0x00080000)
03245 /****************** Bit definition for EXTI_EMR register ******************
                                                  ((uint32_t)0x0000001)
03246 #define EXTI_EMR_MR0
03247 #define EXTI_EMR_MR1
                                                  ((uint32_t)0x00000002)
03248 #define EXTI_EMR_MR2
                                                  ((uint32_t)0x00000004)
03249 #define EXTI_EMR_MR3
                                                  ((uint32_t)0x00000008)
03250 #define EXTI_EMR_MR4
                                                  ((uint32_t)0x00000010)
03251 #define EXTI EMR MR5
                                                  ((uint32_t)0x00000020)
03252 #define EXTI_EMR_MR6
                                                  ((uint32_t)0x00000040)
03253 #define EXTI EMR MR7
                                                  ((uint32_t)0x00000080)
                                                 ((uint32_t)0x00000100)
03254 #define EXTI_EMR_MR8
03255 #define EXTI_EMR_MR9
                                                 ((uint32_t)0x00000200)
                                                  ((uint32_t)0x00000400)
03256 #define
              EXTI_EMR_MR10
03257 #define EXTI_EMR_MR11
                                                  ((uint32_t)0x00000800)
03258 #define
              EXTI EMR MR12
                                                  ((uint32_t)0x00001000)
03259 #define EXTI EMR MR13
                                                 ((uint32 t)0x00002000)
                                                 ((uint32_t)0x00004000)
03260 #define
              EXTI EMR MR14
03261 #define
              EXTI_EMR_MR15
                                                  ((uint32_t)0x00008000)
03262 #define
              EXTI_EMR_MR16
                                                  ((uint32_t)0x00010000)
03263 #define
              EXTI_EMR_MR17
                                                  ((uint32_t)0x00020000)
03264 #define EXTI_EMR_MR18
                                                  ((uint32_t)0x00040000)
03265 #define EXTI EMR MR19
                                                  ((uint32 t)0x00080000)
03267 /******** Bit definition for EXTI_RTSR register **************************
```

```
03268 #define
               EXTI RTSR TRO
                                                     ((uint32_t)0x00000001)
03269 #define
               EXTI_RTSR_TR1
                                                     ((uint32_t)0x00000002)
03270 #define
               EXTI_RTSR_TR2
                                                     ((uint32_t)0x00000004)
03271 #define
               EXTI_RTSR_TR3
                                                     ((uint32_t)0x00000008)
                                                     ((uint32_t)0x00000010)
((uint32_t)0x00000020)
03272 #define
               EXTI_RTSR_TR4
03273 #define
               EXTI RTSR TR5
03274 #define
               EXTI_RTSR_TR6
                                                     ((uint32_t)0x00000040)
03275 #define
                                                     ((uint32_t)0x00000080)
               EXTI_RTSR_TR7
03276 #define
               EXTI_RTSR_TR8
                                                     ((uint32_t)0x00000100)
03277 #define
               EXTI RTSR TR9
                                                     ((uint32_t)0x00000200)
03278 #define
                                                     ((uint32_t)0x00000400)
               EXTI_RTSR_TR10
03279 #define
               EXTI RTSR TR11
                                                     ((uint32_t)0x00000800)
03280 #define
               EXTI_RTSR_TR12
                                                     ((uint32_t)0x00001000)
03281 #define
               EXTI_RTSR_TR13
                                                     ((uint32_t)0x00002000)
03282 #define
               EXTI_RTSR_TR14
                                                     ((uint32_t)0x00004000)
03283 #define
               EXTI_RTSR_TR15
                                                     ((uint32_t)0x00008000)
03284 #define
               EXTI_RTSR_TR16
                                                     ((uint32_t)0x00010000)
               EXTI RTSR TR17
                                                     ((uint32 t)0x00020000)
03285 #define
03286 #define
               EXTI_RTSR_TR18
                                                     ((uint32_t)0x00040000)
03287 #define
               EXTI_RTSR_TR19
                                                     ((uint32 t)0x00080000)
03289 /***************** Bit definition for EXTI_FTSR register *******
03290 #define EXTI_FTSR_TR0
                                                     ((uint32_t)0x00000001)
               EXTI_FTSR_TR1
03291 #define
                                                     ((uint32_t)0x00000002)
               EXTI_FTSR_TR2
                                                     ((uint32_t)0x00000004)
((uint32_t)0x00000008)
03292 #define
03293 #define
               EXTI_FTSR_TR3
03294 #define
               EXTI_FTSR_TR4
                                                     ((uint32_t)0x00000010)
03295 #define
               EXTI_FTSR_TR5
                                                     ((uint32_t)0x00000020)
03296 #define
               EXTI_FTSR_TR6
                                                     ((uint32_t)0x00000040)
03297 #define
               EXTI_FTSR_TR7
                                                     ((uint32_t)0x00000080)
03298 #define
               EXTI_FTSR_TR8
                                                     ((uint32_t)0x00000100)
03299 #define
               EXTI FTSR TR9
                                                     ((uint32_t)0x00000200)
03300 #define
               EXTI_FTSR_TR10
                                                     ((uint32_t)0x00000400)
03301 #define
               EXTI_FTSR_TR11
                                                     ((uint32_t)0x00000800)
03302 #define
               EXTI_FTSR_TR12
                                                     ((uint32_t)0x00001000)
03303 #define
               EXTI_FTSR_TR13
                                                     ((uint32_t)0x00002000)
03304 #define
               EXTI_FTSR_TR14
                                                     ((uint32_t)0x00004000)
               EXTI_FTSR_TR15
                                                     ((uint32_t)0x00008000)
03305 #define
03306 #define
               EXTI_FTSR_TR16
                                                     ((uint32_t)0x00010000)
03307 #define
               EXTI_FTSR_TR17
                                                     ((uint32_t)0x00020000)
03308 #define
               EXTI_FTSR_TR18
                                                     ((uint32_t)0x00040000)
03309 #define
               EXTI_FTSR_TR19
                                                     ((uint32 t)0x00080000)
03311 /************************* Bit definition for EXTI_SWIER register *******
                                                                            **********
                                                     ((uint32_t)0x00000001)
((uint32_t)0x00000002)
03312 #define EXTI SWIER SWIER0
03313 #define
               EXTI_SWIER_SWIER1
03314 #define
               EXTI_SWIER_SWIER2
                                                     ((uint32_t)0x00000004)
03315 #define
               EXTI_SWIER_SWIER3
                                                     ((uint32_t)0x00000008)
03316 #define
               EXTI_SWIER_SWIER4
                                                     ((uint32_t)0x00000010)
03317 #define
               EXTI_SWIER_SWIER5
                                                     ((uint32_t)0x00000020)
               EXTI SWIER SWIER6
03318 #define
                                                     ((uint32 t)0x00000040)
03319 #define
               EXTI SWIER SWIER7
                                                     ((uint32 t)0x00000080)
03320 #define
               EXTI_SWIER_SWIER8
                                                     ((uint32_t)0x00000100)
               EXTI_SWIER_SWIER9
03321 #define
                                                     ((uint32_t)0x00000200)
03322 #define
               EXTI_SWIER_SWIER10
                                                     ((uint32_t)0x00000400)
03323 #define
               EXTI_SWIER_SWIER11
                                                     ((uint32_t)0x00000800)
03324 #define
               EXTI_SWIER_SWIER12
                                                     ((uint32_t)0x00001000)
               EXTI_SWIER_SWIER13
                                                     ((uint32_t)0x00002000)
03325 #define
                                                     ((uint32_t)0x00004000)
03326 #define
               EXTI_SWIER_SWIER14
                                                     ((uint32_t)0x00008000)
03327 #define
               EXTI_SWIER_SWIER15
03328 #define
               EXTI_SWIER_SWIER16
                                                     ((uint32_t)0x00010000)
03329 #define
               EXTI_SWIER_SWIER17
                                                     ((uint32_t)0x00020000)
               EXTI_SWIER_SWIER18
03330 #define
                                                     ((uint32 t)0x00040000)
03331 #define
               EXTI SWIER SWIER19
                                                     ((uint32 t)0x00080000)
03333 /************** Bit definition for EXTI_PR register ********
03334 #define EXTI_PR_PR0
                                                     ((uint32_t)0x00000001)
03335 #define
               EXTI_PR_PR1
                                                     ((uint32_t)0x00000002)
03336 #define
               EXTI_PR_PR2
                                                     ((uint32_t)0x00000004)
03337 #define
               EXTI PR PR3
                                                     ((uint32_t)0x00000008)
                                                     ((uint32 t)0x00000010)
03338 #define
               EXTI PR PR4
03339 #define
               EXTI_PR_PR5
                                                     ((uint32_t)0x00000020)
03340 #define
               EXTI_PR_PR6
                                                     ((uint32_t)0x00000040)
03341 #define
               EXTI_PR_PR7
                                                     ((uint32_t)0x00000080)
03342 #define
               EXTI_PR_PR8
                                                     ((uint32_t)0x00000100)
03343 #define
               EXTI_PR_PR9
                                                     ((uint32_t)0x00000200)
                                                     ((uint32_t)0x00000400)
03344 #define
               EXTI PR PR10
                                                     ((uint32_t)0x00000800)
03345 #define
               EXTI PR PR11
03346 #define
                                                     ((uint32_t)0x00001000)
               EXTI PR PR12
03347 #define
               EXTI_PR_PR13
                                                     ((uint32_t)0x00002000)
03348 #define
               EXTI_PR_PR14
                                                     ((uint32_t)0x00004000)
03349 #define
               EXTI_PR_PR15
                                                     ((uint32_t)0x00008000)
               EXTI_PR PR16
03350 #define
                                                     ((uint32 t)0x00010000)
03351 #define
                                                     ((uint32_t)0x00020000)
               EXTI PR PR17
03352 #define
               EXTI_PR_PR18
                                                     ((uint32_t)0x00040000)
03353 #define EXTI_PR_PR19
                                                     ((uint32_t)0x00080000)
03356 /*
03357 /*
                                             FLASH
03358 /*
```

```
((uint32_t)0x00000007)
((uint32_t)0x00000000
03361 #define FLASH_ACR_LATENCY
03362 #define FLASH_ACR_LATENCY_OWS
                                    ((uint32_t)0x00000001,
((uint32_t)0x00000002)
((uint32_t)0x00000003)
((uint32_t)0x00000004)
((uint32_t)0x00000005)
((uint32_t)0x00000006)
((uint32_t)0x00000007)
03363 #define FLASH_ACR_LATENCY_1WS
03364 #define FLASH_ACR_LATENCY_2WS
03365 #define FLASH_ACR_LATENCY_3WS
03366 #define FLASH_ACR_LATENCY_4WS
03367 #define FLASH_ACR_LATENCY_5WS
03368 #define FLASH_ACR_LATENCY_6WS
03369 #define FLASH_ACR_LATENCY_7WS
03370
03371 #define FLASH_ACR_PRFTEN
                                                   ((uint32_t)0x00000100)
03372 #define FLASH_ACR_ICEN
                                                    ((uint32_t)0x00000200)
03373 #define FLASH_ACR_DCEN
                                                    ((uint32_t)0x00000400)
03374 #define FLASH_ACR_ICRST
                                                    ((uint32_t)0x00000800)
03375 #define FLASH_ACR_DCRST
                                                    ((uint32_t)0x00001000)
03376 #define FLASH_ACR_BYTE0_ADDRESS
                                                    ((uint32_t)0x40023C00)
03377 #define FLASH_ACR_BYTE2_ADDRESS
                                                   ((uint32_t)0x40023C03)
03378
03379 /**************** Bits definition for FLASH_SR register
                                                                    *******
03380 #define FLASH_SR_EOP
                                                    ((uint32_t)0x00000001)
03381 #define FLASH_SR_SOP
                                                    ((uint32 t)0x00000002)
                                                    ((uint32_t)0x00000010)
((uint32_t)0x00000020)
03382 #define FLASH_SR_WRPERR
03383 #define FLASH_SR_PGAERR
03384 #define FLASH_SR_PGPERR
                                                    ((uint32_t)0x00000040)
03385 #define FLASH_SR_PGSERR
                                                    ((uint32_t)0x00000080)
03386 #define FLASH_SR_BSY
                                                    ((uint32_t)0x00010000)
03387
03388 /**************** Bits definition for FLASH_CR register *******************
03389 #define FLASH_CR_PG
                                                    ((uint32_t)0x00000001)
03390 #define FLASH_CR_SER
                                                    ((uint32_t)0x00000002)
03391 #define FLASH_CR_MER
                                                    ((uint32_t)0x00000004)
03392 #define FLASH_CR_SNB_0
                                                    ((uint32_t)0x00000008)
03393 #define FLASH_CR_SNB_1
                                                    ((uint32_t)0x00000010)
03394 #define FLASH_CR_SNB_2
                                                    ((uint32_t)0x00000020)
03395 #define FLASH_CR_SNB_3
                                                    ((uint32_t)0x00000040)
                                                    ((uint32_t)0x00000100)
03396 #define FLASH_CR_PSIZE_0
03397 #define FLASH_CR_PSIZE_1
                                                    ((uint32_t)0x00000200)
03398 #define FLASH_CR_STRT
                                                    ((uint32_t)0x00010000)
03399 #define FLASH_CR_EOPIE
                                                    ((uint32_t)0x01000000)
03400 #define FLASH_CR_LOCK
                                                    ((uint32 t)0x80000000)
03401
03402 /************** Bits definition for FLASH_OPTCR register
                                                                        *******
                                                  ((uint32_t)0x00000001)
03403 #define FLASH_OPTCR_OPTLOCK
03404 #define FLASH_OPTCR_OPTSTRT
                                                    ((uint32_t)0x00000002)
03405 #define FLASH_OPTCR_BOR_LEV_0
                                                    ((uint32_t)0x00000004)
                                              ((uint32_t)0x00000008)
((uint32_t)0x0000000C)
((uint32_t)0x00000020)
((uint32_t)0x00000080)
((uint32_t)0x00000080)
((uint32_t)0x00000100)
03406 #define FLASH_OPTCR_BOR_LEV_1
03407 #define FLASH_OPTCR_BOR_LEV
03408 #define FLASH_OPTCR_WDG_SW
03409 #define FLASH_OPTCR_nRST_STOP
03410 #define FLASH_OPTCR_nRST_STDBY
03411 #define FLASH_OPTCR_RDP_0
                                                   ((uint32_t)0x00000200)
((uint32_t)0x00000400)
03412 #define FLASH_OPTCR_RDP_1
03413 #define FLASH_OPTCR_RDP_2
03414 #define FLASH_OPTCR_RDP_3
                                                    ((uint32_t)0x00000800)
03415 #define FLASH_OPTCR_RDP_4
                                                   ((uint32_t)0x00001000)
03416 #define FLASH_OPTCR_RDP_5
                                                    ((uint32_t)0x00002000)
03417 #define FLASH_OPTCR_RDP_6
                                                    ((uint32_t)0x00004000)
03418 #define FLASH_OPTCR_RDP_
                                                    ((uint32_t)0x00008000)
03419 #define FLASH_OPTCR_nWRP_0
                                                    ((uint32 t)0x00010000)
03420 #define FLASH_OPTCR_nWRP_1
                                                    ((uint32_t)0x00020000)
03421 #define FLASH_OPTCR_nWRP_2
                                                    ((uint32_t)0x00040000)
03422 #define FLASH_OPTCR_nWRP_3
                                                    ((uint32_t)0x00080000)
03423 #define FLASH_OPTCR_nWRP_4
                                                    ((uint32_t)0x00100000)
03424 #define FLASH_OPTCR_nWRP_5
                                                    ((uint32_t)0x00200000)
03425 #define FLASH_OPTCR_nWRP_6
                                                    ((uint32_t)0x00400000)
((uint32_t)0x00800000)
03426 #define FLASH OPTCR nWRP 7
03427 #define FLASH_OPTCR_nWRP_8
                                                    ((uint32_t)0x01000000)
03428 #define FLASH_OPTCR_nWRP_9
                                                    ((uint32_t)0x02000000)
03429 #define FLASH_OPTCR_nWRP_10
                                                    ((uint32_t)0x04000000)
03430 #define FLASH_OPTCR_nWRP_11
                                                    ((uint32_t)0x08000000)
03431
03433 /*
03434 /*
                               Flexible Static Memory Controller
                                                                                      */
03435 /*
03437 /************** Bit definition for FSMC_BCR1 register *********************
                                                    ((uint32_t)0x00000001)
03438 #define FSMC_BCR1_MBKEN
03439 #define FSMC_BCR1_MUXEN
                                                    ((uint32 t)0x00000002)
03441 #define FSMC_BCR1_MTYP
                                                    ((uint32_t)0x0000000C)
                                               ((uint32_t)0x00000000()
((uint32_t)0x000000008)
((uint32_t)0x000000030)
03442 #define FSMC_BCR1_MTYP_0
03443 #define FSMC_BCR1_MTYP_1
03445 #define FSMC_BCR1_MWID
03446 #define FSMC_BCR1_MWID_0
                                                    ((uint32_t)0x00000010)
((uint32_t)0x00000020)
03447 #define FSMC_BCR1_MWID_1
```

```
03449 #define
               FSMC BCR1 FACCEN
                                                    ((uint32_t)0x00000040)
03450 #define
               FSMC_BCR1_BURSTEN
                                                    ((uint32_t)0x00000100)
03451 #define
               FSMC_BCR1_WAITPOL
                                                    ((uint32_t)0x00000200)
03452 #define
               FSMC_BCR1_WRAPMOD
                                                    ((uint32_t)0x00000400)
03453 #define
               FSMC_BCR1_WAITCFG
                                                    ((uint32_t)0x00000800)
((uint32_t)0x00001000)
03454 #define
               FSMC_BCR1_WREN
03455 #define
               FSMC_BCR1_WAITEN
                                                    ((uint32_t)0x00002000)
               FSMC_BCR1_EXTMOD
                                                    ((uint32_t)0x00004000)
03456 #define
03457 #define
               FSMC_BCR1_ASYNCWAIT
                                                    ((uint32_t)0x00008000)
03458 #define FSMC BCR1 CBURSTRW
                                                    ((uint32 t)0x00080000)
03460 /********** Bit definition for FSMC_BCR2 register *******
                                                                           *********
                                                    ((uint32_t)0x00000001)
03461 #define FSMC BCR2 MBKEN
03462 #define
               FSMC_BCR2_MUXEN
                                                    ((uint32_t)0x00000002)
03464 #define
               FSMC_BCR2_MTYP
                                                    ((uint32_t)0x0000000C)
03465 #define
               FSMC_BCR2_MTYP_0
                                                    ((uint32_t)0x00000004)
03466 #define
               FSMC_BCR2_MTYP_1
                                                    ((uint32_t)0x00000008)
03468 #define
               FSMC BCR2 MWID
                                                    ((uint32_t)0x00000030)
               FSMC BCR2 MWID 0
                                                    ((uint32 t)0x00000010)
03469 #define
03470 #define
               FSMC_BCR2_MWID_1
                                                    ((uint32_t)0x00000020)
03472 #define
               FSMC_BCR2_FACCEN
                                                    ((uint32_t)0x00000040)
03473 #define
               FSMC_BCR2_BURSTEN
                                                    ((uint32_t)0x00000100)
03474 #define
               FSMC_BCR2_WAITPOL
                                                    ((uint32_t)0x00000200)
03475 #define
               FSMC_BCR2_WRAPMOD
                                                    ((uint32_t)0x00000400)
                                                    ((uint32_t)0x00000800)
((uint32_t)0x00001000)
03476 #define
               FSMC_BCR2_WAITCFG
03477 #define
               FSMC_BCR2_WREN
03478 #define
               FSMC_BCR2_WAITEN
                                                    ((uint32_t)0x00002000)
03479 #define
               FSMC_BCR2_EXTMOD
                                                    ((uint32_t)0x00004000)
03480 #define
               FSMC_BCR2_ASYNCWAIT
                                                    ((uint32_t)0x00008000)
03481 #define
               FSMC_BCR2_CBURSTRW
                                                    ((uint32_t)0x00080000)
((uint32_t)0x00000001)
03484 #define FSMC_BCR3_MBKEN
03485 #define
               FSMC_BCR3_MUXEN
                                                    ((uint32_t)0x00000002)
03487 #define
               FSMC_BCR3_MTYP
                                                    ((uint32_t)0x0000000C)
03488 #define
               FSMC_BCR3_MTYP_0
                                                    ((uint32_t)0x00000004)
03489 #define
               FSMC_BCR3_MTYP_1
                                                    ((uint32_t)0x00000008)
03491 #define
               FSMC_BCR3_MWID
                                                    ((uint32_t)0x00000030)
                                                    ((uint32_t)0x00000010)
               FSMC BCR3 MWID 0
03492 #define
                                                    ((uint32_t)0x00000020)
03493 #define
               FSMC_BCR3_MWID_1
03495 #define
               FSMC_BCR3_FACCEN
                                                    ((uint32_t)0x00000040)
03496 #define
               FSMC_BCR3_BURSTEN
                                                    ((uint32_t)0x00000100)
03497 #define
               FSMC_BCR3_WAITPOL
                                                    ((uint32_t)0x00000200)
               FSMC_BCR3_WRAPMOD
03498 #define
                                                    ((uint32_t)0x00000400)
               FSMC BCR3_WAITCFG
                                                    ((uint32_t)0x00000800)
03499 #define
                                                    ((uint32_t)0x00001000)
03500 #define
               FSMC_BCR3_WREN
                                                    ((uint32_t)0x00002000)
03501 #define
               FSMC_BCR3_WAITEN
03502 #define
               FSMC_BCR3_EXTMOD
                                                    ((uint32_t)0x00004000)
03503 #define
               FSMC_BCR3_ASYNCWAIT
                                                    ((uint32_t)0x00008000)
03504 #define FSMC BCR3 CBURSTRW
                                                    ((uint32_t)0x00080000)
03506 /******* Bit definition for FSMC BCR4 register ***************************
                                                    ((uint32_t)0x00000001)
03507 #define FSMC_BCR4_MBKEN
03508 #define
               FSMC_BCR4_MUXEN
                                                    ((uint32_t)0x00000002)
03510 #define
               FSMC_BCR4_MTYP
                                                    ((uint32_t)0x0000000C)
03511 #define
               FSMC_BCR4_MTYP_0
                                                    ((uint32_t)0x00000004)
03512 #define
               FSMC_BCR4_MTYP_1
                                                    ((uint32_t)0x00000008)
03514 #define
               FSMC BCR4 MWID
                                                    ((uint32_t)0x00000030)
                                                    ((uint32_t)0x00000010)
03515 #define
               FSMC BCR4 MWID 0
                                                    ((uint32_t)0x00000020)
03516 #define
               FSMC_BCR4_MWID_1
                                                    ((uint32_t)0x00000040)
03518 #define
               FSMC BCR4 FACCEN
03519 #define
               FSMC_BCR4_BURSTEN
                                                    ((uint32_t)0x00000100)
03520 #define
               FSMC_BCR4_WAITPOL
                                                    ((uint32_t)0x00000200)
                                                    ((uint32_t)0x00000400)
03521 #define
               FSMC_BCR4_WRAPMOD
                                                    ((uint32_t)0x00000800)
03522 #define
               FSMC BCR4 WAITCFG
03523 #define
               FSMC_BCR4_WREN
                                                    ((uint32_t)0x00001000)
               FSMC_BCR4_WAITEN
03524 #define
                                                    ((uint32_t)0x00002000)
03525 #define
               FSMC_BCR4_EXTMOD
                                                    ((uint32_t)0x00004000)
03526 #define
               FSMC_BCR4_ASYNCWAIT
                                                    ((uint32_t)0x00008000)
03527 #define FSMC BCR4 CBURSTRW
                                                    ((uint32 t)0x00080000)
03529 /********** Bit definition for FSMC BTR1 register ************************
03530 #define FSMC_BTR1_ADDSET
                                                    ((uint32_t)0x0000000F)
03531 #define
               FSMC_BTR1_ADDSET_0
                                                    ((uint32_t)0x00000001)
03532 #define
               FSMC_BTR1_ADDSET_1
                                                    ((uint32_t)0x00000002)
03533 #define
               FSMC_BTR1_ADDSET_2
                                                    ((uint32_t)0x00000004)
03534 #define
               FSMC_BTR1_ADDSET_3
                                                    ((uint32_t)0x00000008)
03536 #define
               FSMC_BTR1_ADDHLD
                                                    ((uint32_t)0x000000F0)
03537 #define
               FSMC_BTR1_ADDHLD_0
                                                    ((uint32_t)0x00000010)
                                                    ((uint32_t)0x00000020)
03538 #define
               FSMC_BTR1_ADDHLD_1
               FSMC_BTR1_ADDHLD_2
03539 #define
                                                    ((uint32_t)0x00000040)
03540 #define
               FSMC_BTR1_ADDHLD_3
                                                    ((uint32_t)0x00000080)
03542 #define
               {\tt FSMC\_BTR1\_DATAST}
                                                    ((uint32_t)0x0000FF00)
03543 #define
               FSMC_BTR1_DATAST_0
                                                    ((uint32 t)0x00000100)
03544 #define
               FSMC_BTR1_DATAST_1
                                                    ((uint32_t)0x00000200)
03545 #define
               FSMC_BTR1_DATAST_2
                                                    ((uint32_t)0x00000400)
               FSMC_BTR1_DATAST_3
03546 #define
                                                    ((uint32_t)0x00000800)
03548 #define
               FSMC_BTR1_BUSTURN
                                                    ((uint32_t)0x000F0000)
03549 #define
               FSMC_BTR1_BUSTURN_0
                                                    ((uint32_t)0x00010000)
               FSMC_BTR1_BUSTURN_1
                                                    ((uint32_t)0x00020000)
((uint32_t)0x00040000)
03550 #define
03551 #define
               FSMC_BTR1_BUSTURN_2
```

```
03552 #define
               FSMC_BTR1_BUSTURN_3
                                                     ((uint32_t)0x00080000)
               FSMC_BTR1_CLKDIV
                                                     ((uint32_t)0x00F00000)
03554 #define
03555 #define
               FSMC_BTR1_CLKDIV_0
                                                     ((uint32_t)0x00100000)
03556 #define
               FSMC_BTR1_CLKDIV_1
                                                     ((uint32_t)0x00200000)
                                                     ((uint32_t)0x00400000)
((uint32_t)0x00800000)
03557 #define
               FSMC_BTR1_CLKDIV_2
FSMC_BTR1_CLKDIV_3
03558 #define
               FSMC_BTR1_DATLAT
03560 #define
                                                     ((uint32_t)0x0F000000)
               FSMC_BTR1_DATLAT_0
                                                     ((uint32_t)0x01000000)
03561 #define
03562 #define
               FSMC_BTR1_DATLAT_1
                                                     ((uint32_t)0x02000000)
03563 #define
               FSMC_BTR1_DATLAT_2
                                                     ((uint32_t)0x04000000)
03564 #define
                                                     ((uint32_t)0x08000000)
               FSMC_BTR1_DATLAT_3
03566 #define
               FSMC_BTR1_ACCMOD
                                                     ((uint32_t)0x30000000)
03567 #define
               FSMC_BTR1_ACCMOD_0
                                                     ((uint32_t)0x10000000)
03568 #define
               FSMC_BTR1_ACCMOD_1
                                                     ((uint32_t)0x20000000)
FSMC_BTR2_ADDSET
03571 #define
                                                     ((uint32_t)0x0000000F)
               FSMC_BTR2_ADDSET_0
03572 #define
                                                     ((uint32_t)0x00000001)
03573 #define
               FSMC_BTR2_ADDSET_1
                                                     ((uint32 t)0x00000002)
03574 #define
               FSMC_BTR2_ADDSET_2
                                                     ((uint32_t)0x00000004)
                                                     ((uint32_t)0x00000008)
03575 #define
               FSMC_BTR2_ADDSET_3
03577 #define
               FSMC_BTR2_ADDHLD
                                                     ((uint32_t)0x000000F0)
03578 #define
               FSMC_BTR2_ADDHLD_0
                                                     ((uint32_t)0x0000010)
03579 #define
               FSMC_BTR2_ADDHLD_1
                                                     ((uint32_t)0x00000020)
                                                     ((uint32_t)0x00000040)
((uint32_t)0x00000080)
03580 #define
               FSMC_BTR2_ADDHLD_2
03581 #define
               FSMC_BTR2_ADDHLD_3
03583 #define
               FSMC_BTR2_DATAST
                                                     ((uint32_t)0x0000FF00)
03584 #define
               FSMC_BTR2_DATAST_0
                                                     ((uint32_t)0x00000100)
03585 #define
               FSMC_BTR2_DATAST_1
                                                     ((uint32_t)0x00000200)
03586 #define
               FSMC_BTR2_DATAST_2
                                                     ((uint32_t)0x00000400)
03587 #define
               FSMC_BTR2_DATAST_3
                                                     ((uint32_t)0x00000800)
                                                     ((uint32_t)0x000F0000)
03589 #define
               FSMC_BTR2_BUSTURN
03590 #define
               FSMC_BTR2_BUSTURN_0
                                                     ((uint32_t)0x00010000)
03591 #define
               FSMC_BTR2_BUSTURN_1
                                                     ((uint32_t)0x00020000)
03592 #define
               FSMC_BTR2_BUSTURN_2
                                                     ((uint32_t)0x00040000)
03593 #define
               FSMC_BTR2_BUSTURN_3
                                                     ((uint32_t)0x00080000)
03595 #define
               FSMC_BTR2_CLKDIV
                                                     ((uint32_t)0x00F00000)
               FSMC_BTR2_CLKDIV_0
                                                     ((uint32_t)0x00100000)
03596 #define
03597 #define
                                                     ((uint32_t)0x00200000)
               FSMC_BTR2_CLKDIV_1
                                                     ((uint32_t)0x00400000)
03598 #define
               FSMC_BTR2_CLKDIV_2
03599 #define
               FSMC_BTR2_CLKDIV_3
                                                     ((uint32_t)0x00800000)
03601 #define
               FSMC_BTR2_DATLAT
                                                     ((uint32_t)0x0F000000)
                                                     ((uint32_t)0x01000000)
               FSMC_BTR2_DATLAT_0
03602 #define
                                                     ((uint32_t)0x02000000)
((uint32_t)0x04000000)
03603 #define
               FSMC_BTR2_DATLAT_1
03604 #define
               FSMC_BTR2_DATLAT_2
03605 #define
               FSMC_BTR2_DATLAT_3
                                                     ((uint32_t)0x08000000)
03607 #define
               FSMC_BTR2_ACCMOD
                                                     ((uint32_t)0x30000000)
03608 #define
               FSMC_BTR2_ACCMOD_0
                                                     ((uint32_t)0x10000000)
03609 #define
               FSMC_BTR2_ACCMOD_1
                                                     ((uint32 t)0x20000000)
03611 /************** Bit definition for FSMC_BTR3 register ******
                                                                             ******
                                                     ((uint32_t)0x0000000F)
((uint32_t)0x00000001)
               FSMC_BTR3_ADDSET
03612 #define
03613 #define
               FSMC_BTR3_ADDSET_0
03614 #define
               FSMC_BTR3_ADDSET_1
                                                     ((uint32_t)0x00000002)
03615 #define
               FSMC_BTR3_ADDSET_2
                                                     ((uint32_t)0x00000004)
03616 #define
               FSMC_BTR3_ADDSET_3
                                                     ((uint32_t)0x00000008)
                                                     ((uint32_t)0x000000F0)
03618 #define
               FSMC_BTR3_ADDHLD
               FSMC_BTR3_ADDHLD_0
                                                     ((uint32_t)0x00000010)
03619 #define
               FSMC_BTR3_ADDHLD_1
                                                     ((uint32_t)0x00000020)
03620 #define
                                                     ((uint32_t)0x00000040)
03621 #define
               FSMC_BTR3_ADDHLD_2
03622 #define
               FSMC_BTR3_ADDHLD_3
                                                     ((uint32_t)0x00000080)
03624 #define
               FSMC_BTR3_DATAST
                                                     ((uint32_t)0x0000FF00)
               FSMC_BTR3_DATAST_0
03625 #define
                                                     ((uint32_t)0x00000100)
                                                     ((uint32_t)0x00000200)
03626 #define
               FSMC_BTR3_DATAST_1
03627 #define
               FSMC_BTR3_DATAST_2
                                                     ((uint32_t)0x00000400)
03628 #define
               FSMC_BTR3_DATAST_3
                                                     ((uint32_t)0x00000800)
03630 #define
               FSMC_BTR3_BUSTURN
                                                     ((uint32_t)0x000F0000)
03631 #define
               FSMC_BTR3_BUSTURN_0
                                                     ((uint32_t)0x00010000)
03632 #define
               FSMC_BTR3_BUSTURN_1
                                                     ((uint32_t)0x00020000)
((uint32_t)0x00040000)
03633 #define
               FSMC BTR3 BUSTURN 2
03634 #define
               FSMC_BTR3_BUSTURN_3
                                                     ((uint32_t)0x00080000)
03636 #define
               FSMC_BTR3_CLKDIV
                                                     ((uint32_t)0x00F00000)
03637 #define
               FSMC_BTR3_CLKDIV_0
                                                     ((uint32_t)0x00100000)
03638 #define
               FSMC_BTR3_CLKDIV_1
                                                     ((uint32_t)0x00200000)
03639 #define
               FSMC_BTR3_CLKDIV_2
                                                     ((uint32_t)0x00400000)
03640 #define
               FSMC_BTR3_CLKDIV_3
                                                     ((uint32_t)0x00800000)
                                                     ((uint32_t)0x0F000000)
               FSMC_BTR3_DATLAT
03642 #define
03643 #define
               FSMC_BTR3_DATLAT_0
                                                     ((uint32_t)0x01000000)
               FSMC_BTR3_DATLAT_1
                                                     ((uint32_t)0x02000000)
03644 #define
03645 #define
               FSMC_BTR3_DATLAT_2
                                                     ((uint32_t)0x04000000)
03646 #define
               FSMC_BTR3_DATLAT_3
                                                     ((uint32_t)0x08000000)
               FSMC BTR3 ACCMOD
                                                     ((uint32 t)0x30000000)
03648 #define
03649 #define
               FSMC BTR3 ACCMOD 0
                                                     ((uint32_t)0x10000000)
03650 #define
                                                      ((uint32_t)0x20000000)
               FSMC_BTR3_ACCMOD_1
               ******* Bit definition for FSMC_BTR4 register *******
03652 /*****
03653 #define
               FSMC_BTR4_ADDSET
                                                     ((uint32_t)0x0000000F)
03654 #define
               FSMC_BTR4_ADDSET_0
                                                     ((uint32_t)0x00000001)
               FSMC_BTR4_ADDSET_1
                                                     ((uint32_t)0x00000002)
((uint32_t)0x00000004)
03655 #define
03656 #define
               FSMC_BTR4_ADDSET_2
```

```
03657 #define
                FSMC_BTR4_ADDSET_3
                                                       ((uint32_t)0x00000008)
03659 #define
                FSMC_BTR4_ADDHLD
                                                       ((uint32_t)0x000000F0)
03660 #define
                FSMC_BTR4_ADDHLD_0
                                                       ((uint32_t)0x00000010)
03661 #define
                FSMC_BTR4_ADDHLD_1
                                                       ((uint32_t)0x00000020)
                                                       ((uint32_t)0x00000040)
((uint32_t)0x00000080)
03662 #define
                FSMC BTR4 ADDHLD 2
                FSMC_BTR4_ADDHLD_3
03663 #define
03665 #define
                FSMC_BTR4_DATAST
                                                       ((uint32_t)0x0000FF00)
                FSMC_BTR4_DATAST_0
                                                       ((uint32_t)0x00000100)
03666 #define
03667 #define
                FSMC_BTR4_DATAST_1
                                                       ((uint32_t)0x00000200)
03668 #define
                FSMC BTR4 DATAST 2
                                                       ((uint32_t)0x00000400)
03669 #define
                                                       ((uint32_t)0x00000800)
                FSMC_BTR4_DATAST_3
03671 #define
                FSMC BTR4 BUSTURN
                                                       ((uint32_t)0x000F0000)
03672 #define
                FSMC_BTR4_BUSTURN_0
                                                       ((uint32_t)0x00010000)
03673 #define
                FSMC_BTR4_BUSTURN_1
                                                       ((uint32_t)0x00020000)
03674 #define
                FSMC_BTR4_BUSTURN_2
                                                       ((uint32_t)0x00040000)
03675 #define
03677 #define
                FSMC_BTR4_BUSTURN_3
                                                       ((uint32_t)0x00080000)
                FSMC_BTR4_CLKDIV
                                                       ((uint32_t)0x00F00000)
                FSMC_BTR4_CLKDIV_0
03678 #define
                                                       ((uint32 t)0x00100000)
03679 #define
                FSMC_BTR4_CLKDIV_1
                                                       ((uint32_t)0x00200000)
03680 #define
                FSMC_BTR4_CLKDIV_2
                                                       ((uint32_t)0x00400000)
03681 #define
                FSMC_BTR4_CLKDIV_3
                                                       ((uint32_t)0x00800000)
03683 #define
                FSMC_BTR4_DATLAT
                                                       ((uint32_t)0x0F000000)
                FSMC_BTR4_DATLAT_0
03684 #define
                                                       ((uint32_t)0x01000000)
                                                       ((uint32_t)0x02000000)
((uint32_t)0x04000000)
                FSMC_BTR4_DATLAT_1
03685 #define
                FSMC_BTR4_DATLAT_2
03686 #define
03687 #define
                FSMC_BTR4_DATLAT_3
                                                       ((uint32_t)0x08000000)
                FSMC_BTR4_ACCMOD
                                                       ((uint32_t)0x30000000)
03689 #define
03690 #define
                FSMC_BTR4_ACCMOD_0
                                                       ((uint32_t)0x10000000)
03691 #define
                FSMC_BTR4_ACCMOD_1
                                                       ((uint32_t)0x20000000)
03693 /************ Bit definition for FSMC_BWTR1 register ******
                                                                               *********
                                                       ((uint32_t)0x000000F)
03694 #define
                FSMC_BWTR1_ADDSET
03695 #define
                FSMC_BWTR1_ADDSET_0
                                                       ((uint32_t)0x00000001)
03696 #define
                FSMC_BWTR1_ADDSET_1
                                                       ((uint32_t)0x00000002)
03697 #define
                FSMC_BWTR1_ADDSET_2
                                                       ((uint32_t)0x00000004)
03698 #define
                FSMC_BWTR1_ADDSET_3
                                                       ((uint32_t)0x00000008)
03700 #define
                FSMC_BWTR1_ADDHLD
                                                       ((uint32_t)0x000000F0)
                                                       ((uint32_t)0x00000010)
03701 #define
                FSMC_BWTR1_ADDHLD_0
                                                       ((uint32_t)0x00000020)
03702 #define
                FSMC_BWTR1_ADDHLD_1
03703 #define
                FSMC_BWTR1_ADDHLD_2
                                                       ((uint32_t)0x00000040)
03704 #define
                FSMC_BWTR1_ADDHLD_3
                                                       ((uint32_t)0x00000080)
03706 #define
                FSMC_BWTR1_DATAST
                                                       ((uint32_t)0x0000FF00)
                FSMC_BWTR1_DATAST_0
03707 #define
                                                       ((uint32_t)0x00000100)
                                                       ((uint32_t)0x00000200)
((uint32_t)0x00000400)
03708 #define
                FSMC BWTR1 DATAST 1
03709 #define
                FSMC_BWTR1_DATAST_2
03710 #define
                                                       ((uint32_t)0x00000800)
                FSMC_BWTR1_DATAST_3
03712 #define
                FSMC_BWTR1_CLKDIV
                                                       ((uint32_t)0x00F00000)
03713 #define
                FSMC_BWTR1_CLKDIV_0
                                                       ((uint32_t)0x00100000)
03714 #define
                {\tt FSMC\_BWTR1\_CLKDIV\_1}
                                                       ((uint32_t)0x00200000)
03715 #define
                FSMC_BWTR1_CLKDIV_2
                                                       ((uint32 t)0x00400000)
03716 #define
                FSMC BWTR1 CLKDIV 3
                                                       ((uint32 t) 0x00800000)
03718 #define
                FSMC_BWTR1_DATLAT
                                                       ((uint32_t)0x0F000000)
03719 #define
                FSMC_BWTR1_DATLAT_0
                                                       ((uint32_t)0x01000000)
03720 #define
                FSMC_BWTR1_DATLAT_1
                                                       ((uint32_t)0x02000000)
03721 #define
                FSMC_BWTR1_DATLAT_2
                                                       ((uint32_t)0x04000000)
03722 #define
                FSMC_BWTR1_DATLAT_3
                                                       ((uint32_t)0x08000000)
                FSMC_BWTR1_ACCMOD
                                                       ((uint32_t)0x30000000)
03724 #define
03725 #define
                FSMC_BWTR1_ACCMOD_0
                                                       ((uint32_t)0x10000000)
03726 #define
                FSMC_BWTR1_ACCMOD_1
                                                       ((uint32 t)0x20000000)
03728 /*************** Bit definition for FSMC_BWTR2 register ******
03729 #define
                FSMC_BWTR2_ADDSET
                                                       ((uint32_t)0x0000000F)
                FSMC_BWTR2_ADDSET_0
03730 #define
                                                       ((uint32 t)0x00000001)
03731 #define
                FSMC_BWTR2_ADDSET_1
                                                       ((uint32_t)0x00000002)
03732 #define
                FSMC_BWTR2_ADDSET_2
                                                       ((uint32_t)0x00000004)
03733 #define
                FSMC_BWTR2_ADDSET_3
                                                       ((uint32_t)0x00000008)
03735 #define
                FSMC_BWTR2_ADDHLD
                                                       ((uint32_t)0x000000F0)
03736 #define
                FSMC_BWTR2_ADDHLD_0
                                                       ((uint32_t)0x0000010)
03737 #define
                {\tt FSMC\_BWTR2\_ADDHLD\_1}
                                                       ((uint32_t)0x00000020)
((uint32_t)0x00000040)
03738 #define
                FSMC BWTR2 ADDHLD 2
03739 #define
                FSMC_BWTR2_ADDHLD_3
                                                       ((uint32_t)0x00000080)
03741 #define
                FSMC_BWTR2_DATAST
                                                       ((uint32_t)0x0000FF00)
03742 #define
                FSMC_BWTR2_DATAST_0
                                                       ((uint32_t)0x00000100)
03743 #define
                FSMC_BWTR2_DATAST_1
                                                       ((uint32_t)0x00000200)
03744 #define
                FSMC_BWTR2_DATAST_2
                                                       ((uint32_t)0x00000400)
03745 #define
                                                       ((uint32_t)0x00000800)
                FSMC_BWTR2_DATAST_3
                                                       ((uint32_t)0x00F00000)
03747 #define
                FSMC_BWTR2_CLKDIV
                FSMC_BWTR2_CLKDIV_0
03748 #define
                                                       ((uint32_t)0x00100000)
03749 #define
                FSMC_BWTR2_CLKDIV_1
                                                       ((uint32_t)0x00200000)
03750 #define
                FSMC_BWTR2_CLKDIV_2
                                                       ((uint32_t)0x00400000)
03751 #define
                FSMC_BWTR2_CLKDIV_3
                                                       ((uint32_t)0x00800000)
03753 #define
                FSMC BWTR2 DATLAT
                                                       ((uint32 t) 0x0F000000)
03754 #define
                FSMC BWTR2 DATLAT 0
                                                       ((uint32_t)0x01000000)
                                                       ((uint32_t)0x02000000)
03755 #define
                FSMC_BWTR2_DATLAT_1
03756 #define
                FSMC_BWTR2_DATLAT_2
                                                       ((uint32_t)0x04000000)
03757 #define
                FSMC_BWTR2_DATLAT_3
                                                       ((uint32_t)0x08000000)
03759 #define
                FSMC_BWTR2_ACCMOD
                                                       ((uint32_t)0x30000000)
                FSMC_BWTR2_ACCMOD_0
                                                       ((uint32_t) 0x10000000)
((uint32_t) 0x20000000)
03760 #define
03761 #define
                FSMC_BWTR2_ACCMOD_1
```

```
03763 /************* Bit definition for FSMC_BWTR3 register
                                                    ((uint32_t)0x0000000F)
((uint32_t)0x00000001)
03764 #define FSMC_BWTR3_ADDSET
03765 #define FSMC_BWTR3_ADDSET_0
03766 #define FSMC_BWTR3_ADDSET_1
                                                    ((uint32_t)0x00000002)
                                                   ((uint32_t)0x00000004)
((uint32_t)0x00000008)
03767 #define
               FSMC_BWTR3_ADDSET_2
03768 #define
               FSMC BWTR3 ADDSET 3
03770 #define
               FSMC_BWTR3_ADDHLD
                                                   ((uint32_t)0x000000F0)
03771 #define
               FSMC_BWTR3_ADDHLD_0
                                                   ((uint32_t)0x00000010)
03772 #define
               FSMC_BWTR3_ADDHLD_1
                                                    ((uint32_t)0x00000020)
03773 #define
               FSMC_BWTR3_ADDHLD_2
                                                   ((uint32_t)0x00000040)
03774 #define
               FSMC_BWTR3_ADDHLD_3
                                                   ((uint32_t)0x00000080)
                                                   ((uint32_t)0x0000FF00)
03776 #define
               FSMC_BWTR3_DATAST
                                                   ((uint32_t)0x00000100)
03777 #define
               FSMC_BWTR3_DATAST_0
03778 #define
               FSMC_BWTR3_DATAST_1
                                                   ((uint32_t)0x00000200)
03779 #define
               FSMC_BWTR3_DATAST_2
                                                   ((uint32_t)0x00000400)
               FSMC_BWTR3_DATAST_3
03780 #define
                                                   ((uint32_t)0x00000800)
                                                   ((uint32_t)0x00F00000)
((uint32_t)0x00100000)
03782 #define
               FSMC_BWTR3_CLKDIV
               FSMC_BWTR3_CLKDIV_0
03783 #define
                                                   ((uint32_t)0x00200000)
03784 #define
               FSMC_BWTR3_CLKDIV_1
                                                   ((uint32_t)0x00400000)
03785 #define
               FSMC_BWTR3_CLKDIV_2
03786 #define
               FSMC_BWTR3_CLKDIV_3
                                                   ((uint32_t)0x00800000)
03788 #define
               FSMC_BWTR3_DATLAT
                                                    ((uint32_t)0x0F000000)
               FSMC_BWTR3_DATLAT_0
03789 #define
                                                   ((uint32_t)0x01000000)
03790 #define
                                                   ((uint32_t)0x02000000)
((uint32_t)0x04000000)
               FSMC_BWTR3_DATLAT_1
03791 #define
               FSMC_BWTR3_DATLAT_2
03792 #define
               FSMC_BWTR3_DATLAT_3
                                                    ((uint32_t)0x08000000)
03794 #define
               FSMC_BWTR3_ACCMOD
                                                    ((uint32_t)0x30000000)
03795 #define
               FSMC_BWTR3_ACCMOD_0
                                                    ((uint32_t)0x10000000)
03796 #define
               FSMC_BWTR3_ACCMOD_1
                                                    ((uint32_t)0x20000000)
03799 #define
               FSMC_BWTR4_ADDSET
                                                    ((uint32_t)0x0000000F)
03800 #define
               FSMC_BWTR4_ADDSET_0
                                                    ((uint32_t)0x00000001)
03801 #define
               FSMC_BWTR4_ADDSET_1
                                                    ((uint32_t)0x00000002)
03802 #define
               FSMC_BWTR4_ADDSET_2
                                                    ((uint32_t)0x00000004)
03803 #define
               FSMC_BWTR4_ADDSET_3
                                                    ((uint32_t)0x00000008)
                                                   ((uint32_t)0x000000F0)
((uint32_t)0x00000010)
03805 #define
               FSMC_BWTR4_ADDHLD
               FSMC_BWTR4_ADDHLD_0
03806 #define
03807 #define
                                                   ((uint32_t)0x00000020)
               FSMC_BWTR4_ADDHLD_1
03808 #define
               FSMC_BWTR4_ADDHLD_2
                                                   ((uint32_t)0x00000040)
03809 #define
               FSMC_BWTR4_ADDHLD_3
                                                   ((uint32_t)0x00000080)
03811 #define
               FSMC_BWTR4_DATAST
                                                   ((uint32_t)0x0000FF00)
               FSMC_BWTR4_DATAST_0
                                                   ((uint32_t)0x00000100)
03812 #define
                                                   ((uint32_t)0x00000200)
((uint32_t)0x00000400)
03813 #define
               FSMC BWTR4 DATAST 1
03814 #define
               FSMC_BWTR4_DATAST_2
03815 #define
               FSMC_BWTR4_DATAST_3
                                                   ((uint32_t)0x00000800)
03817 #define
               FSMC_BWTR4_CLKDIV
                                                   ((uint32_t)0x00F00000)
03818 #define
               FSMC_BWTR4_CLKDIV_0
                                                   ((uint32_t)0x00100000)
03819 #define
               FSMC_BWTR4_CLKDIV_1
                                                   ((uint32_t)0x00200000)
               FSMC_BWTR4_CLKDIV_2
                                                   ((uint32_t)0x00400000)
03820 #define
                                                   ((uint32_t)0x00800000)
03821 #define
               FSMC BWTR4 CLKDIV 3
                                                   ((uint32_t)0x0F000000)
03823 #define
               FSMC_BWTR4_DATLAT
03824 #define
               FSMC_BWTR4_DATLAT_0
                                                   ((uint32_t)0x01000000)
03825 #define
               FSMC_BWTR4_DATLAT_1
                                                   ((uint32_t)0x02000000)
03826 #define
               FSMC_BWTR4_DATLAT_2
                                                   ((uint32_t)0x04000000)
03827 #define
               FSMC_BWTR4_DATLAT_3
                                                   ((uint32_t)0x08000000)
               FSMC_BWTR4_ACCMOD
                                                    ((uint32_t)0x30000000)
03829 #define
                                                    ((uint32_t)0x10000000)
03830 #define
               FSMC_BWTR4_ACCMOD_0
03831 #define
               FSMC_BWTR4_ACCMOD_1
                                                    ((uint32 t)0x20000000)
03834 #define FSMC_PCR2_PWAITEN
                                                    ((uint32_t)0x00000002)
03835 #define
               FSMC_PCR2_PBKEN
                                                    ((uint32 t)0x00000004)
                                                   ((uint32_t)0x00000008)
((uint32_t)0x00000030)
03836 #define
               FSMC_PCR2_PTYP
03838 #define
               FSMC_PCR2_PWID
03839 #define
               FSMC_PCR2_PWID_0
                                                    ((uint32_t)0x00000010)
03840 #define
               FSMC_PCR2_PWID_1
                                                    ((uint32_t)0x00000020)
03842 #define
               FSMC_PCR2_ECCEN
                                                   ((uint32_t)0x00000040)
               FSMC_PCR2_TCLR
03844 #define
                                                   ((uint32_t)0x00001E00)
((uint32_t)0x00000200)
               FSMC_PCR2_TCLR_0
03845 #define
03846 #define
               FSMC_PCR2_TCLR_1
                                                   ((uint32_t)0x00000400)
03847 #define
               FSMC_PCR2_TCLR_2
                                                   ((uint32_t)0x00000800)
03848 #define
               FSMC_PCR2_TCLR_3
                                                    ((uint32_t)0x00001000)
03850 #define
               FSMC_PCR2_TAR
                                                    ((uint32_t)0x0001E000)
03851 #define
               FSMC_PCR2_TAR_0
                                                    ((uint32_t)0x00002000)
                                                   ((uint32_t)0x00004000)
((uint32_t)0x00008000)
               FSMC_PCR2_TAR_1
03852 #define
               FSMC_PCR2_TAR_2
03853 #define
03854 #define
               FSMC_PCR2_TAR_3
                                                    ((uint32_t)0x00010000)
               FSMC_PCR2_ECCPS
                                                    ((uint32_t)0x000E0000)
03856 #define
03857 #define
               FSMC_PCR2_ECCPS_0
                                                    ((uint32_t)0x00020000)
03858 #define
               FSMC_PCR2_ECCPS_1
                                                    ((uint32_t)0x00040000)
03859 #define FSMC_PCR2_ECCPS_2
                                                    ((uint32 t)0x00080000)
FSMC_PCR3_PWAITEN
03862 #define
                                                    ((uint32_t)0x00000002)
03863 #define
               FSMC_PCR3_PBKEN
                                                    ((uint32_t)0x00000004)
03864 #define
               FSMC_PCR3_PTYP
                                                    ((uint32_t)0x00000008)
03866 #define
               FSMC_PCR3_PWID
                                                   ((uint32_t)0x00000030)
               FSMC_PCR3_PWID_0
                                                   ((uint32_t)0x00000010)
((uint32_t)0x00000020)
03867 #define
               FSMC_PCR3_PWID_1
03868 #define
```

```
03870 #define
               FSMC PCR3 ECCEN
                                                    ((uint32_t)0x00000040)
               FSMC_PCR3_TCLR
03872 #define
                                                    ((uint32_t)0x00001E00)
03873 #define
               FSMC_PCR3_TCLR_0
                                                    ((uint32_t)0x00000200)
03874 #define
               FSMC_PCR3_TCLR_1
                                                    ((uint32_t)0x00000400)
                                                   ((uint32_t)0x00000800)
((uint32_t)0x00001000)
03875 #define
               FSMC_PCR3_TCLR_2
03876 #define
               FSMC PCR3 TCLR 3
03878 #define
               FSMC_PCR3_TAR
                                                    ((uint32_t)0x0001E000)
03879 #define
               FSMC_PCR3_TAR_0
                                                    ((uint32_t)0x00002000)
03880 #define
               FSMC_PCR3_TAR_1
                                                    ((uint32_t)0x00004000)
03881 #define
               FSMC_PCR3_TAR_2
                                                    ((uint32_t)0x00008000)
              FSMC_PCR3_TAR_3
                                                   ((uint32_t)0x00010000)
03882 #define
03884 #define
               FSMC PCR3 ECCPS
                                                   ((uint32_t)0x000E0000)
03885 #define
               FSMC_PCR3_ECCPS_0
                                                    ((uint32_t)0x00020000)
03886 #define
               FSMC_PCR3_ECCPS_1
                                                    ((uint32_t)0x00040000)
03887 #define
               FSMC_PCR3_ECCPS_2
                                                    ((uint32_t)0x00080000)
03889 /************** Bit definition for FSMC_PCR4 register *********************
03890 #define FSMC_PCR4_PWAITEN
                                                    ((uint32_t)0x00000002)
                                                    ((uint32_t)0x00000004)
               FSMC PCR4 PBKEN
03891 #define
03892 #define
               FSMC_PCR4_PTYP
                                                    ((uint32_t)0x00000008)
03894 #define
               FSMC_PCR4_PWID
                                                    ((uint32_t)0x00000030)
03895 #define
               FSMC_PCR4_PWID_0
                                                    ((uint32_t)0x00000010)
03896 #define
               FSMC_PCR4_PWID_1
                                                    ((uint32_t)0x00000020)
03898 #define FSMC_PCR4_ECCEN
                                                    ((uint32_t)0x00000040)
03900 #define
               FSMC_PCR4_TCLR
                                                   ((uint32_t)0x00001E00)
               FSMC_PCR4_TCLR_0
                                                   ((uint32_t)0x00000200)
03901 #define
03902 #define
               FSMC_PCR4_TCLR_1
                                                   ((uint32_t)0x00000400)
03903 #define
               FSMC_PCR4_TCLR_2
                                                   ((uint32_t)0x00000800)
03904 #define
              FSMC_PCR4_TCLR_3
                                                   ((uint32_t)0x00001000)
03906 #define
               FSMC_PCR4_TAR
                                                   ((uint32_t)0x0001E000)
              FSMC_PCR4_TAR_0
03907 #define
                                                   ((uint32 t)0x00002000)
03908 #define
               FSMC PCR4 TAR 1
                                                   ((uint32_t)0x00004000)
03909 #define
               FSMC_PCR4_TAR_2
                                                   ((uint32_t)0x00008000)
03910 #define
               FSMC_PCR4_TAR_3
                                                    ((uint32_t)0x00010000)
03912 #define
               FSMC_PCR4_ECCPS
                                                    ((uint32_t)0x000E0000)
03913 #define
               FSMC_PCR4_ECCPS_0
                                                    ((uint32_t)0x00020000)
               FSMC_PCR4_ECCPS_1
03914 #define
                                                    ((uint32_t)0x00040000)
03915 #define FSMC PCR4 ECCPS 2
                                                    ((uint32 t)0x00080000)
03918 #define
               FSMC_SR2_IRS
                                                   ((uint8_t)0x01)
03919 #define
               FSMC_SR2_ILS
                                                    ((uint8_t)0x02)
03920 #define
               FSMC_SR2_IFS
                                                    ((uint8_t)0x04)
03921 #define FSMC_SR2_IREN
                                                    ((uint8_t)0x08)
03922 #define FSMC_SR2_ILEN 03923 #define FSMC_SR2_IFEN
                                                    ((uint8 t)0x10)
                                                    ((uint8_t)0x20)
03924 #define FSMC_SR2_FEMPT
                                                    ((uint8_t)0x40)
03926 /************** Bit definition for FSMC_SR3 register
03927 #define FSMC_SR3_IRS
                                                    ((uint8_t)0x01)
03928 #define FSMC_SR3_ILS
                                                    ((uint8_t)0x02)
03929 #define FSMC_SR3_IFS
                                                    ((uint8 t)0x04)
03930 #define FSMC SR3 IREN
                                                    ((uint8 t)0x08)
03931 #define FSMC_SR3_ILEN
                                                    ((uint8_t)0x10)
03932 #define FSMC_SR3_IFEN
                                                    ((uint8_t)0x20)
03933 #define FSMC_SR3_FEMPT
                                                    ((uint8_t)0x40)
03935 /****************** Bit definition for FSMC_SR4 register
                                                                  +++++++++++++++++++
03936 #define FSMC_SR4_IRS
                                                    ((uint8_t)0x01)
03937 #define FSMC_SR4_ILS
                                                    ((uint8_t)0x02)
03938 #define FSMC_SR4_IFS
                                                    ((uint8_t)0x04)
               FSMC_SR4_IREN
03939 #define
                                                    ((uint8_t)0x08)
03940 #define
              FSMC_SR4_ILEN
                                                    ((uint8_t)0x10)
03941 #define
               FSMC_SR4_IFEN
                                                    ((uint8_t)0x20)
03942 #define FSMC_SR4_FEMPT
                                                    ((uint.8 t)0x40)
03944 /************** Bit definition for FSMC_PMEM2 register
                                                                    *******
03945 #define FSMC_PMEM2_MEMSET2
                                                   ((uint32_t)0x000000FF)
03946 #define
               FSMC_PMEM2_MEMSET2_0
                                                    ((uint32_t)0x00000001)
03947 #define
               FSMC_PMEM2_MEMSET2_1
                                                    ((uint32_t)0x00000002)
03948 #define
              FSMC_PMEM2_MEMSET2_2
                                                   ((uint32_t)0x00000004)
03949 #define
               FSMC PMEM2 MEMSET2 3
                                                   ((uint32_t)0x00000008)
               FSMC PMEM2 MEMSET2 4
                                                   ((uint32 t)0x00000010)
03950 #define
03951 #define
               FSMC_PMEM2_MEMSET2_5
                                                   ((uint32_t)0x00000020)
               FSMC_PMEM2_MEMSET2_6
03952 #define
                                                   ((uint32_t)0x00000040)
03953 #define
               FSMC_PMEM2_MEMSET2_7
                                                    ((uint32_t)0x00000080)
03955 #define
               FSMC_PMEM2_MEMWAIT2
                                                   ((uint32_t)0x0000FF00)
03956 #define
               FSMC_PMEM2_MEMWAIT2_0
                                                   ((uint32_t)0x00000100)
03957 #define
               FSMC PMEM2_MEMWAIT2_1
                                                   ((uint32_t)0x00000200)
                                                   ((uint32_t)0x00000400)
               FSMC_PMEM2_MEMWAIT2_2
03958 #define
03959 #define
               FSMC_PMEM2_MEMWAIT2_3
                                                   ((uint32_t)0x00000800)
               FSMC_PMEM2_MEMWAIT2_4
                                                   ((uint32_t)0x00001000)
03960 #define
03961 #define
               FSMC_PMEM2_MEMWAIT2_5
                                                    ((uint32_t)0x00002000)
03962 #define
               FSMC_PMEM2_MEMWAIT2_6
                                                    ((uint32_t)0x00004000)
               FSMC_PMEM2_MEMWAIT2_7
                                                   ((uint32 t)0x00008000)
03963 #define
03965 #define
               FSMC PMEM2 MEMHOLD2
                                                   ((uint32_t)0x00FF0000)
03966 #define
               FSMC_PMEM2_MEMHOLD2_0
                                                    ((uint32_t)0x00010000)
               FSMC_PMEM2_MEMHOLD2_1
                                                    ((uint32_t)0x00020000
03967 #define
03968 #define
               FSMC_PMEM2_MEMHOLD2_2
                                                    ((uint32_t)0x00040000)
03969 #define
               FSMC_PMEM2_MEMHOLD2_3
                                                    ((uint32_t)0x00080000)
               FSMC_PMEM2_MEMHOLD2_4
                                                   ((uint32_t)0x00100000)
((uint32_t)0x00200000)
03970 #define
               FSMC_PMEM2_MEMHOLD2_5
03971 #define
```

```
03972 #define
                FSMC_PMEM2_MEMHOLD2_6
                                                        ((uint32_t)0x00400000)
03973 #define
                FSMC_PMEM2_MEMHOLD2_7
                                                        ((uint32_t)0x00800000)
03975 #define
                FSMC_PMEM2_MEMHIZ2
                                                        ((uint32_t)0xFF000000)
                FSMC_PMEM2_MEMHIZ2_0
03976 #define
                                                        ((uint32_t)0x01000000)
                FSMC_PMEM2_MEMHIZ2_1
                                                       ((uint32_t)0x02000000)
((uint32_t)0x04000000)
03977 #define
03978 #define
                FSMC_PMEM2_MEMHIZ2_2
                                                        ((uint32_t)0x08000000)
03979 #define
                FSMC_PMEM2_MEMHIZ2_3
                FSMC_PMEM2_MEMHIZ2_4
                                                        ((uint32_t)0x10000000)
03980 #define
03981 #define
                FSMC_PMEM2_MEMHIZ2_5
                                                        ((uint32_t)0x2000000)
03982 #define
                FSMC PMEM2 MEMHIZ2 6
                                                        ((uint32_t)0x40000000)
03983 #define
                FSMC_PMEM2_MEMHIZ2_7
                                                        ((uint32 t)0x80000000)
               ******** Bit definition for FSMC_PMEM3 register ******
03985 /*****
                                                        ((uint32_t)0x000000FF)
03986 #define
                FSMC_PMEM3_MEMSET3
03987 #define
                FSMC_PMEM3_MEMSET3_0
                                                        ((uint32_t)0x00000001)
03988 #define
                FSMC_PMEM3_MEMSET3_1
                                                        ((uint32_t)0x00000002)
03989 #define
                FSMC_PMEM3_MEMSET3_2
                                                        ((uint32_t)0x00000004)
                                                       ((uint32_t)0x00000008)
((uint32_t)0x00000010)
03990 #define
                FSMC_PMEM3_MEMSET3_3
                FSMC_PMEM3_MEMSET3_4
03991 #define
                                                        ((uint32_t)0x00000020)
03992 #define
                FSMC_PMEM3_MEMSET3_5
                                                        ((uint32_t)0x00000040)
03993 #define
                FSMC_PMEM3_MEMSET3_6
03994 #define
                FSMC_PMEM3_MEMSET3_7
                                                        ((uint32_t)0x00000080)
03996 #define
                FSMC_PMEM3_MEMWAIT3
                                                        ((uint32_t)0x0000FF00)
                FSMC_PMEM3_MEMWAIT3_0
                                                       ((uint32_t)0x00000100)
((uint32_t)0x00000200)
((uint32_t)0x00000400)
03997 #define
03998 #define
                FSMC_PMEM3_MEMWAIT3_1
03999 #define
                FSMC_PMEM3_MEMWAIT3_2
04000 #define
                FSMC_PMEM3_MEMWAIT3_3
                                                        ((uint32_t)0x00000800)
04001 #define
                FSMC_PMEM3_MEMWAIT3_4
                                                        ((uint32_t)0x00001000)
04002 #define
                FSMC_PMEM3_MEMWAIT3_5
                                                        ((uint32_t)0x00002000)
04003 #define
                FSMC_PMEM3_MEMWAIT3_6
                                                        ((uint32_t)0x00004000)
04004 #define
                FSMC_PMEM3_MEMWAIT3_7
                                                        ((uint32_t)0x00008000)
                                                        ((uint32_t)0x00FF0000)
04006 #define
                FSMC_PMEM3_MEMHOLD3
04007 #define
                FSMC_PMEM3_MEMHOLD3_0
                                                        ((uint32_t)0x00010000)
04008 #define
                FSMC_PMEM3_MEMHOLD3_1
                                                        ((uint32_t)0x00020000)
04009 #define
                FSMC_PMEM3_MEMHOLD3_2
                                                        ((uint32_t)0x00040000)
04010 #define
                FSMC_PMEM3_MEMHOLD3_3
                                                        ((uint32_t)0x00080000)
                                                        ((uint32_t)0x00100000)
((uint32_t)0x00200000)
04011 #define
                FSMC_PMEM3_MEMHOLD3_4
                FSMC_PMEM3_MEMHOLD3_5
04012 #define
04013 #define
                FSMC_PMEM3_MEMHOLD3_6
                                                        ((uint32_t)0x00400000)
04014 #define
                FSMC_PMEM3_MEMHOLD3_7
                                                        ((uint32_t)0x00800000)
04016 #define
                FSMC_PMEM3_MEMHIZ3
                                                        ((uint32_t)0xFF000000)
04017 #define
                FSMC_PMEM3_MEMHIZ3_0
                                                        ((uint32_t)0x01000000)
                FSMC_PMEM3_MEMHIZ3_1
                                                        ((uint32_t)0x02000000)
04018 #define
                                                       ((uint32_t)0x04000000)
((uint32_t)0x08000000)
04019 #define
                FSMC PMEM3 MEMHIZ3 2
04020 #define
                FSMC_PMEM3_MEMHIZ3_3
                FSMC_PMEM3_MEMHIZ3_4
                                                        ((uint32_t)0x10000000
04021 #define
04022 #define
                FSMC_PMEM3_MEMHIZ3_5
                                                        ((uint32_t)0x20000000)
04023 #define
                FSMC_PMEM3_MEMHIZ3_6
                                                        ((uint32_t)0x40000000)
04024 #define
                {\tt FSMC\_PMEM3\_MEMHIZ3\_7}
                                                        ((uint32 t)0x80000000)
                ******** Bit definition for FSMC_PMEM4 register ******
04026 /*****
                                                                                  *******
                FSMC_PMEM4_MEMSET4
                                                        ((uint32_t)0x000000FF)
((uint32_t)0x00000001)
04027 #define
04028 #define
                FSMC_PMEM4_MEMSET4_0
04029 #define
                FSMC_PMEM4_MEMSET4_1
                                                        ((uint32_t)0x00000002)
04030 #define
                FSMC_PMEM4_MEMSET4_2
                                                        ((uint32_t)0x00000004)
04031 #define
                FSMC_PMEM4_MEMSET4_3
                                                        ((uint32_t)0x00000008)
                                                       ((uint32_t)0x00000010)
((uint32_t)0x00000020)
                FSMC_PMEM4_MEMSET4_4
04032 #define
                FSMC_PMEM4_MEMSET4_5
04033 #define
04034 #define
                FSMC_PMEM4_MEMSET4_6
                                                        ((uint32_t)0x00000040)
                FSMC_PMEM4_MEMSET4_7
                                                        ((uint32_t)0x00000080)
04035 #define
04037 #define
                FSMC_PMEM4_MEMWAIT4
                                                        ((uint32_t)0x0000FF00)
04038 #define
                FSMC_PMEM4_MEMWAIT4_0
                                                        ((uint32_t)0x00000100)
                FSMC_PMEM4_MEMWAIT4_1
04039 #define
                                                       ((uint32_t)0x00000200)
                                                       ((uint32_t)0x00000400)
((uint32_t)0x00000800)
                FSMC_PMEM4_MEMWAIT4_2
04040 #define
04041 #define
                FSMC_PMEM4_MEMWAIT4_3
04042 #define
                FSMC_PMEM4_MEMWAIT4_4
                                                        ((uint32_t)0x00001000)
04043 #define
                FSMC_PMEM4_MEMWAIT4_5
                                                        ((uint32_t)0x00002000)
04044 #define
                FSMC_PMEM4_MEMWAIT4_6
                                                        ((uint32_t)0x00004000)
                FSMC_PMEM4_MEMWAIT4_7
04045 #define
                                                       ((uint32_t)0x00008000)
((uint32_t)0x00FF0000)
04047 #define
                FSMC_PMEM4_MEMHOLD4
04048 #define
                FSMC_PMEM4_MEMHOLD4_0
                                                        ((uint32_t)0x00010000)
                FSMC_PMEM4_MEMHOLD4_1
04049 #define
                                                        ((uint32_t)0x00020000)
04050 #define
                FSMC_PMEM4_MEMHOLD4_2
                                                        ((uint32_t)0x00040000)
04051 #define
                FSMC_PMEM4_MEMHOLD4_3
                                                        ((uint32_t)0x00080000)
04052 #define
                {\tt FSMC\_PMEM4\_MEMHOLD4\_4}
                                                        ((uint32_t)0x00100000)
                                                       ((uint32_t)0x00200000)
((uint32_t)0x00400000)
                FSMC_PMEM4_MEMHOLD4_5
04053 #define
                FSMC_PMEM4_MEMHOLD4_6
04054 #define
04055 #define
                FSMC_PMEM4_MEMHOLD4_7
                                                        ((uint32_t)0x00800000)
04057 #define
                FSMC_PMEM4_MEMHIZ4
                                                        ((uint32_t)0xFF000000)
04058 #define
                FSMC_PMEM4_MEMHIZ4_0
                                                        ((uint32_t)0x01000000)
04059 #define
                FSMC_PMEM4_MEMHIZ4_1
                                                        ((uint32_t)0x02000000)
                FSMC_PMEM4_MEMHIZ4_2
                                                        ((uint32_t)0x04000000)
04060 #define
                FSMC_PMEM4_MEMHIZ4_3
                                                        ((uint32_t)0x08000000)
((uint32_t)0x10000000)
04061 #define
                FSMC_PMEM4_MEMHIZ4_4
04062 #define
04063 #define
                FSMC_PMEM4_MEMHIZ4_5
                                                        ((uint32_t)0x20000000)
04064 #define
                FSMC_PMEM4_MEMHIZ4_6
                                                        ((uint32_t)0x40000000)
04065 #define
                FSMC_PMEM4_MEMHIZ4_7
                                                        ((uint32_t)0x80000000)
04067 /*********************** Bit definition for FSMC_PATT2 register ******
04068 #define FSMC_PATT2_ATTSET2
                                                        ((uint32_t)0x000000FF)
```

```
04069 #define
                FSMC_PATT2_ATTSET2_0
                                                       ((uint32_t)0x00000001)
04070 #define
                FSMC_PATT2_ATTSET2_1
                                                       ((uint32_t)0x00000002)
04071 #define
                FSMC_PATT2_ATTSET2_2
                                                       ((uint32_t)0x00000004)
04072 #define
                FSMC_PATT2_ATTSET2_3
                                                       ((uint32_t)0x00000008)
                FSMC_PATT2_ATTSET2_4
FSMC_PATT2_ATTSET2_5
                                                       ((uint32_t)0x00000010)
((uint32_t)0x00000020)
04073 #define
04074 #define
04075 #define
                FSMC_PATT2_ATTSET2_6
                                                       ((uint32_t)0x00000040)
04076 #define
                FSMC_PATT2_ATTSET2_7
                                                       ((uint32_t)0x00000080)
04078 #define
                FSMC_PATT2_ATTWAIT2
                                                       ((uint32_t)0x0000FF00)
04079 #define
                FSMC_PATT2_ATTWAIT2_0
                                                       ((uint32_t)0x00000100)
                FSMC_PATT2_ATTWAIT2_1
04080 #define
                                                       ((uint32_t)0x00000200)
                                                       ((uint32_t)0x00000400)
04081 #define
                FSMC_PATT2_ATTWAIT2_2
04082 #define
                FSMC_PATT2_ATTWAIT2_3
                                                       ((uint32_t)0x00000800)
04083 #define
                FSMC_PATT2_ATTWAIT2_4
                                                       ((uint32_t)0x00001000)
04084 #define
                FSMC_PATT2_ATTWAIT2_5
                                                       ((uint32_t)0x00002000)
04085 #define
                FSMC_PATT2_ATTWAIT2_6
                                                       ((uint32_t)0x00004000)
04086 #define
                FSMC_PATT2_ATTWAIT2_7
                                                       ((uint32_t)0x00008000)
                FSMC_PATT2_ATTHOLD2
                                                       ((uint32 t)0x00FF0000)
04088 #define
04089 #define
                FSMC_PATT2_ATTHOLD2_0
                                                       ((uint32_t)0x00010000)
04090 #define
                FSMC_PATT2_ATTHOLD2_1
                                                       ((uint32_t)0x00020000)
04091 #define
                FSMC_PATT2_ATTHOLD2_2
                                                       ((uint32_t)0x00040000)
04092 #define
                FSMC_PATT2_ATTHOLD2_3
                                                       ((uint32_t)0x00080000)
04093 #define
                {\tt FSMC\_PATT2\_ATTHOLD2\_4}
                                                       ((uint32_t)0x00100000)
                FSMC_PATT2_ATTHOLD2_5
FSMC_PATT2_ATTHOLD2_6
                                                       ((uint32_t)0x00200000)
((uint32_t)0x00400000)
04094 #define
04095 #define
04096 #define
                FSMC_PATT2_ATTHOLD2_7
                                                       ((uint32_t)0x00800000)
04098 #define
                FSMC_PATT2_ATTHIZ2
                                                       ((uint32_t)0xFF000000)
04099 #define
                FSMC_PATT2_ATTHIZ2_0
                                                       ((uint32_t)0x01000000)
04100 #define
                FSMC_PATT2_ATTHIZ2_1
                                                       ((uint32_t)0x02000000)
04101 #define
                FSMC_PATT2_ATTHIZ2_2
                                                       ((uint32_t)0x04000000)
04102 #define
                FSMC_PATT2_ATTHIZ2_3
                                                       ((uint32_t)0x08000000)
04103 #define
                FSMC_PATT2_ATTHIZ2_4
                                                       ((uint32_t)0x10000000)
04104 #define
                FSMC_PATT2_ATTHIZ2_5
                                                       ((uint32_t)0x20000000)
04105 #define
                FSMC_PATT2_ATTHIZ2_6
                                                       ((uint32_t)0x40000000)
04106 #define
                FSMC_PATT2_ATTHIZ2_7
                                                       ((uint32_t)0x80000000)
               ******** Bit definition for FSMC_PATT3 register ******
04108 /*****
                FSMC_PATT3_ATTSET3
                                                       ((uint32_t)0x000000FF)
04109 #define
                                                       ((uint32_t)0x00000001)
04110 #define
                FSMC_PATT3_ATTSET3_0
04111 #define
                FSMC_PATT3_ATTSET3_1
                                                       ((uint32_t)0x00000002)
04112 #define
                FSMC_PATT3_ATTSET3_2
                                                       ((uint32_t)0x00000004)
04113 #define
                FSMC_PATT3_ATTSET3_3
                                                       ((uint32_t)0x00000008)
                                                       ((uint32_t)0x00000010)
                FSMC_PATT3_ATTSET3_4
04114 #define
                                                      ((uint32_t)0x00000020)
((uint32_t)0x00000040)
04115 #define
                FSMC_PATT3_ATTSET3_5
04116 #define
                FSMC_PATT3_ATTSET3_6
04117 #define
                FSMC_PATT3_ATTSET3_7
                                                       ((uint32_t)0x00000080)
04119 #define
                FSMC_PATT3_ATTWAIT3
                                                       ((uint32_t)0x0000FF00)
04120 #define
                FSMC_PATT3_ATTWAIT3_0
                                                       ((uint32_t)0x00000100)
04121 #define
                FSMC_PATT3_ATTWAIT3_1
                                                       ((uint32_t)0x00000200)
                                                       ((uint32 t)0x00000400)
04122 #define
                FSMC_PATT3_ATTWAIT3_2
04123 #define
                                                       ((uint32_t)0x00000800)
                FSMC PATT3 ATTWAIT3 3
04124 #define
                FSMC_PATT3_ATTWAIT3_4
                                                       ((uint32_t)0x00001000)
04125 #define
                FSMC_PATT3_ATTWAIT3_5
                                                       ((uint32_t)0x00002000)
04126 #define
                FSMC_PATT3_ATTWAIT3_6
                                                       ((uint32_t)0x00004000)
04127 #define
                FSMC_PATT3_ATTWAIT3_7
                                                       ((uint32_t)0x00008000)
04129 #define
                                                       ((uint32_t)0x00FF0000)
                FSMC_PATT3_ATTHOLD3
                                                       ((uint32_t)0x00010000)
04130 #define
                FSMC_PATT3_ATTHOLD3_0
                FSMC_PATT3_ATTHOLD3_1
                                                       ((uint32_t)0x00020000)
04131 #define
                FSMC_PATT3_ATTHOLD3_2
                                                       ((uint32_t)0x00040000)
04132 #define
04133 #define
                FSMC_PATT3_ATTHOLD3_3
                                                       ((uint32_t)0x00080000)
04134 #define
                {\tt FSMC\_PATT3\_ATTHOLD3\_4}
                                                       ((uint32_t)0x00100000)
04135 #define
                FSMC_PATT3_ATTHOLD3_5
                                                       ((uint32 t)0x00200000)
                                                       ((uint32_t)0x00400000)
04136 #define
                FSMC_PATT3_ATTHOLD3_6
04137 #define
                FSMC_PATT3_ATTHOLD3_7
                                                       ((uint32_t)0x00800000)
04139 #define
                FSMC_PATT3_ATTHIZ3
                                                       ((uint32_t)0xFF000000)
04140 #define
                FSMC_PATT3_ATTHIZ3_0
                                                       ((uint32_t)0x01000000)
04141 #define
                FSMC_PATT3_ATTHIZ3_1
                                                       ((uint32_t)0x02000000)
                FSMC_PATT3_ATTHIZ3_2
04142 #define
                                                       ((uint32_t)0x04000000)
04143 #define
                FSMC_PATT3_ATTHIZ3_3
                                                       ((uint32 t)0x08000000)
04144 #define
                FSMC_PATT3_ATTHIZ3_4
                                                       ((uint32_t)0x10000000)
04145 #define
                FSMC_PATT3_ATTHIZ3_5
                                                       ((uint32_t)0x20000000)
04146 #define
                FSMC_PATT3_ATTHIZ3_6
                                                       ((uint32_t)0x40000000)
04147 #define
                FSMC_PATT3_ATTHIZ3_7
                                                       ((uint32 t)0x80000000)
04149 /**************** Bit definition for FSMC_PATT4 register *******
                                                      ((uint32_t)0x000000FF)
((uint32_t)0x00000001)
04150 #define
                FSMC_PATT4_ATTSET4
                FSMC_PATT4_ATTSET4_0
04151 #define
                                                       ((uint32_t)0x00000002)
04152 #define
                FSMC_PATT4_ATTSET4_1
                FSMC_PATT4_ATTSET4_2
04153 #define
                                                       ((uint32_t)0x00000004)
04154 #define
                FSMC_PATT4_ATTSET4_3
                                                       ((uint32_t)0x00000008)
04155 #define
                FSMC_PATT4_ATTSET4_4
                                                       ((uint32_t)0x00000010)
                FSMC_PATT4_ATTSET4_5
04156 #define
                                                       ((uint32 t)0x00000020)
04157 #define
                FSMC PATT4 ATTSET4 6
                                                       ((uint32_t)0x00000040)
                                                       ((uint32_t)0x00000080)
04158 #define
                FSMC_PATT4_ATTSET4_7
04160 #define
                FSMC_PATT4_ATTWAIT4
                                                       ((uint32_t)0x0000FF00)
04161 #define
                FSMC_PATT4_ATTWAIT4_0
                                                       ((uint32_t)0x00000100)
04162 #define
                FSMC_PATT4_ATTWAIT4_1
                                                       ((uint32_t)0x00000200)
                FSMC_PATT4_ATTWAIT4_2
FSMC_PATT4_ATTWAIT4_3
                                                       ((uint32_t)0x00000400)
((uint32_t)0x00000800)
04163 #define
04164 #define
```

```
04165 #define FSMC_PATT4_ATTWAIT4_4
                                                  ((uint32_t)0x00001000)
                                                  ((uint32_t)0x00002000)
04166 #define
              FSMC_PATT4_ATTWAIT4_5
04167 #define
              FSMC_PATT4_ATTWAIT4_6
                                                  ((uint32_t)0x00004000)
              FSMC_PATT4_ATTWAIT4_7
04168 #define
                                                  ((uint32_t)0x00008000)
              FSMC_PATT4_ATTHOLD4
                                                  ((uint32_t)0x00FF0000)
((uint32_t)0x00010000)
04170 #define
              FSMC_PATT4_ATTHOLD4_0
04171 #define
04172 #define
              FSMC_PATT4_ATTHOLD4_1
                                                  ((uint32_t)0x00020000)
04173 #define
              {\tt FSMC\_PATT4\_ATTHOLD4\_2}
                                                  ((uint32_t)0x00040000)
04174 #define
              FSMC_PATT4_ATTHOLD4_3
                                                  ((uint32_t)0x00080000)
04175 #define
              {\tt FSMC\_PATT4\_ATTHOLD4\_4}
                                                  ((uint32_t)0x00100000)
              FSMC_PATT4_ATTHOLD4_5
04176 #define
                                                 ((uint32_t)0x00200000)
              FSMC_PATT4_ATTHOLD4_6
                                                 ((uint32_t)0x00400000)
04177 #define
04178 #define
              FSMC_PATT4_ATTHOLD4_7
                                                 ((uint32_t)0x00800000)
04180 #define
              FSMC_PATT4_ATTHIZ4
                                                 ((uint32_t)0xFF000000)
04181 #define
              FSMC_PATT4_ATTHIZ4_0
                                                  ((uint32_t)0x01000000)
04182 #define
              {\tt FSMC\_PATT4\_ATTHIZ4\_1}
                                                  ((uint32_t)0x02000000)
              FSMC_PATT4_ATTHIZ4_2
04183 #define
                                                 ((uint32_t)0x04000000)
              FSMC_PATT4_ATTHIZ4_3
                                                 ((uint32_t)0x08000000)
04184 #define
              FSMC_PATT4_ATTHIZ4_4
04185 #define
                                                  ((uint32_t)0x10000000)
              FSMC_PATT4_ATTHIZ4_5
04186 #define
                                                  ((uint32_t)0x20000000)
04187 #define
              FSMC_PATT4_ATTHIZ4_6
                                                  ((uint32_t)0x40000000)
04188 #define
              FSMC_PATT4_ATTHIZ4_7
                                                  ((uint32_t)0x80000000)
04190 /*************** Bit definition for FSMC_PIO4 register *******************
04191 #define FSMC_PIO4_IOSET4
                                                  ((uint32_t)0x000000FF)
((uint32_t)0x00000001)
04192 #define
              FSMC_PIO4_IOSET4_0
04193 #define
              FSMC_PIO4_IOSET4_1
                                                  ((uint32_t)0x00000002)
              FSMC_PIO4_IOSET4_2
04194 #define
                                                  ((uint32_t)0x00000004)
04195 #define
              FSMC_PIO4_IOSET4_3
                                                  ((uint32_t)0x00000008)
04196 #define
              FSMC_PIO4_IOSET4_4
                                                  ((uint32_t)0x00000010)
04197 #define
              FSMC_PIO4_IOSET4_5
                                                  ((uint32_t)0x00000020)
              FSMC_PIO4_IOSET4_6
                                                  ((uint32_t)0x00000040)
04198 #define
04199 #define
              FSMC_PIO4_IOSET4_7
                                                  ((uint32_t)0x00000080)
04201 #define
              FSMC_PIO4_IOWAIT4
                                                  ((uint32_t)0x0000FF00)
04202 #define
              FSMC_PIO4_IOWAIT4_0
                                                  ((uint32_t)0x00000100)
04203 #define
              FSMC_PIO4_IOWAIT4_1
                                                  ((uint32_t)0x00000200)
04204 #define
              FSMC_PIO4_IOWAIT4_2
                                                  ((uint32_t)0x00000400)
              FSMC_PIO4_IOWAIT4_3
                                                  ((uint32_t)0x00000800)
04205 #define
04206 #define
                                                  ((uint32_t)0x00001000)
              FSMC_PIO4_IOWAIT4_4
              FSMC_PIO4_IOWAIT4_5
                                                  ((uint32_t)0x00002000)
04207 #define
04208 #define
              FSMC_PIO4_IOWAIT4_6
                                                  ((uint32_t)0x00004000)
04209 #define
              FSMC_PIO4_IOWAIT4_7
                                                  ((uint32_t)0x00008000)
              FSMC_PIO4_IOHOLD4
                                                  ((uint32_t)0x00FF0000)
04211 #define
                                                 ((uint32_t)0x00010000)
((uint32_t)0x00020000)
              FSMC_PIO4_IOHOLD4_0
04212 #define
04213 #define
              FSMC_PIO4_IOHOLD4_1
04214 #define
              FSMC_PIO4_IOHOLD4_2
                                                  ((uint32_t)0x00040000)
04215 #define
              FSMC_PIO4_IOHOLD4_3
                                                  ((uint32_t)0x00080000)
04216 #define
              FSMC_PIO4_IOHOLD4_4
                                                  ((uint32_t)0x00100000)
              FSMC_PIO4_IOHOLD4_5
04217 #define
                                                  ((uint32_t)0x00200000)
              FSMC_PIO4_IOHOLD4_6
                                                  ((uint32 t)0x00400000)
04218 #define
              FSMC_PIO4_IOHOLD4_7
                                                  ((uint32_t)0x00800000)
04219 #define
              FSMC_PIO4_IOHIZ4
04221 #define
                                                  ((uint32_t)0xFF000000)
04222 #define
              FSMC_PIO4_IOHIZ4_0
                                                  ((uint32_t)0x01000000)
04223 #define
              FSMC_PIO4_IOHIZ4_1
                                                  ((uint32_t)0x02000000)
04224 #define
              FSMC_PIO4_IOHIZ4_2
                                                  ((uint32_t)0x04000000)
04225 #define
              FSMC_PIO4_IOHIZ4_3
                                                  ((uint32_t)0x08000000)
              FSMC_PIO4_IOHIZ4_4
                                                  ((uint32_t)0x10000000)
04226 #define
04227 #define FSMC_PIO4_IOHIZ4_5
                                                  ((uint32_t)0x20000000)
04228 #define FSMC_PIO4_IOHIZ4_6
                                                  ((uint32_t)0x40000000)
04229 #define FSMC_PIO4_IOHIZ4_7
                                                  ((uint32_t)0x80000000)
04232 #define FSMC ECCR2 ECC2
                                                  ((uint32_t)0xFFFFFFFF)
04234 /****************** Bit definition for FSMC_ECCR3 register ****************
04235 #define FSMC_ECCR3_ECC3
                                                 ((uint32_t)0xFFFFFFF)
04238 /*
04239 /*
                                   General Purpose I/O
04240 /*
04242 /************* Bits definition for GPIO_MODER register *******************
                                  ((uint32_t)0x00000003)
04243 #define GPIO_MODER_MODER0
04244 #define GPIO_MODER_MODER0_0
                                                  ((uint32_t)0x00000001)
04245 #define GPIO_MODER_MODER0_1
                                                  ((uint32_t)0x00000002)
04246
04247 #define GPIO_MODER_MODER1
                                                 ((uint32_t)0x0000000C)
04248 #define GPIO_MODER_MODER1_0
                                                  ((uint32_t)0x00000004)
04249 #define GPIO MODER MODER1 1
                                                  ((uint32 t)0x00000008)
04250
04251 #define GPIO_MODER_MODER2
                                                  ((uint32_t)0x00000030)
04252 #define GPIO_MODER_MODER2_0
                                                  ((uint32_t)0x00000010)
04253 #define GPTO MODER MODER2 1
                                                 ((uint.32 t)0x00000020)
04254
04255 #define GPIO_MODER_MODER3
                                                  ((uint32_t)0x000000C0)
04256 #define GPIO_MODER_MODER3_0
                                                  ((uint32_t)0x00000040)
04257 #define GPIO_MODER_MODER3_1
                                                  ((uint32_t)0x00000080)
04258
04259 #define GPIO MODER MODER4
                                                  ((uint32_t)0x00000300)
04260 #define GPIO MODER MODER4 0
                                                  ((uint32 t)0x00000100)
```

```
04261 #define GPIO_MODER_MODER4_1
                                                    ((uint32 t)0x00000200)
04262
                                                    ((uint32_t)0x00000C00)
04263 #define GPIO_MODER_MODER5
04264 #define GPIO_MODER_MODER5_0
                                                    ((uint32_t)0x00000400)
04265 #define GPIO MODER MODER5 1
                                                    ((uint32 t)0x00000800)
04266
04267 #define GPIO_MODER_MODER6
                                                    ((uint32_t)0x00003000)
04268 #define GPIO_MODER_MODER6_0
                                                    ((uint32_t)0x00001000)
04269 #define GPIO_MODER_MODER6_1
                                                    ((uint32_t)0x00002000)
04270
04271 #define GPIO MODER MODER7
                                                    ((uint32 t)0x0000C000)
04272 #define GPIO MODER MODER7 0
                                                    ((uint32_t)0x00004000)
                                                    ((uint32_t)0x00008000)
04273 #define GPIO_MODER_MODER7_1
04274
04275 #define GPIO_MODER_MODER8
                                                    ((uint32_t)0x00030000)
04276 #define GPIO_MODER_MODER8_0
                                                     ((uint32_t)0x00010000)
04277 #define GPIO_MODER_MODER8_1
                                                    ((uint32 t)0x00020000)
04278
04279 #define GPIO_MODER_MODER9
                                                    ((uint32_t)0x000C0000)
04280 #define GPIO_MODER_MODER9_0
                                                    ((uint32_t)0x00040000)
04281 #define GPIO_MODER_MODER9_1
                                                    ((uint32 t)0x00080000)
04282
04283 #define GPIO_MODER_MODER10
                                                    ((uint32_t)0x00300000)
04284 #define GPIO MODER MODER10 0
                                                    ((uint32 t)0x00100000)
04285 #define GPIO_MODER_MODER10_1
                                                    ((uint32_t)0x00200000)
04287 #define GPIO_MODER_MODER11
                                                    ((uint32_t)0x00C00000)
04288 #define GPIO_MODER_MODER11_0
                                                    ((uint32_t)0x00400000)
04289 #define GPIO_MODER_MODER11_1
                                                    ((uint32_t)0x00800000)
04290
04291 #define GPIO_MODER_MODER12
                                                    ((uint32_t)0x03000000)
((uint32_t)0x01000000)
04292 #define GPIO_MODER_MODER12_0
04293 #define GPIO_MODER_MODER12_1
                                                    ((uint32_t)0x02000000)
04294
                                                    ((uint32_t)0x0C000000)
04295 #define GPIO_MODER_MODER13
04296 #define GPIO_MODER_MODER13 0
                                                    ((uint32_t)0x04000000)
04297 #define GPIO MODER MODER13 1
                                                    ((uint32 t)0x08000000)
04299 #define GPIO_MODER_MODER14
                                                    ((uint32_t)0x30000000)
04300 #define GPIO_MODER_MODER14_0
                                                    ((uint32_t)0x10000000)
04301 #define GPIO_MODER_MODER14_1
                                                    ((uint32_t)0x2000000)
04302
04303 #define GPIO_MODER_MODER15
                                                    ((uint32 t)0xC0000000)
04304 #define GPIO_MODER_MODER15_0
                                                    ((uint32_t)0x40000000)
04305 #define GPIO_MODER_MODER15_1
                                                    ((uint32 t)0x80000000)
04306
04307 /************** Bits definition for GPIO_OTYPER register
                                                                      ********
04308 #define GPIO_OTYPER_OT_0
                                                    ((uint32_t)0x00000001)
04309 #define GPIO OTYPER OT 1
                                                    ((uint32 t)0x00000002)
04310 #define GPIO OTYPER OT 2
                                                    ((uint32 t)0x00000004)
04311 #define GPIO_OTYPER_OT_3
                                                    ((uint32_t)0x00000008)
04312 #define GPIO_OTYPER_OT_4
                                                    ((uint32_t)0x00000010)
04313 #define GPIO_OTYPER_OT_5
                                                    ((uint32_t)0x00000020)
04314 #define GPIO_OTYPER_OT_6
                                                    ((uint32_t)0x00000040)
04315 #define GPIO_OTYPER_OT_7
                                                    ((uint32_t)0x00000080)
04316 #define GPIO_OTYPER_OT_8
                                                    ((uint32_t)0x00000100)
04317 #define GPIO_OTYPER_OT_9
                                                    ((uint32_t)0x00000200)
04318 #define GPIO_OTYPER_OT_10
                                                    ((uint32_t)0x00000400)
04319 #define GPIO_OTYPER_OT_11
                                                    ((uint32_t)0x00000800)
04320 #define GPIO_OTYPER_OT_12
                                                    ((uint32_t)0x00001000)
04321 #define GPIO_OTYPER_OT_13
                                                    ((uint32 t)0x00002000)
04322 #define GPIO_OTYPER_OT_14
                                                    ((uint32 t)0x00004000)
04323 #define GPIO_OTYPER_OT_15
                                                    ((uint32_t)0x00008000)
04325 /************** Bits definition for GPIO_OSPEEDR register
04326 #define GPIO_OSPEEDER_OSPEEDR0
                                                    ((uint32_t)0x00000003)
04327 #define GPIO_OSPEEDER_OSPEEDRO_0
                                                    ((uint32_t)0x00000001)
04328 #define GPIO OSPEEDER OSPEEDRO 1
                                                    ((uint32 t)0x00000002)
04329
04330 #define GPIO_OSPEEDER_OSPEEDR1
                                                    ((uint32_t)0x0000000C)
04331 #define GPIO_OSPEEDER_OSPEEDR1_0
                                                    ((uint32_t)0x00000004)
04332 #define GPIO_OSPEEDER_OSPEEDR1_1
                                                    ((uint32_t)0x00000008)
04333
04334 #define GPIO_OSPEEDER_OSPEEDR2
                                                    ((uint32_t)0x00000030)
04335 #define GPIO_OSPEEDER_OSPEEDR2_0
                                                    ((uint32 t)0x00000010)
04336 #define GPIO OSPEEDER OSPEEDR2 1
                                                    ((uint32 t)0x00000020)
04337
04338 #define GPIO_OSPEEDER_OSPEEDR3
                                                    ((uint32_t)0x000000C0)
04339 #define GPIO_OSPEEDER_OSPEEDR3_0
                                                    ((uint32_t)0x00000040)
04340 #define GPTO OSPEEDER OSPEEDR3 1
                                                    ((uint.32 t)0x00000080)
04341
04342 #define GPIO_OSPEEDER_OSPEEDR4
                                                    ((uint32_t)0x00000300)
04343 #define GPIO_OSPEEDER_OSPEEDR4_0
                                                    ((uint32_t)0x00000100)
04344 #define GPIO_OSPEEDER_OSPEEDR4_1
                                                    ((uint32_t)0x00000200)
04345
04346 #define GPIO_OSPEEDER_OSPEEDR5
                                                    ((uint32_t)0x00000C00)
04347 #define GPIO_OSPEEDER_OSPEEDR5_0
                                                    ((uint32 t)0x00000400)
```

```
04348 #define GPIO_OSPEEDER_OSPEEDR5_1
                                                     ((uint32 t)0x00000800)
04349
04350 #define GPIO_OSPEEDER_OSPEEDR6
                                                     ((uint32_t)0x00003000)
04351 #define GPIO_OSPEEDER_OSPEEDR6_0
                                                     ((uint32_t)0x00001000)
04352 #define GPIO OSPEEDER OSPEEDR6 1
                                                     ((uint32 t)0x00002000)
04353
04354 #define GPIO_OSPEEDER_OSPEEDR7
                                                     ((uint32_t)0x0000C000)
04355 #define GPIO_OSPEEDER_OSPEEDR7_0
                                                     ((uint32_t)0x00004000)
04356 #define GPIO_OSPEEDER_OSPEEDR7_1
                                                     ((uint32_t)0x00008000)
04357
04358 #define GPIO_OSPEEDER_OSPEEDR8
                                                     ((uint32 t)0x00030000)
                                                     ((uint32_t)0x00010000)
04359 #define GPIO_OSPEEDER_OSPEEDR8_0
                                                     ((uint32_t)0x00020000)
04360 #define GPIO_OSPEEDER_OSPEEDR8_1
04361
04362 #define GPIO_OSPEEDER_OSPEEDR9
                                                     ((uint32_t)0x000C0000)
04363 #define GPIO_OSPEEDER_OSPEEDR9_0
                                                     ((uint32_t)0x00040000)
04364 #define GPIO_OSPEEDER_OSPEEDR9_1
                                                     ((uint32 t)0x00080000)
04365
04366 #define GPIO_OSPEEDER_OSPEEDR10
                                                     ((uint32_t)0x00300000)
04367 #define GPIO_OSPEEDER_OSPEEDR10_0
                                                     ((uint32_t)0x00100000)
                                                     ((uint32_t)0x00200000)
04368 #define GPIO OSPEEDER OSPEEDR10 1
04369
04370 #define GPIO_OSPEEDER_OSPEEDR11
                                                     ((uint32_t)0x00C00000)
04371 #define GPIO_OSPEEDER_OSPEEDR11_0
                                                     ((uint32_t)0x00400000)
((uint32_t)0x00800000)
04372 #define GPIO_OSPEEDER_OSPEEDR11_1
04374 #define GPIO_OSPEEDER_OSPEEDR12
                                                     ((uint32_t)0x03000000)
04375 #define GPIO_OSPEEDER_OSPEEDR12_0
                                                     ((uint32_t)0x01000000)
04376 #define GPIO_OSPEEDER_OSPEEDR12_1
                                                     ((uint32_t)0x02000000)
04377
04378 #define GPIO_OSPEEDER_OSPEEDR13
                                                     ((uint32_t)0x0C000000)
((uint32_t)0x04000000)
04379 #define GPIO_OSPEEDER_OSPEEDR13_0
04380 #define GPIO_OSPEEDER_OSPEEDR13_1
                                                     ((uint32_t)0x08000000)
04381
                                                     ((uint32_t)0x3000000)
04382 #define GPIO_OSPEEDER_OSPEEDR14
04383 #define GPIO_OSPEEDER_OSPEEDR14_0
                                                     ((uint32_t)0x10000000)
04384 #define GPIO OSPEEDER OSPEEDR14 1
                                                     ((uint32 t)0x20000000)
04386 #define GPIO_OSPEEDER_OSPEEDR15
                                                     ((uint32_t)0xC0000000)
04387 #define GPIO_OSPEEDER_OSPEEDR15_0
                                                     ((uint32_t)0x40000000)
04388 #define GPIO_OSPEEDER_OSPEEDR15_1
                                                     ((uint32_t)0x80000000)
04389
04390 /************** Bits definition for GPIO_PUPDR register
                                                                       ********
04391 #define GPIO_PUPDR_PUPDR0
                                                     ((uint32_t)0x00000003)
04392 #define GPIO_PUPDR_PUPDR0_0
                                                     ((uint32_t)0x00000001)
04393 #define GPIO_PUPDR_PUPDR0_1
                                                     ((uint32_t)0x00000002)
04394
04395 #define GPIO_PUPDR_PUPDR1
04396 #define GPIO_PUPDR_PUPDR1_0
                                                     ((uint32_t)0x000000C)
                                                     ((uint32_t)0x00000004)
04397 #define GPIO_PUPDR_PUPDR1_1
                                                     ((uint32_t)0x00000008)
04398
04399 #define GPIO_PUPDR_PUPDR2
                                                     ((uint32_t)0x00000030)
04400 #define GPIO_PUPDR_PUPDR2_0
                                                      ((uint32_t)0x00000010)
04401 #define GPIO_PUPDR_PUPDR2_1
                                                     ((uint32_t)0x00000020)
04402
04403 #define GPIO PUPDR PUPDR3
                                                     ((uint32 t)0x000000C0)
04404 #define GPIO_PUPDR_PUPDR3_0
                                                     ((uint32_t)0x00000040)
04405 #define GPIO_PUPDR_PUPDR3_1
                                                     ((uint32_t)0x00000080)
04406
04407 #define GPIO_PUPDR_PUPDR4
                                                     ((uint32_t)0x00000300)
04408 #define GPIO_PUPDR_PUPDR4_0
                                                     ((uint32_t)0x00000100)
04409 #define GPIO PUPDR PUPDR4 1
                                                     ((uint32 t)0x00000200)
04410
04411 #define GPIO_PUPDR_PUPDR5
                                                     ((uint32_t)0x00000C00)
04412 #define GPIO_PUPDR_PUPDR5_0
                                                      ((uint32_t)0x00000400)
04413 #define GPIO_PUPDR_PUPDR5_1
                                                     ((uint32_t)0x00000800)
04414
04415 #define GPIO PUPDR PUPDR6
                                                     ((uint32 t)0x00003000)
04416 #define GPIO_PUPDR_PUPDR6_0
                                                     ((uint32_t)0x00001000)
04417 #define GPIO_PUPDR_PUPDR6_1
                                                     ((uint32_t)0x00002000)
04418
04419 #define GPIO_PUPDR_PUPDR7
                                                     ((uint32_t)0x0000C000)
04420 #define GPIO_PUPDR_PUPDR7_0
                                                     ((uint32_t)0x00004000)
04421 #define GPIO_PUPDR_PUPDR7_1
                                                     ((uint32_t)0x00008000)
04422
04423 #define GPIO_PUPDR_PUPDR8
                                                     ((uint32_t)0x00030000)
04424 #define GPIO_PUPDR_PUPDR8_0
                                                     ((uint32_t)0x00010000)
04425 #define GPIO_PUPDR_PUPDR8_1
                                                     ((uint32_t)0x00020000)
04426
04427 #define GPIO_PUPDR_PUPDR9
                                                     ((uint.32 t)0x000C0000)
04428 #define GPIO_PUPDR_PUPDR9_0
                                                     ((uint32_t)0x00040000)
                                                     ((uint32_t)0x00080000)
04429 #define GPIO_PUPDR_PUPDR9_1
04430
04431 #define GPIO_PUPDR_PUPDR10
                                                     ((uint32_t)0x00300000)
04432 #define GPIO_PUPDR_PUPDR10_0
                                                     ((uint32_t)0x00100000)
04433 #define GPIO_PUPDR_PUPDR10_1
                                                     ((uint32 t)0x00200000)
04434
```

```
04435 #define GPIO_PUPDR_PUPDR11
                                                      ((uint32_t)0x00C00000)
04436 #define GPIO_PUPDR_PUPDR11_0
                                                      ((uint32_t)0x00400000)
04437 #define GPIO_PUPDR_PUPDR11_1
                                                      ((uint32_t)0x00800000)
04438
04439 #define GPIO_PUPDR_PUPDR12
                                                      ((uint32_t)0x03000000)
04440 #define GPIO_PUPDR_PUPDR12_0
                                                      ((uint32 t)0x01000000)
04441 #define GPIO_PUPDR_PUPDR12_1
                                                      ((uint32 t) 0x02000000)
04442
04443 #define GPIO_PUPDR_PUPDR13
                                                      ((uint32_t)0x0C000000)
04444 #define GPIO_PUPDR_PUPDR13_0
                                                      ((uint32_t)0x04000000)
04445 #define GPIO PUPDR PUPDR13 1
                                                     ((uint32 t)0x08000000)
04446
04447 #define GPIO_PUPDR_PUPDR14
                                                     ((uint32 t)0x30000000)
04448 #define GPIO_PUPDR_PUPDR14_0
                                                      ((uint32_t)0x10000000)
04449 #define GPIO_PUPDR_PUPDR14_1
                                                      ((uint32_t)0x20000000)
04450
04451 #define GPIO_PUPDR_PUPDR15
04452 #define GPIO_PUPDR_PUPDR15_0
04453 #define GPIO_PUPDR_PUPDR15_1
                                                      ((uint32_t)0xC0000000)
                                                     ((uint32_t)0x40000000)
((uint32_t)0x40000000)
((uint32_t)0x80000000)
04455 /************* Bits definition for GPIO_IDR register
04456 #define GPIO_IDR_IDR_0
                                                      ((uint32_t)0x00000001)
04457 #define GPIO_IDR_IDR_1
                                                      ((uint32 t)0x00000002)
04458 #define GPIO_IDR_IDR_2
                                                      ((uint32_t)0x00000004)
((uint32_t)0x00000008)
04459 #define GPIO_IDR_IDR_3
04460 #define GPIO_IDR_IDR_4
                                                      ((uint32_t)0x00000010)
04461 #define GPIO_IDR_IDR_5
                                                      ((uint32_t)0x00000020)
04462 #define GPIO_IDR_IDR_6
                                                      ((uint32_t)0x00000040)
04463 #define GPIO_IDR_IDR_7
                                                      ((uint32_t)0x00000080)
04464 #define GPIO_IDR_IDR_8
                                                      ((uint32 t)0x00000100)
04465 #define GPIO IDR IDR 9
                                                      ((uint32_t)0x00000200)
04466 #define GPIO_IDR_IDR_10
                                                      ((uint32_t)0x00000400)
04467 #define GPIO_IDR_IDR_11
                                                      ((uint32_t)0x00000800)
04468 #define GPIO_IDR_IDR_12
                                                      ((uint32_t)0x00001000)
04469 #define GPIO_IDR_IDR_13
                                                      ((uint32_t)0x00002000)
04470 #define GPIO_IDR_IDR_14
                                                      ((uint32_t)0x00004000)
04471 #define GPIO_IDR_IDR_15
                                                      ((uint32 t)0x00008000)
04472 /* Old GPIO_IDR register bits definition, maintained for legacy purpose */
04473 #define GPIO_OTYPER_IDR_0
                                                    GPIO_IDR_IDR_0
04474 #define GPIO_OTYPER_IDR_1
                                                      GPIO_IDR_IDR_1
04475 #define GPIO_OTYPER_IDR_2
                                                     GPIO_IDR_IDR_2
04476 #define GPIO_OTYPER_IDR_3
                                                     GPIO_IDR_IDR_3
04477 #define GPIO_OTYPER_IDR_4
                                                     GPTO TDR TDR 4
04478 #define GPIO_OTYPER_IDR_5
                                                     GPIO_IDR_IDR_5
04479 #define GPIO_OTYPER_IDR_6
                                                     GPIO_IDR_IDR_6
04480 #define GPIO_OTYPER_IDR_7
                                                     GPIO_IDR_IDR_7
04481 #define GPIO_OTYPER_IDR_8
                                                     GPIO_IDR_IDR_8
04482 #define GPIO_OTYPER_IDR_9
                                                     GPIO_IDR_IDR_9
04483 #define GPIO_OTYPER_IDR_10
                                                     GPIO IDR IDR 10
04484 #define GPIO_OTYPER_IDR_11
                                                     GPIO IDR IDR 11
04485 #define GPIO_OTYPER_IDR_12
                                                     GPIO_IDR_IDR_12
04486 #define GPIO_OTYPER_IDR_13
                                                     GPIO_IDR_IDR_13
04487 #define GPIO_OTYPER_IDR_14
                                                     GPIO IDR IDR 14
04488 #define GPIO_OTYPER_IDR_15
                                                     GPIO_IDR_IDR_15
04489
04490 /****************** Bits definition for GPIO ODR register
04491 #define GPIO_ODR_ODR_O
                                                      ((uint32_t)0x00000001)
                                                      ((uint32_t)0x00000002)
04492 #define GPIO_ODR_ODR_1
04493 #define GPIO_ODR_ODR_2
                                                      ((uint32_t)0x00000004)
04494 #define GPIO_ODR_ODR_3
                                                      ((uint32_t)0x00000008)
                                                      ((uint32_t)0x00000010)
04495 #define GPIO ODR ODR 4
04496 #define GPIO_ODR_ODR_5
                                                      ((uint32_t)0x00000020)
04497 #define GPIO_ODR_ODR_6
                                                      ((uint32_t)0x00000040)
04498 #define GPIO_ODR_ODR_7
                                                      ((uint32_t)0x00000080)
04499 #define GPIO_ODR_ODR_8
                                                      ((uint32_t)0x00000100)
04500 #define GPIO_ODR_ODR_9
                                                      ((uint32_t)0x00000200)
04501 #define GPIO_ODR_ODR_10
                                                      ((uint32_t)0x00000400)
04502 #define GPIO_ODR_ODR_11
                                                      ((uint32 t)0x00000800)
04503 #define GPIO_ODR_ODR_12
                                                      ((uint32_t)0x00001000)
04504 #define GPIO_ODR_ODR_13
                                                      ((uint32_t)0x00002000)
04505 #define GPIO_ODR_ODR_14
                                                      ((uint32_t)0x00004000)
04506 #define GPIO_ODR_ODR_15
                                                      ((uint32 t)0x00008000)
04507 /\star Old GPIO_ODR register bits definition, maintained for legacy purpose \star/
04508 #define GPIO_OTYPER_ODR_0
                                                    GPIO_ODR_ODR_0
04509 #define GPIO_OTYPER_ODR_1
                                                     GPIO_ODR_ODR_1
04510 #define GPIO_OTYPER_ODR_2
                                                     GPIO_ODR_ODR_2
04511 #define GPIO_OTYPER_ODR_3
                                                     GPIO_ODR_ODR_3
04512 #define GPIO_OTYPER_ODR_4
                                                     GPIO_ODR_ODR_4
04513 #define GPIO_OTYPER_ODR_5
                                                     GPIO ODR ODR 5
04514 #define GPIO_OTYPER_ODR_6
                                                     GPTO ODR ODR 6
04515 #define GPIO_OTYPER_ODR_7
                                                     GPIO ODR ODR 7
04516 #define GPIO_OTYPER_ODR_8
                                                     GPIO_ODR_ODR_8
04517 #define GPIO_OTYPER_ODR_9
                                                     GPIO_ODR_ODR_
04518 #define GPIO_OTYPER_ODR_10
                                                     GPIO_ODR_ODR_10
04519 #define GPIO_OTYPER_ODR_11
                                                     GPIO_ODR_ODR_11
04520 #define GPIO_OTYPER_ODR_12
                                                     GPIO_ODR_ODR_12
04521 #define GPIO_OTYPER_ODR_13
                                                     GPIO ODR ODR 13
```

```
04522 #define GPIO_OTYPER_ODR_14
                                             GPIO_ODR_ODR_14
04523 #define GPIO OTYPER ODR 15
04524
((uint32_t)0x00000001)
((uint32_t)0x00000002)
04526 #define GPIO_BSRR_BS_0
04527 #define GPIO_BSRR_BS_1
04528 #define GPIO_BSRR_BS_2
                                              ((uint32_t)0x00000004)
04529 #define GPIO_BSRR_BS_3
                                              ((uint32_t)0x00000008)
04530 #define GPIO_BSRR_BS_4
                                              ((uint32_t)0x00000010)
04531 #define GPIO BSRR BS 5
                                              ((uint32_t)0x00000020)
04532 #define GPIO_BSRR_BS_6
                                              ((uint32_t)0x00000040)
                                              ((uint32_t)0x00000080)
04533 #define GPIO BSRR BS 7
04534 #define GPIO_BSRR_BS_8
                                              ((uint32_t)0x00000100)
04535 #define GPIO_BSRR_BS_9
                                              ((uint32_t)0x00000200)
04536 #define GPIO_BSRR_BS_10
                                              ((uint32_t)0x00000400)
04537 #define GPIO_BSRR_BS_11
                                              ((uint32_t)0x00000800)
04538 #define GPIO BSRR BS 12
                                              ((uint32_t)0x00001000)
04539 #define GPIO_BSRR_BS_13
                                              ((uint32_t)0x00002000)
                                              ((uint32_t)0x00004000)
04540 #define GPIO_BSRR_BS_14
04541 #define GPIO_BSRR_BS_15
                                              ((uint32_t)0x00008000)
04542 #define GPIO_BSRR_BR_0
                                              ((uint32_t)0x00010000)
04543 #define GPIO_BSRR_BR_1
                                              ((uint32_t)0x00020000)
04544 #define GPIO_BSRR_BR_2
                                              ((uint32_t)0x00040000)
                                              ((uint32_t)0x00080000)
((uint32_t)0x00100000)
04545 #define GPIO BSRR BR 3
04546 #define GPIO_BSRR_BR_4
04547 #define GPIO_BSRR_BR_5
                                              ((uint32_t)0x00200000)
04548 #define GPIO_BSRR_BR_6
                                              ((uint32_t)0x00400000)
04549 #define GPIO_BSRR_BR_7
                                              ((uint32_t)0x00800000)
04550 #define GPIO_BSRR_BR_8
                                              ((uint32_t)0x01000000)
04551 #define GPIO_BSRR_BR_9
                                              ((uint32_t)0x02000000)
                                              ((uint32_t)0x04000000)
04552 #define GPIO_BSRR_BR_10
04553 #define GPIO_BSRR_BR_11
                                              ((uint32_t)0x08000000)
04554 #define GPIO_BSRR_BR_12
                                              ((uint32_t)0x10000000)
04555 #define GPIO_BSRR_BR_13
                                              ((uint32_t)0x20000000)
04556 #define GPIO_BSRR_BR_14
                                              ((uint32_t)0x40000000)
04557 #define GPIO_BSRR_BR_15
                                              ((uint32_t)0x80000000)
04558
04561 /*
04562 /*
((uint32_t)0x00000008)
04566 #define HASH_CR_DMAE
04567 #define HASH_CR_DATATYPE
                                              ((uint32_t)0x00000030)
04568 #define HASH_CR_DATATYPE_0
                                              ((uint32_t)0x00000010)
04569 #define HASH_CR_DATATYPE_1
                                              ((uint32_t)0x00000020)
04570 #define HASH_CR_MODE
                                              ((uint32 t)0x00000040)
04571 #define HASH_CR_ALGO
                                              ((uint32_t)0x00000080)
04572 #define HASH_CR_NBW
                                              ((uint32_t)0x00000F00)
04573 #define HASH_CR_NBW_0
                                              ((uint32_t)0x00000100)
04574 #define HASH_CR_NBW_1
                                              ((uint32_t)0x00000200)
04575 #define HASH_CR_NBW_2
                                              ((uint32_t)0x00000400)
04576 #define HASH_CR_NBW_3
                                              ((uint32_t)0x00000800)
04577 #define HASH_CR_DINNE
                                              ((uint32_t)0x00001000)
04578 #define HASH_CR_LKEY
                                              ((uint32 t)0x00010000)
04579
04580 /************** Bits definition for HASH_STR register
04581 #define HASH_STR_NBW
                                              ((uint32_t)0x0000001F)
04582 #define HASH_STR_NBW_0
                                              ((uint32 t)0x00000001)
04583 #define HASH_STR_NBW_1
                                              ((uint32_t)0x00000002)
04584 #define HASH_STR_NBW_2
                                              ((uint32_t)0x00000004)
04585 #define HASH_STR_NBW_3
                                              ((uint32_t)0x00000008)
04586 #define HASH_STR_NBW_4
                                              ((uint32_t)0x00000010)
04587 #define HASH_STR_DCAL
                                              ((uint32_t)0x00000100)
04588
04589 /********* Bits definition for HASH_IMR register *************************
04590 #define HASH_IMR_DINIM
                                              ((uint32_t)0x00000001)
04591 #define HASH_IMR_DCIM
                                              ((uint32 t)0x00000002)
04592
((uint32_t)0x0000001)
04594 #define HASH_SR_DINIS
                                              ((uint32_t)0x00000002)
04595 #define HASH_SR_DCIS
                                              ((uint32_t)0x00000004)
04596 #define HASH_SR_DMAS
04597 #define HASH_SR_BUSY
                                              ((uint32 t)0x00000008)
04598
04600 /*
04601 /*
                           Inter-integrated Circuit Interface
04602 /*
04605 #define I2C_CR1_PE
                                              ((uint16_t)0x0001)
04606 #define I2C_CR1_SMBUS
                                              ((uint16_t)0x0002)
04607 #define I2C_CR1_SMBTYPE 04608 #define I2C_CR1_ENARP
                                              ((uint16_t)0x0008)
                                              ((uint16 t)0x0010)
```

```
((uint16_t)0x0020)
04609 #define I2C CR1 ENPEC
04610 #define I2C_CR1_ENGC
                                           ((uint16_t)0x0040)
04611 #define
            I2C_CR1_NOSTRETCH
                                           ((uint16_t)0x0080)
04612 #define I2C_CR1_START
                                           ((uint16_t)0x0100)
04613 #define
            I2C_CR1_STOP
                                           ((uint16 t)0x0200)
04614 #define I2C CR1 ACK
                                           ((uint16 t)0x0400)
04615 #define I2C_CR1_POS
                                           ((uint16_t)0x0800)
04616 #define I2C_CR1_PEC
                                           ((uint16_t)0x1000
04617 #define I2C_CR1_ALERT
                                           ((uint16_t)0x2000)
04618 #define I2C CR1 SWRST
                                           ((uint16 t)0x8000)
04620 /*************** Bit definition for I2C_CR2 register *********************
04621 #define I2C_CR2_FREQ
                                           ((uint16_t)0x003F)
04622 #define I2C_CR2_FREQ_0
                                           ((uint16_t)0x0001)
04623 #define I2C_CR2_FREQ_1
                                           ((uint16_t)0x0002)
04624 #define I2C_CR2_FREQ_2
                                           ((uint16_t)0x0004)
04625 #define I2C_CR2_FREQ_3
                                           ((uint16_t)0x0008)
04626 #define I2C CR2 FREO 4
                                           ((uint16 t)0x0010)
04627 #define I2C CR2 FREQ 5
                                           ((uint16 t)0x0020)
04629 #define I2C_CR2_ITERREN
                                           ((uint16_t)0x0100)
04630 #define I2C_CR2_ITEVTEN
                                           ((uint16_t)0x0200)
04631 #define I2C_CR2_ITBUFEN
                                           ((uint16 t)0x0400)
04632 #define I2C_CR2_DMAEN
                                           ((uint16_t)0x0800)
04633 #define I2C_CR2_LAST
                                           ((uint16 t)0x1000)
04636 #define I2C_OAR1_ADD1_7
                                           ((uint16_t)0x00FE)
04637 #define I2C_OAR1_ADD8_9
                                           ((uint16_t)0x0300)
04639 #define I2C_OAR1_ADD0
                                           ((uint16_t)0x0001)
04640 #define I2C_OAR1_ADD1
                                           ((uint16_t)0x0002)
04641 #define I2C_OAR1_ADD2
                                           ((uint16_t)0x0004)
04642 #define I2C_OAR1_ADD3
                                           ((uint16 t)0x0008)
04643 #define I2C OAR1 ADD4
                                           ((uint16 t)0x0010)
04644 #define I2C_OAR1_ADD5
                                           ((uint16_t)0x0020)
04645 #define I2C_OAR1_ADD6
                                           ((uint16_t)0x0040)
04646 #define
            I2C_OAR1_ADD7
                                           ((uint16_t)0x0080)
04647 #define I2C_OAR1_ADD8
                                           ((uint16_t)0x0100)
04648 #define I2C_OAR1_ADD9
                                           ((uint16_t)0x0200)
04650 #define I2C OAR1 ADDMODE
                                           ((uint16 t)0x8000)
04653 #define I2C_OAR2_ENDUAL
04654 #define I2C_OAR2_ADD2
                                          ((uint8_t)0x01)
                                            (uint8_t) 0xFE)
((uint8_t)0xFF)
04657 #define I2C DR DR
((uint16_t)0x0001)
04660 #define I2C_SR1_SB
                                           ((uint16_t)0x0002)
04661 #define I2C_SR1_ADDR
04662 #define I2C_SR1_BTF
                                           ((uint16_t)0x0004)
04663 #define I2C_SR1_ADD10
                                           ((uint16_t)0x0008)
04664 #define I2C_SR1_STOPF
                                           ((uint16_t)0x0010)
04665 #define I2C SR1 RXNE
                                           ((uint16 t)0x0040)
04666 #define I2C SR1 TXE
                                           ((uint16 t)0x0080)
04667 #define I2C_SR1_BERR
                                           ((uint16_t)0x0100)
04668 #define I2C_SR1_ARLO
                                           ((uint16_t)0x0200)
04669 #define
            I2C_SR1_AF
                                           ((uint16_t)0x0400)
04670 #define I2C_SR1_OVR
                                           ((uint16_t)0x0800)
04671 #define I2C_SR1_PECERR
                                           ((uint16_t)0x1000)
04672 #define I2C_SR1_TIMEOUT 04673 #define I2C_SR1_SMBALERT
                                           ((uint16 t)0x4000)
                                           ((uint16 t)0x8000)
04675 /************ Bit definition for I2C SR2 register ************************
04676 #define I2C_SR2_MSL
                                           ((uint16_t)0x0001)
04677 #define I2C_SR2_BUSY
                                           ((uint16_t)0x0002)
04678 #define I2C_SR2_TRA
                                           ((uint16 t)0x0004)
04679 #define I2C_SR2_GENCALL
                                          ((uint16 t)0x0010)
04680 #define I2C_SR2_SMBDEFAULT
04681 #define I2C_SR2_SMBHOST
                                          ((uint16_t)0x0020)
                                           ((uint16_t)0x0040)
04682 #define I2C_SR2_DUALF
04683 #define I2C_SR2_PEC
                                           ((uint16_t)0x0080)
                                           ((uint16_t)0xFF00)
04686 #define I2C_CCR_CCR
04687 #define I2C_CCR_DUTY
                                           ((uint16_t)0x0FFF)
                                           ((uint16_t)0x4000)
04688 #define I2C_CCR_FS
                                           ((uint16_t)0x8000)
04690 /************** Bit definition for I2C_TRISE register
04691 #define I2C_TRISE_TRISE
                                           ((uint8_t)0x3F)
04694 /*
04695 /*
                             Independent WATCHDOG
                                                                      */
04699 #define IWDG_KR_KEY
                                           ((uint16 t)0xFFFF)
04702 #define IWDG_PR_PR
04703 #define IWDG_PR_PR_0
                                           ((uint8_t)0x07)
                                           ((uint8_t)0x01)
04704 #define IWDG_PR_PR_1
                                           ((uint8_t)0x02)
04705 #define IWDG_PR_PR_2
                                           ((uint8_t)0x04)
04708 #define TWDG RLR RL
                                           ((uint16 t)0x0FFF)
04710 /****************** Bit definition for IWDG_SR register *******************
```

```
04711 #define IWDG_SR_PVU
04712 #define IWDG_SR_RVU
                                                ((uint8_t)0x01)
                                                ((uint8_t)0x02)
04715 /*
04716 /*
                                  Power Control
                                                                               */
04717 /*
04718 /***********************
04719 /***************** Bit definition for PWR_CR register ********************
                                              ((uint16_t)0x0001)
04720 #define PWR_CR_LPDS
04721 #define PWR_CR_PDDS
                                                ((uint16_t)0x0002)
04722 #define PWR_CR_CWUF
                                                ((uint16_t)0x0004)
04723 #define PWR CR CSBF
                                                ((uint16_t)0x0008)
04724 #define PWR_CR_PVDE
                                                ((uint16_t)0x0010)
04726 #define PWR_CR_PLS
                                                ((uint16_t)0x00E0)
04727 #define PWR_CR_PLS_0
                                                ((uint16_t)0x0020)
04728 #define PWR_CR_PLS_1
                                                ((uint16_t)0x0040)
04729 #define PWR_CR_PLS_2
                                                ((uint16_t)0x0080)
04733 #define PWR_CR_PLS_LEV0
                                                ((uint16 t)0x0000)
04734 #define PWR_CR_PLS_LEV1
                                                ((uint16_t)0x0020)
04735 #define PWR_CR_PLS_LEV2
                                                ((uint16_t)0x0040)
04736 #define PWR_CR_PLS_LEV3
                                                ((uint16_t)0x0060)
04737 #define PWR_CR_PLS_LEV4
                                                ((uint16_t)0x0080)
04738 #define PWR_CR_PLS_LEV5
                                                ((uint16_t)0x00A0)
04739 #define PWR_CR_PLS_LEV6
                                                ((uint16 t)0x00C0)
04740 #define PWR_CR_PLS_LEV7
                                                ((uint16_t)0x00E0)
04742 #define PWR_CR_DBP
                                                ((uint16_t)0x0100)
04743 #define PWR_CR_FPDS
                                                ((uint16_t)0x0200)
04744 #define PWR_CR_VOS
                                                ((uint16_t)0x4000)
04745 /* Legacy define */
04746 #define PWR_CR_PMODE
                                                PWR CR VOS
04747
04748 /************** Bit definition for PWR_CSR register
04749 #define PWR_CSR_WUF
                                                ((uint16_t)0x0001)
04750 #define PWR_CSR_SBF
                                                ((uint16_t)0x0002)
04751 #define PWR_CSR_PVDO
                                                ((uint16_t)0x0004)
04752 #define PWR_CSR_BRR
                                                ((uint16_t)0x0008)
04753 #define PWR_CSR_EWUP
                                                ((uint16_t)0x0100)
04754 #define PWR_CSR_BRE
                                                ((uint16_t)0x0200)
04755 #define PWR_CSR_VOSRDY
                                                ((uint16_t)0x4000)
04756 /* Legacy define */
04757 #define PWR_CSR_REGRDY
                                               PWR_CSR_VOSRDY
04758
04760 /*
04761 /*
                              Reset and Clock Control
04762 /*
04768 #define RCC_CR_HSITRIM
                                                ((uint32_t)0x000000F8)
04769 #define RCC_CR_HSITRIM_0
                                                ((uint32_t)0x00000008)
04770 #define RCC_CR_HSITRIM_1
                                                ((uint32_t)0x00000010)
04771 #define RCC_CR_HSITRIM_2
                                                ((uint32_t)0x00000020)
04772 #define RCC_CR_HSITRIM_3
                                                ((uint32_t)0x00000040)
04773 #define RCC_CR_HSITRIM_4
                                                ((uint32_t)0x00000080)
04775 #define RCC_CR_HSICAL
                                                ((uint32_t)0x0000FF00)
04776 #define RCC_CR_HSICAL_0
                                                ((uint32_t)0x00000100)
04777 #define RCC_CR_HSICAL_1
                                                ((uint32_t)0x00000200)
04778 #define RCC_CR_HSICAL_2
                                                ((uint32_t)0x00000400)
                                                ((uint32_t)0x00000800)
04779 #define RCC_CR_HSICAL_3
04780 #define RCC_CR_HSICAL_4
                                                ((uint32_t)0x00001000)
04781 #define RCC_CR_HSICAL_5
                                                ((uint32_t)0x00002000)
04782 #define RCC_CR_HSICAL_6
                                                ((uint32_t)0x00004000)
04783 #define RCC_CR_HSICAL_7
                                                ((uint32_t)0x00008000)
04785 #define RCC_CR_HSEON
                                                ((uint32_t)0x00010000)
((uint32_t)0x00020000)
04786 #define RCC CR HSERDY
04787 #define RCC_CR_HSEBYP
                                                ((uint32_t)0x00040000)
04788 #define RCC_CR_CSSON
                                                ((uint32_t)0x00080000)
04789 #define RCC_CR_PLLON
                                                ((uint32_t)0x01000000)
04790 #define RCC_CR_PLLRDY
                                                ((uint32_t)0x02000000)
04791 #define RCC_CR_PLLI2SON
                                                ((uint32_t)0x04000000)
04792 #define RCC_CR_PLLI2SRDY
                                               ((uint32 t)0x08000000)
04793
04794 /****************** Bit definition for RCC_PLLCFGR register
04795 #define RCC_PLLCFGR_PLLM
                                              ((uint32_t)0x0000003F)
04796 #define RCC_PLLCFGR_PLLM_0
                                                ((uint32_t)0x00000001)
04797 #define RCC_PLLCFGR_PLLM_1
                                                ((uint32_t)0x00000002)
04798 #define RCC_PLLCFGR_PLLM_2
                                                ((uint32 t)0x00000004)
04799 #define RCC_PLLCFGR_PLLM_3
04800 #define RCC_PLLCFGR_PLLM_4
                                                ((uint32_t)0x00000008)
((uint32_t)0x00000010)
                                              ((uint32_t)0x00000020)
04801 #define RCC PLLCFGR PLLM 5
04802
04803 #define RCC_PLLCFGR_PLLN
                                                ((uint32_t)0x00007FC0)
04804 #define RCC_PLLCFGR_PLLN_0
04805 #define RCC_PLLCFGR_PLLN_1
                                                 ((uint32_t)0x00000040)
                                                ((uint32 t)0x00000080)
```

```
04806 #define
               RCC_PLLCFGR_PLLN_2
                                                      ((uint32_t)0x00000100)
                                                      ((uint32_t)0x00000200)
04807 #define
               RCC_PLLCFGR_PLLN_3
04808 #define
               RCC_PLLCFGR_PLLN_4
                                                      ((uint32_t)0x00000400)
04809 #define
               RCC_PLLCFGR_PLLN_5
                                                      ((uint32_t)0x00000800)
               RCC_PLLCFGR_PLLN_6
RCC_PLLCFGR_PLLN_7
04810 #define
                                                      ((uint32_t)0x00001000)
((uint32_t)0x00002000)
04811 #define
04812 #define
               RCC_PLLCFGR_PLLN_8
                                                      ((uint32 t)0x00004000)
04813
04814 #define
               RCC_PLLCFGR_PLLP
                                                     ((uint32_t)0x00030000)
04815 #define
               RCC_PLLCFGR_PLLP_0
                                                     ((uint32_t)0x00010000)
04816 #define
               RCC PLLCFGR PLLP 1
                                                     ((uint32 t)0x00020000)
04817
04818 #define
               RCC_PLLCFGR_PLLSRC
                                                     ((uint32 t)0x00400000)
04819 #define
               RCC_PLLCFGR_PLLSRC_HSE
                                                     ((uint32_t)0x00400000)
04820 #define
               RCC_PLLCFGR_PLLSRC_HSI
                                                     ((uint32_t)0x00000000)
04821
04822 #define
               RCC_PLLCFGR_PLLQ
                                                     ((uint32_t)0x0F000000)
               RCC_PLLCFGR_PLLQ_0
                                                     ((uint32_t)0x01000000)
((uint32_t)0x02000000)
04823 #define
04824 #define
               RCC_PLLCFGR_PLLQ_1
04825 #define
               RCC_PLLCFGR_PLLQ_2
                                                     ((uint32_t)0x04000000)
04826 #define
               RCC PLLCFGR PLLO 3
                                                     ((uint32 t) 0x08000000)
04827
04830 #define RCC_CFGR_SW 04831 #define RCC_CFGR_SW_0
                                                     ((uint32_t)0x00000003)
((uint32_t)0x00000001)
04832 #define
               RCC_CFGR_SW_1
                                                     ((uint32_t)0x00000002)
04834 #define
               RCC_CFGR_SW_HSI
                                                     ((uint32_t)0x00000000)
04835 #define
               RCC_CFGR_SW_HSE
                                                     ((uint32_t)0x00000001)
04836 #define
               RCC_CFGR_SW_PLL
                                                     ((uint32_t)0x00000002)
04839 #define
               RCC CFGR SWS
                                                     ((uint32_t)0x0000000C)
                                                     ((uint32_t)0x00000004)
04840 #define
               RCC CFGR SWS 0
04841 #define
               RCC_CFGR_SWS_1
                                                     ((uint32_t)0x00000008)
04843 #define
                                                     ((uint32_t)0x00000000)
               RCC_CFGR_SWS_HSI
04844 #define
               RCC_CFGR_SWS_HSE
                                                     ((uint32_t)0x00000004)
04845 #define
               RCC_CFGR_SWS_PLL
                                                     ((uint32_t)0x00000008)
04848 #define
               RCC_CFGR_HPRE
                                                     ((uint32_t)0x000000F0)
               RCC_CFGR_HPRE_0
                                                     ((uint32_t)0x00000010)
04849 #define
04850 #define
                                                     ((uint32_t)0x00000020)
               RCC_CFGR_HPRE_1
                                                     ((uint32_t)0x00000040)
04851 #define
               RCC_CFGR_HPRE_2
04852 #define
               RCC_CFGR_HPRE_3
                                                     ((uint32_t)0x00000080)
04854 #define
               RCC_CFGR_HPRE_DIV1
                                                     ((uint32_t)0x00000000)
                                                     ((uint32_t)0x00000080)
               RCC_CFGR_HPRE_DIV2
04855 #define
                                                     ((uint32_t)0x00000090)
((uint32_t)0x000000A0)
04856 #define
               RCC CFGR HPRE DIV4
04857 #define
               RCC_CFGR_HPRE_DIV8
                                                     ((uint32_t)0x000000B0)
04858 #define
               RCC_CFGR_HPRE_DIV16
04859 #define
               RCC_CFGR_HPRE_DIV64
                                                     ((uint32_t)0x000000C0)
04860 #define
               RCC_CFGR_HPRE_DIV128
                                                     ((uint32_t)0x000000D0)
04861 #define
               RCC_CFGR_HPRE_DIV256
                                                     ((uint32_t)0x000000E0)
                                                     ((uint32 t)0x000000F0)
04862 #define
               RCC_CFGR_HPRE_DIV512
04865 #define
                                                     ((uint32_t)0x00001C00)
               RCC CFGR PPRE1
04866 #define
               RCC_CFGR_PPRE1_0
                                                     ((uint32_t)0x00000400)
04867 #define
               RCC_CFGR_PPRE1_1
                                                     ((uint32_t)0x00000800)
04868 #define
               RCC_CFGR_PPRE1_2
                                                     ((uint32_t)0x00001000)
04870 #define
               RCC_CFGR_PPRE1_DIV1
                                                     ((uint32_t)0x00000000)
04871 #define
                                                     ((uint32_t)0x00001000)
               RCC_CFGR_PPRE1_DIV2
               RCC_CFGR_PPRE1_DIV4
                                                     ((uint32_t)0x00001400)
04872 #define
04873 #define
                                                     ((uint32_t)0x00001800)
               RCC_CFGR_PPRE1_DIV8
04874 #define
               RCC_CFGR_PPRE1_DIV16
                                                     ((uint32_t)0x00001C00)
04877 #define
               RCC_CFGR_PPRE2
                                                     ((uint32_t)0x0000E000)
04878 #define
               RCC_CFGR_PPRE2_0
                                                     ((uint32_t)0x00002000)
04879 #define
               RCC CFGR PPRE2 1
                                                     ((uint32 t)0x00004000)
                                                     ((uint32_t)0x00008000)
04880 #define
               RCC_CFGR_PPRE2_2
04882 #define
               RCC_CFGR_PPRE2_DIV1
                                                     ((uint32_t)0x00000000)
04883 #define
               RCC_CFGR_PPRE2_DIV2
                                                     ((uint32_t)0x00008000)
04884 #define
               RCC_CFGR_PPRE2_DIV4
                                                     ((uint32_t)0x0000A000)
04885 #define
               RCC_CFGR_PPRE2_DIV8
                                                     ((uint32_t)0x0000C000)
04886 #define
               RCC_CFGR_PPRE2_DIV16
                                                     ((uint32_t)0x0000E000)
               RCC_CFGR_RTCPRE
04889 #define
                                                     ((uint32 t)0x001F0000)
04890 #define
               RCC_CFGR_RTCPRE_0
                                                     ((uint32_t)0x00010000)
04891 #define
               RCC_CFGR_RTCPRE_1
                                                     ((uint32_t)0x00020000)
04892 #define
               RCC_CFGR_RTCPRE_2
                                                     ((uint32_t)0x00040000)
04893 #define
               RCC_CFGR_RTCPRE_3
                                                     ((uint32_t)0x00080000)
04894 #define
               RCC_CFGR_RTCPRE_4
                                                     ((uint32_t)0x00100000)
04895
04897 #define
               RCC CFGR MCO1
                                                     ((uint32 t)0x00600000)
                                                     ((uint32_t)0x00200000)
               RCC_CFGR_MCO1_0
04898 #define
04899 #define RCC_CFGR_MC01_1
                                                     ((uint32_t)0x00400000)
04900
04901 #define RCC_CFGR_I2SSRC
                                                     ((uint32 t)0x00800000)
04902
               RCC_CFGR_MCO1PRE
                                                     ((uint32_t)0x07000000)
04903 #define
04904 #define
               RCC_CFGR_MCO1PRE_0
                                                     ((uint32_t)0x01000000)
04905 #define
               RCC_CFGR_MCO1PRE_1
                                                     ((uint32_t)0x02000000
04906 #define
               RCC_CFGR_MCO1PRE_2
                                                     ((uint32_t)0x04000000)
04907
04908 #define RCC_CFGR_MCO2PRE
                                                     ((uint32_t)0x38000000)
04909 #define RCC_CFGR_MCO2PRE_0
                                                     ((uint32 t)0x08000000)
```

```
04910 #define RCC_CFGR_MCO2PRE_1
                                                      ((uint32_t)0x10000000)
04911 #define RCC CFGR MCO2PRE 2
                                                      ((uint32 t)0x20000000)
04912
04913 #define RCC_CFGR_MCO2
                                                     ((uint32_t)0xC0000000)
04914 #define RCC_CFGR_MCO2_0
                                                     ((uint32_t)0x40000000)
((uint32_t)0x80000000)
04915 #define RCC CFGR MCO2 1
04916
04917 /************************ Bit definition for RCC_CIR register
04918 #define RCC_CIR_LSIRDYF
                                                     ((uint32_t)0x00000001)
04919 #define RCC CIR LSERDYF
                                                      ((uint32_t)0x00000002)
04920 #define RCC_CIR_HSIRDYF
                                                     ((uint32_t)0x00000004)
04921 #define RCC CIR HSERDYF
                                                      ((uint32_t)0x00000008)
04922 #define RCC_CIR_PLLRDYF
                                                     ((uint32_t)0x00000010)
04923 #define RCC_CIR_PLLI2SRDYF
                                                     ((uint32_t)0x00000020)
04924 #define RCC_CIR_CSSF
                                                     ((uint32_t)0x00000080)
04925 #define RCC_CIR_LSIRDYIE
                                                     ((uint32_t)0x00000100)
04926 #define RCC CIR LSERDYIE
                                                     ((uint32_t)0x00000200)
04927 #define RCC_CIR_HSIRDYIE
                                                     ((uint32_t)0x00000400)
                                                     ((uint32_t)0x00000800)
04928 #define RCC_CIR_HSERDYIE
                                                     ((uint32_t)0x00001000)
04929 #define RCC_CIR_PLLRDYIE
04930 #define
               RCC_CIR_PLLI2SRDYIE
                                                     ((uint32_t)0x00002000)
04931 #define RCC_CIR_LSIRDYC
                                                     ((uint32_t)0x00010000)
04932 #define RCC_CIR_LSERDYC
                                                     ((uint32_t)0x00020000)
04933 #define RCC_CIR_HSIRDYC
                                                     ((uint32 t)0x00040000)
04934 #define RCC_CIR_HSERDYC
                                                     ((uint32_t)0x00080000)
04935 #define RCC_CIR_PLLRDYC
                                                     ((uint32_t)0x00100000)
04936 #define RCC_CIR_PLLI2SRDYC
                                                      ((uint32_t)0x00200000)
04937 #define RCC_CIR_CSSC
                                                     ((uint32_t)0x00800000)
04938
04939 /*************** Bit definition for RCC AHB1RSTR register
                                                                          *******
04940 #define RCC AHB1RSTR GPIOARST
                                                     ((uint32_t)0x00000001)
04941 #define RCC_AHB1RSTR_GPIOBRST
                                                      ((uint32_t)0x00000002)
04942 #define RCC_AHB1RSTR_GPIOCRST
                                                      ((uint32_t)0x00000004)
04943 #define
               RCC_AHB1RSTR_GPIODRST
                                                     ((uint32_t)0x00000008)
04944 #define RCC_AHB1RSTR_GPIOERST
                                                     ((uint32_t)0x00000010)
04945 #define RCC_AHB1RSTR_GPIOFRST
                                                     ((uint32_t)0x00000020)
04946 #define RCC_AHB1RSTR_GPIOGRST
                                                     ((uint32_t)0x00000040)
                                                    ((uint32_t)0x00000080)
04947 #define RCC_AHB1RSTR_GPIOHRST
04948 #define RCC_AHB1RSTR_GPIOIRST
                                                     ((uint32_t)0x00000100)
04949 #define RCC_AHB1RSTR_CRCRST
                                                    ((uint32_t)0x00001000)
04950 #define
               RCC_AHB1RSTR_DMA1RST
                                                     ((uint32_t)0x00200000)
04951 #define RCC_AHB1RSTR_DMA2RST
                                                    ((uint32_t)0x00400000)
04952 #define RCC AHBIRSTR ETHMACRST
                                                     ((uint32 t)0x02000000)
04953 #define RCC_AHB1RSTR_OTGHRST
                                                     ((uint32_t)0x10000000)
04954
04955 /***************** Bit definition for RCC_AHB2RSTR register
04956 #define RCC_AHB2RSTR_DCMIRST ((uint32_t)0x00000001)
04957 #define RCC_AHB2RSTR_CRYPRST
                                                     ((uint32_t)0x00000010)
04958 #define RCC_AHB2RSTR_HSAHRST
                                                     ((uint32 t)0x00000020)
04959 #define RCC AHB2RSTR RNGRST
                                                     ((uint32 t)0x00000040)
04960 #define RCC_AHB2RSTR_OTGFSRST
                                                     ((uint32_t)0x00000080)
04961
04962 /***************** Bit definition for RCC_AHB3RSTR register
04963 #define RCC_AHB3RSTR_FSMCRST
                                                     ((uint32_t)0x00000001)
04964
04965 /****************** Bit definition for RCC APB1RSTR register
04966 #define RCC_APB1RSTR_TIM2RST
                                                    ((uint32_t)0x00000001)
                                                     ((uint32_t)0x00000002)
04967 #define RCC_APB1RSTR_TIM3RST
04968 #define RCC_APB1RSTR_TIM4RST
                                                     ((uint32_t)0x00000004)
04969 #define RCC_APB1RSTR_TIM5RST
                                                     ((uint32_t)0x00000008)
                                                   ((uint32_t)0x00000008)
((uint32_t)0x00000010)
((uint32_t)0x00000020)
((uint32_t)0x00000040)
((uint32_t)0x00000180)
((uint32_t)0x00000180)
((uint32_t)0x00000800)
((uint32_t)0x00008000)
((uint32_t)0x000008000)
04970 #define RCC_APB1RSTR_TIM6RST
04971 #define RCC_APB1RSTR_TIM7RST
04972 #define RCC_APB1RSTR_TIM12RST
04973 #define RCC_APB1RSTR_TIM13RST
04974 #define RCC_APB1RSTR_TIM14RST
04975 #define RCC_APB1RSTR_WWDGEN
04976 #define RCC_APB1RSTR_SPI2RST
04977 #define RCC_APB1RSTR_SPI3RST
                                                    ((uint32_t)0x00010000)
((uint32_t)0x00020000)
04978 #define RCC_APB1RSTR_USART2RST
04979 #define RCC_APB1RSTR_USART3RST
                                                     ((uint32_t)0x00040000)
                                                    ((uint32_t)0x00080000)
04980 #define RCC_APB1RSTR_UART4RST
04981 #define
               RCC_APB1RSTR_UART5RST
                                                     ((uint32_t)0x00100000)
                                                    ((uint32_t)0x00200000)
04982 #define RCC_APB1RSTR_I2C1RST
04983 #define
               RCC APB1RSTR_I2C2RST
                                                     ((uint32_t)0x00400000)
               RCC_APB1RSTR_I2C3RST
                                                     ((uint32_t)0x00800000)
04984 #define
                                                   ((uint32_t)0x0000000)
               RCC_APB1RSTR_CAN1RST
04985 #define
04986 #define RCC_APB1RSTR_CAN2RST
                                                     ((uint32_t)0x04000000)
04987 #define RCC_APB1RSTR_PWRRST
                                                     ((uint32_t)0x10000000)
04988 #define RCC_APB1RSTR_DACRST
                                                     ((uint32_t)0x20000000)
04989
04990 /************************* Bit definition for RCC APB2RSTR register
                                                                           *******
04991 #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000001)
04992 #define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00000002)
04993 #define
               RCC_APB2RSTR_USART1RST
                                                     ((uint32_t)0x00000010)
04994 #define RCC_APB2RSTR_USART6RST
                                                    ((uint32_t)0x00000020)
04995 #define RCC_APB2RSTR_ADCRST
04996 #define RCC_APB2RSTR_SDIORST
                                                     ((uint32_t)0x00000100)
((uint32_t)0x00000800)
```

```
04997 #define RCC_APB2RSTR_SPI1RST
                                                  ((uint32_t)0x00001000)
04998 #define RCC_APB2RSTR_SYSCFGRST
                                                   ((uint32_t)0x00004000)
04999 #define
               RCC_APB2RSTR_TIM9RST
                                                   ((uint32_t)0x00010000)
05000 #define RCC_APB2RSTR_TIM10RST
                                                  ((uint32_t)0x00020000)
05001 #define
              RCC APB2RSTR TIM11RST
                                                  ((uint.32 t)0x00040000)
05002 /* Old SPIIRST bit definition, maintained for legacy purpose */
                                                  RCC_APB2RSTR_SPI1RST
05003 #define RCC_APB2RSTR_SPI1
05004
05005 /***************** Bit definition for RCC_AHB1ENR register
                                                                     ************
05006 #define RCC_AHB1ENR_GPIOAEN
                                                   ((uint32_t)0x0000001)
                                                  ((uint32_t)0x00000002)
05007 #define RCC_AHB1ENR_GPIOBEN
05008 #define RCC_AHB1ENR_GPIOCEN
                                                   ((uint32_t)0x00000004)
05009 #define RCC_AHB1ENR_GPIODEN
                                                  ((uint32_t)0x00000008)
              RCC_AHB1ENR_GPIOEEN
05010 #define
                                                  ((uint32_t)0x00000010)
05011 #define
              RCC_AHB1ENR_GPIOFEN
                                                  ((uint32_t)0x00000020)
05012 #define RCC_AHB1ENR_GPIOGEN
                                                 ((uint32_t)0x00000040)
05013 #define RCC_AHB1ENR_GPIOHEN
                                                  ((uint32_t)0x00000080)
              RCC_AHB1ENR_GPIOIEN
                                                  ((uint32_t)0x00000100)
05014 #define
                                                 ((uint32_t) 0x00001000)
05015 #define
              RCC_AHB1ENR_CRCEN
                                                  ((uint32_t)0x00040000)
05016 #define
               RCC_AHB1ENR_BKPSRAMEN
                                                 ((uint32_t)0x00100000)
((uint32_t)0x00200000)
05017 #define
               RCC_AHB1ENR_CCMDATARAMEN
05018 #define
               RCC_AHB1ENR_DMA1EN
05019 #define RCC_AHB1ENR_DMA2EN
                                                  ((uint32_t)0x00400000)
05020 #define
              RCC AHB1ENR ETHMACEN
                                                  ((uint32_t)0x02000000)
              RCC_AHB1ENR_ETHMACTXEN
                                                  ((uint32_t)0x04000000)
05021 #define
05022 #define
              RCC_AHB1ENR_ETHMACRXEN
                                                  ((uint32_t)0x08000000)
              RCC_AHB1ENR_ETHMACPTPEN
                                                  ((uint32_t)0x10000000)
05023 #define
05024 #define RCC_AHB1ENR_OTGHSEN
                                                  ((uint32_t)0x20000000)
05025 #define RCC_AHB1ENR_OTGHSULPIEN
                                                  ((uint32_t)0x40000000)
05026
05027 /************************* Bit definition for RCC AHB2ENR register
                                                                     ************
05028 #define RCC_AHB2ENR_DCMIEN
                                                  ((uint32_t)0x00000001)
05029 #define RCC_AHB2ENR_CRYPEN
                                                   ((uint32_t)0x00000010)
05030 #define RCC_AHB2ENR_HASHEN
                                                   ((uint32_t)0x00000020)
05031 #define RCC_AHB2ENR_RNGEN
                                                   ((uint32_t)0x00000040)
05032 #define RCC_AHB2ENR_OTGFSEN
                                                  ((uint32_t)0x00000080)
05033
05035 #define RCC AHB3ENR FSMCEN
                                                  ((uint32 t)0x00000001)
05036
05037 /****************** Bit definition for RCC_APB1ENR register
                                                  ((uint32_t)0x00000001)
05038 #define RCC_APB1ENR_TIM2EN
                                                   ((uint32_t)0x00000002)
05039 #define RCC APB1ENR TIM3EN
                                                   ((uint32_t)0x00000004)
05040 #define RCC_APB1ENR_TIM4EN
                                                  ((uint32_t)0x00000008)
05041 #define RCC_APB1ENR_TIM5EN
05042 #define RCC_APB1ENR_TIM6EN
                                                  ((uint32_t)0x00000010)
05043 #define RCC_APB1ENR_TIM7EN
                                                  ((uint32_t)0x00000020)
05044 #define RCC_APB1ENR_TIM12EN
                                                  ((uint32_t)0x00000040)
05045 #define RCC_APB1ENR_TIM13EN
                                                  ((uint32 t)0x00000080)
                                                  ((uint32_t)0x00000100)
05046 #define RCC APB1ENR TIM14EN
05047 #define
              RCC_APB1ENR_WWDGEN
                                                  ((uint32_t)0x00000800)
05048 #define
               RCC_APB1ENR_SPI2EN
                                                  ((uint32_t)0x00004000)
05049 #define
              RCC_APB1ENR_SPI3EN
                                                  ((uint32_t)0x00008000)
05050 #define RCC_APB1ENR_USART2EN
                                                  ((uint32_t)0x00020000)
05051 #define
                                                  ((uint32_t)0x00040000)
              RCC_APB1ENR_USART3EN
              RCC_APB1ENR_UART4EN
                                                  ((uint32_t)0x00080000)
05052 #define
05053 #define
                                                  ((uint32_t)0x00100000)
               RCC_APB1ENR_UART5EN
                                                  ((uint32_t)0x00200000)
05054 #define
               RCC_APB1ENR_I2C1EN
05055 #define
              RCC_APB1ENR_I2C2EN
                                                   ((uint32_t)0x00400000)
05056 #define
               RCC_APB1ENR_I2C3EN
                                                  ((uint32_t)0x00800000)
              RCC APB1ENR_CAN1EN
05057 #define
                                                  ((uint32 t)0x02000000)
                                                  ((uint32_t) 0x04000000)
((uint32_t) 0x10000000)
05058 #define RCC APB1ENR CAN2EN
05059 #define RCC_APB1ENR_PWREN
05060 #define RCC_APB1ENR_DACEN
                                                  ((uint32 t)0x20000000)
05061
05062 /******************* Bit definition for RCC_APB2ENR register
                                                                     ************
05063 #define RCC_APB2ENR_TIM1EN
                                   ((uint32_t)0x00000001)
((uint32_t)0x00000002)
05064 #define RCC APB2ENR TIM8EN
05065 #define RCC_APB2ENR_USART1EN
                                                  ((uint32_t)0x00000010)
05066 #define RCC_APB2ENR_USART6EN
                                                  ((uint32_t)0x00000020)
05067 #define
              RCC_APB2ENR_ADC1EN
                                                  ((uint32_t)0x00000100)
05068 #define
              RCC_APB2ENR_ADC2EN
                                                  ((uint32_t)0x00000200)
05069 #define
              RCC_APB2ENR_ADC3EN
                                                  ((uint32_t)0x00000400)
05070 #define
              RCC APB2ENR_SDIOEN
                                                  ((uint32_t)0x00000800)
05071 #define
              RCC_APB2ENR_SPI1EN
                                                  ((uint32_t)0x00001000)
05072 #define
                                                ((uint32_t)0x00004000)
               RCC APB2ENR SYSCFGEN
05073 #define
              RCC_APB2ENR_TIM11EN
                                                  ((uint32_t)0x00040000)
05074 #define RCC_APB2ENR_TIM10EN
                                                   ((uint32_t)0x00020000)
05075 #define RCC_APB2ENR_TIM9EN
                                                  ((uint32_t)0x00010000)
05076
05077 /*************** Bit definition for RCC AHB1LPENR register
                                                                        *******
05078 #define RCC_AHB1LPENR_GPIOALPEN ((uint32_t)0x00000001)
05079 #define
              RCC_AHB1LPENR_GPIOBLPEN
                                                   ((uint32_t)0x00000002)
05080 #define
               RCC_AHB1LPENR_GPIOCLPEN
                                                   ((uint32_t)0x00000004)
05081 #define RCC_AHB1LPENR_GPIODLPEN
                                                  ((uint32_t)0x00000008)
05082 #define RCC_AHB1LPENR_GPIOELPEN 05083 #define RCC_AHB1LPENR_GPIOFLPEN
                                                  ((uint32_t)0x00000010)
((uint32_t)0x00000020)
```

```
05084 #define RCC_AHB1LPENR_GPIOGLPEN
                                                        ((uint32_t)0x00000040)
05085 #define
                RCC_AHB1LPENR_GPIOHLPEN
                                                        ((uint32_t)0x00000080)
05086 #define
                RCC_AHB1LPENR_GPIOILPEN
                                                        ((uint32_t)0x00000100)
05087 #define
                RCC_AHB1LPENR_CRCLPEN
                                                        ((uint32_t)0x00001000)
                                                       ((uint32_t)0x00008000)
((uint32_t)0x00010000)
05088 #define
                RCC AHB1LPENR FLITFLPEN
05089 #define
                RCC AHB1LPENR SRAM1LPEN
05090 #define
                                                        ((uint32_t)0x00020000)
                RCC_AHB1LPENR_SRAM2LPEN
05091 #define
                RCC_AHB1LPENR_BKPSRAMLPEN
                                                        ((uint32_t)0x00040000)
                RCC_AHB1LPENR_DMA1LPEN
05092 #define
                                                        ((uint32_t)0x00200000)
05093 #define
                RCC AHB1LPENR DMA2LPEN
                                                        ((uint32_t)0x00400000)
05094 #define RCC_AHB1LPENR_ETHMACLPEN
                                                       ((uint32 t)0x02000000)
05095 #define
                RCC AHB1LPENR ETHMACTXLPEN
                                                       ((uint32 t)0x04000000)
                RCC_AHB1LPENR_ETHMACRXLPEN
RCC_AHB1LPENR_ETHMACPTPLPEN
05096 #define
                                                        ((uint32_t)0x08000000)
                                                      ((uint32_t)0x10000000)
05097 #define
05098 #define
                RCC_AHB1LPENR_OTGHSLPEN
                                                        ((uint32_t)0x20000000)
05099 #define RCC_AHB1LPENR_OTGHSULPILPEN
                                                       ((uint32_t)0x40000000)
05100
05101 /************** Bit definition for RCC AHB2LPENR register
                                                                              ********
05102 #define RCC_AHB2LPENR_DCMILPEN ((uint32_t)0x00000001)
05103 #define RCC AHB2LPENR CRYPLPEN
                                                        ((uint32_t)0x00000010)
05104 #define
                RCC_AHB2LPENR_HASHLPEN
                                                        ((uint32_t)0x00000020)
05105 #define RCC_AHB2LPENR_RNGLPEN
                                                        ((uint32_t)0x00000040)
05106 #define RCC_AHB2LPENR_OTGFSLPEN
                                                       ((uint32_t)0x00000080)
05107
05108 /****************** Bit definition for RCC_AHB3LPENR register
05109 #define RCC_AHB3LPENR_FSMCLPEN
                                                       ((uint32_t)0x00000001)
05110
05111 /******************* Bit definition for RCC_APB1LPENR register
05112 #define RCC_APB1LPENR_TIM2LPEN
                                                        ((uint32_t)0x0000001)
05113 #define RCC_APB1LPENR_TIM3LPEN
                                                        ((uint32 t)0x00000002)
05114 #define RCC APB1LPENR TIM4LPEN
                                                        ((uint32_t)0x00000004)
05115 #define RCC_APB1LPENR_TIM5LPEN
                                                       ((uint32_t)0x00000008)
                                                      ((uint32_t)0x00000010)
05116 #define RCC_APB1LPENR_TIM6LPEN
05117 #define
                RCC_APB1LPENR_TIM7LPEN
                                                       ((uint32_t)0x00000020)
                                                     ((uint32_t)0x00000020)
((uint32_t)0x00000080)
((uint32_t)0x00000100)
((uint32_t)0x00000100)
((uint32_t)0x00000800)
05118 #define RCC_APB1LPENR_TIM12LPEN
05119 #define RCC_APB1LPENR_TIM13LPEN
05120 #define RCC_APB1LPENR_TIM14LPEN
05121 #define RCC_APB1LPENR_WWDGLPEN
05122 #define RCC_APB1LPENR_SPI2LPEN
                                                       ((uint32_t)0x00004000)
                                                      ((uint32_t) 0x00004000)
((uint32_t) 0x00008000)
((uint32_t) 0x00020000)
((uint32_t) 0x00040000)
((uint32_t) 0x00080000)
((uint32_t) 0x00100000)
05123 #define RCC_APB1LPENR_SPI3LPEN
05124 #define
                RCC_APB1LPENR_USART2LPEN
05125 #define RCC_APB1LPENR_USART3LPEN
05126 #define
                RCC APB1LPENR UART4LPEN
                                                       ((uint32_t)0x00100000)
05127 #define RCC_APB1LPENR_UART5LPEN
                                                      ((uint32_t)0x00100000)
((uint32_t)0x00200000)
                RCC_APB1LPENR_I2C1LPEN
05128 #define
05129 #define
                RCC_APB1LPENR_I2C2LPEN
                                                       ((uint32_t)0x00400000)
                                                     ((uint32_t)0x00400000)
((uint32_t)0x00800000)
((uint32_t)0x02000000)
((uint32_t)0x04000000)
05130 #define RCC_APB1LPENR_I2C3LPEN
05131 #define RCC_APB1LPENR_CAN1LPEN
05132 #define RCC_APB1LPENR_CAN2LPEN
05133 #define RCC_APB1LPENR_PWRLPEN
                                                       ((uint32_t)0x10000000)
05134 #define RCC_APB1LPENR_DACLPEN
                                                       ((uint32_t)0x20000000)
05135
05136 /************************ Bit definition for RCC_APB2LPENR register
05137 #define RCC_APB2LPENR_TIM1LPEN ((uint32_t)0x00000001)
05138 #define RCC_APB2LPENR_TIM8LPEN
                                                       ((uint32_t)0x00000002)
05139 #define RCC_APB2LPENR_USART1LPEN
                                                       ((uint32_t)0x00000010)
05140 #define RCC_APB2LPENR_USART6LPEN
                                                      ((uint32_t)0x00000020)
                                                     ((uint32_t)0x00000020)
((uint32_t)0x00000100)
((uint32_t)0x00000200)
((uint32_t)0x00000400)
((uint32_t)0x00000800)
((uint32_t)0x00001000)
((uint32_t)0x00004000)
((uint32_t)0x000010000)
05141 #define RCC_APB2LPENR_ADC1LPEN
05147 #define RCC_APB2LPENR_TIM9LPEN
05148 #define RCC_APB2LPENR_TIM10LPEN
                                                       ((uint32_t)0x00020000)
05149 #define RCC_APB2LPENR_TIM11LPEN
                                                       ((uint32_t)0x00040000)
05150
05151 /************* Bit definition for RCC BDCR register **********************
                                                        ((uint32_t)0x00000001)
05152 #define RCC_BDCR_LSEON
05153 #define RCC_BDCR_LSERDY
                                                        ((uint32_t)0x00000002)
05154 #define RCC_BDCR_LSEBYP
                                                        ((uint32_t)0x00000004)
05155
05156 #define RCC_BDCR_RTCSEL
                                                      ((uint32_t)0x00000300)
05157 #define RCC BDCR RTCSEL 0
                                                      ((uint32_t)0x00000100)
                                                      ((uint32_t)0x00000200)
05158 #define RCC_BDCR_RTCSEL_1
05159
05160 #define RCC_BDCR_RTCEN
                                                        ((uint32_t)0x00008000)
05161 #define RCC_BDCR_BDRST
                                                        ((uint32_t)0x00010000)
05162
05163 /**************** Bit definition for RCC CSR register
                                                                       *************
                                                       ((uint32_t)0x00000001)
((uint32_t)0x00000002)
05164 #define RCC_CSR_LSION
05165 #define RCC_CSR_LSIRDY
05166 #define
                RCC_CSR_RMVF
                                                        ((uint32_t)0x01000000)
05167 #define RCC_CSR_BORRSTF
                                                        ((uint32_t)0x02000000)
05168 #define RCC_CSR_PADRSTF
                                                        ((uint32_t)0x04000000)
05169 #define RCC_CSR_PORRSTF
                                                        ((uint32_t)0x08000000)
((uint32_t)0x10000000)
05170 #define RCC_CSR_SFTRSTF
```

```
05171 #define RCC_CSR_WDGRSTF
                                             ((uint32_t)0x20000000)
05172 #define RCC_CSR_WWDGRSTF
                                             ((uint32_t)0x40000000)
05173 #define RCC_CSR_LPWRRSTF
                                             ((uint32_t)0x80000000)
0.5174
05175 /**************** Bit definition for RCC_SSCGR register
05170 #define RCC_SSCGR_MODPER
05177 #define RCC_SSCGR_INCSTEP
                                             ((uint32_t))0x00001FFF)
                                             ((uint32_t)0x0FFFE000)
05178 #define RCC_SSCGR_SPREADSEL
                                             ((uint32_t)0x40000000)
05179 #define RCC_SSCGR_SSCGEN
                                             ((uint32_t)0x80000000)
05180
05181 /********************** Bit definition for RCC_PLLI2SCFGR register ************/
05182 #define RCC_PLLI2SCFGR_PLLI2SN ((uint32_t)0x00007FC0)
05183 #define RCC_PLLI2SCFGR_PLLI2SR
                                             ((uint32 t)0x70000000)
05184
05186 /*
05187 /*
                                       RNG
                                                                           */
05188 /*
05189 /**********************************
05191 #define RNG_CR_RNGEN
                                             ((uint32_t)0x00000004)
05192 #define RNG_CR_IE
                                             ((uint32_t)0x00000008)
05193
05194 /****************** Bits definition for RNG_SR register
                                                          ********
05195 #define RNG_SR_DRDY
                                             ((uint32_t)0x0000001)
                                             ((uint32_t)0x00000002)
05196 #define RNG_SR_CECS
05197 #define RNG_SR_SECS
                                             ((uint32_t)0x00000004)
05198 #define RNG_SR_CEIS
                                             ((uint32_t)0x00000020)
05199 #define RNG_SR_SEIS
                                             ((uint32_t)0x00000040)
05200
05202 /*
05203 /*
                               Real-Time Clock (RTC)
05204 /*
05207 #define RTC_TR_PM
                                             ((uint32_t)0x00400000)
                                             ((uint32_t)0x00300000)
05208 #define RTC_TR_HT
05209 #define RTC_TR_HT_0
                                             ((uint32_t)0x00100000)
05210 #define RTC_TR_HT_1
                                             ((uint32_t)0x00200000)
05211 #define RTC_TR_HU
                                             ((uint32_t)0x000F0000)
05212 #define RTC_TR_HU_0
                                             ((uint32_t)0x00010000)
05213 #define RTC_TR_HU_1
                                             ((uint32 t)0x00020000)
05214 #define RTC_TR_HU_2
                                             ((uint32_t)0x00040000)
05215 #define RTC_TR_HU_3
                                             ((uint32_t)0x00080000)
05216 #define RTC_TR_MNT
                                             ((uint32_t)0x00007000)
05217 #define RTC_TR_MNT_0
                                             ((uint32_t)0x00001000)
05218 #define RTC_TR_MNT_1
                                             ((uint32_t)0x00002000)
                                             ((uint32 t)0x00004000)
05219 #define RTC TR MNT 2
05220 #define RTC_TR_MNU
                                             ((uint32_t)0x00000F00)
05221 #define RTC_TR_MNU_0
                                             ((uint32_t)0x00000100)
05222 #define RTC_TR_MNU_1
                                             ((uint32_t)0x00000200)
05223 #define RTC_TR_MNU_2
                                             ((uint32_t)0x00000400)
05224 #define RTC_TR_MNU_3
                                             ((uint32_t)0x00000800)
05225 #define RTC_TR_ST
                                             ((uint32_t)0x00000070)
                                             ((uint32_t)0x00000010)
05226 #define RTC_TR_ST_0
05227 #define RTC_TR_ST_1
                                             ((uint32_t)0x00000020)
05228 #define RTC_TR_ST_2
                                             ((uint32_t)0x00000040)
05229 #define RTC_TR_SU
                                              ((uint32_t)0x0000000F)
05230 #define RTC_TR_SU_0
                                             ((uint32_t)0x00000001)
05231 #define RTC_TR_SU_1
                                             ((uint32_t)0x00000002)
05232 #define RTC_TR_SU_2
                                             ((uint32_t)0x00000004)
05233 #define RTC_TR_SU_3
                                             ((uint32_t)0x00000008)
05234
05236 #define RTC_DR_YT
                                             ((uint32_t)0x00F00000)
05237 #define RTC_DR_YT_0
                                             ((uint32_t)0x00100000)
05238 #define RTC DR YT 1
                                             ((uint32 t)0x00200000)
05239 #define RTC_DR_YT_2
                                             ((uint32_t)0x00400000)
05240 #define RTC_DR_YT_3
                                             ((uint32_t)0x00800000)
05241 #define RTC_DR_YU
                                              ((uint32_t)0x000F0000)
05242 #define RTC_DR_YU_0
                                             ((uint32_t)0x00010000)
05243 #define RTC_DR_YU_1
                                             ((uint32_t)0x00020000)
05244 #define RTC_DR_YU_2
                                             ((uint32_t)0x00040000)
05245 #define RTC_DR_YU_3
                                             ((uint32_t)0x00080000)
05246 #define RTC_DR_WDU
                                             ((uint32_t)0x0000E000)
05247 #define RTC_DR_WDU_0
                                             ((uint32_t)0x00002000)
05248 #define RTC_DR_WDU_1
                                              ((uint32_t)0x00004000)
05249 #define RTC_DR_WDU_2
                                             ((uint32_t)0x00008000)
05250 #define RTC DR MT
                                             ((uint32 t)0x00001000)
05251 #define RTC DR MU
                                             ((uint32_t)0x00000F00)
05252 #define RTC_DR_MU_0
                                             ((uint32_t)0x00000100)
05253 #define RTC_DR_MU_1
                                             ((uint32_t)0x00000200)
05254 #define RTC_DR_MU_2
                                             ((uint32_t)0x00000400)
05255 #define RTC_DR_MU_3
                                             ((uint32_t)0x00000800)
05256 #define RTC_DR_DT
                                             ((uint32_t)0x00000030)
((uint32_t)0x00000010)
05257 #define RTC_DR_DT_0
```

```
05258 #define RTC_DR_DT_1
                                                    ((uint32_t)0x00000020)
                                                    ((uint32_t)0x0000000F)
05259 #define RTC_DR_DU
05260 #define RTC_DR_DU_0
                                                    ((uint32_t)0x00000001)
05261 #define RTC_DR_DU_1
                                                    ((uint32_t)0x00000002)
05262 #define RTC DR DU 2
                                                    ((uint32 t)0x00000004)
05263 #define RTC DR DU 3
                                                    ((uint32 t)0x00000008)
05265 /**************** Bits definition for RTC_CR register
05266 #define RTC_CR_COE
                                                   ((uint32_t)0x00800000)
05267 #define RTC_CR_OSEL
                                                    ((uint32_t)0x00600000)
05268 #define RTC_CR_OSEL_0
                                                    ((uint32_t)0x00200000)
05269 #define RTC_CR_OSEL_1
                                                    ((uint32_t)0x00400000)
05270 #define RTC_CR_POL
                                                    ((uint32_t)0x00100000)
05271 #define RTC_CR_COSEL
                                                    ((uint32_t)0x00080000)
05272 #define RTC_CR_BCK
                                                    ((uint32_t)0x00040000)
05273 #define RTC_CR_SUB1H
                                                    ((uint32_t)0x00020000)
05274 #define RTC_CR_ADD1H
                                                    ((uint32_t)0x00010000)
                                                    ((uint32_t)0x00008000)
05275 #define RTC CR TSIE
                                                    ((uint32_t)0x00004000)
05276 #define RTC_CR_WUTIE
                                                    ((uint32_t)0x00002000)
05277 #define RTC_CR_ALRBIE
05278 #define RTC_CR_ALRAIE
                                                    ((uint32_t)0x00001000)
05279 #define RTC_CR_TSE
                                                    ((uint32_t)0x00000800)
05280 #define RTC_CR_WUTE
                                                    ((uint32_t)0x00000400)
05281 #define RTC_CR_ALRBE 05282 #define RTC_CR_ALRAE
                                                    ((uint32_t)0x00000200)
                                                    ((uint32_t)0x00000100)
05283 #define RTC_CR_DCE
                                                    ((uint32_t)0x00000080)
05284 #define RTC_CR_FMT
                                                    ((uint32_t)0x00000040)
05285 #define RTC_CR_BYPSHAD
                                                    ((uint32_t)0x00000020)
05286 #define RTC_CR_REFCKON
                                                    ((uint32_t)0x00000010)
05287 #define RTC CR TSEDGE
                                                    ((uint32 t)0x00000008)
05288 #define RTC CR WUCKSEL
                                                    ((uint32 t)0x00000007)
05289 #define RTC_CR_WUCKSEL_0
                                                    ((uint32_t)0x00000001)
05290 #define RTC_CR_WUCKSEL_1
                                                    ((uint32_t)0x00000002)
05291 #define RTC_CR_WUCKSEL_2
                                                    ((uint32_t)0x00000004)
05292
05293 /******************* Bits definition for RTC_ISR register *****************
                                                    ((uint32_t) 0x00010000)
((uint32_t) 0x00002000)
05294 #define RTC_ISR_RECALPF
05295 #define RTC_ISR_TAMP1F
05296 #define RTC_ISR_TSOVF
                                                    ((uint32_t)0x00001000)
05297 #define RTC_ISR_TSF
                                                    ((uint32_t)0x00000800)
05298 #define RTC_ISR_WUTF
                                                    ((uint32_t)0x00000400)
05299 #define RTC_ISR_ALRBF
                                                    ((uint32_t)0x00000200)
05300 #define RTC_ISR_ALRAF
                                                    ((uint32_t)0x00000100)
                                                    ((uint32_t)0x00000080)
05301 #define RTC_ISR_INIT
05302 #define RTC_ISR_INITF
                                                    ((uint32_t)0x00000040)
05303 #define RTC_ISR_RSF
                                                    ((uint32_t)0x00000020)
05304 #define RTC_ISR_INITS
                                                    ((uint32_t)0x00000010)
05305 #define RTC_ISR_SHPF
                                                    ((uint32_t)0x00000008)
05306 #define RTC_ISR_WUTWF
                                                   ((uint32 t)0x00000004)
05307 #define RTC_ISR_ALRBWF
                                                    ((uint32_t)0x00000002)
05308 #define RTC_ISR_ALRAWF
                                                    ((uint32_t)0x00000001)
05309
05311 #define RTC_PRER_PREDIV_A
                                                   ((uint32_t)0x007F0000)
05312 #define RTC_PRER_PREDIV_S
                                                    ((uint32_t)0x00001FFF)
05313
05315 #define RTC WUTR WUT
                                                   ((uint32_t)0x0000FFFF)
05316
05317 /************************* Bits definition for RTC_CALIBR register
05318 #define RTC_CALIBR_DCS
                                                   ((uint32_t)0x00000080)
05319 #define RTC CALIBR DC
                                                    ((uint32 t)0x0000001F)
05321 /****************** Bits definition for RTC_ALRMAR register
05322 #define RTC_ALRMAR_MSK4
                                                    ((uint32_t)0x80000000)
05323 #define RTC_ALRMAR_WDSEL
                                                    ((uint32_t)0x40000000)
05324 #define RTC_ALRMAR_DT
                                                    ((uint32_t)0x30000000)
((uint32_t)0x10000000)
05325 #define RTC_ALRMAR_DT_0
05326 #define RTC_ALRMAR_DT_1
                                                    ((uint32_t)0x20000000)
05327 #define RTC_ALRMAR_DU
                                                    ((uint32_t)0x0F000000)
05328 #define RTC_ALRMAR_DU_0
                                                    ((uint32_t)0x01000000)
05329 #define RTC_ALRMAR_DU_1
                                                    ((uint32_t)0x02000000)
05330 #define RTC_ALRMAR_DU_2
                                                    ((uint32_t)0x04000000)
05331 #define RTC_ALRMAR_DU_3
                                                    ((uint32_t)0x08000000)
                                                    ((uint32_t)0x00800000)
05332 #define RTC_ALRMAR_MSK3
05333 #define RTC_ALRMAR_PM
                                                    ((uint32_t)0x00400000)
05334 #define RTC_ALRMAR_HT
                                                    ((uint32_t)0x00300000)
05335 #define RTC_ALRMAR_HT_0
                                                    ((uint32_t)0x00100000)
05336 #define RTC_ALRMAR_HT_1
05337 #define RTC_ALRMAR_HU
                                                    ((uint32_t)0x00200000)
                                                    ((uint32 t)0x000F0000)
05338 #define RTC ALRMAR HU 0
                                                    ((uint32_t)0x00010000)
05339 #define RTC_ALRMAR_HU_1
                                                    ((uint32_t)0x00020000)
05340 #define RTC_ALRMAR_HU_2
                                                    ((uint32_t)0x00040000)
05341 #define RTC_ALRMAR_HU_3
                                                    ((uint32_t)0x00080000)
05342 #define RTC_ALRMAR_MSK2
                                                    ((uint32_t)0x00008000)
05343 #define RTC_ALRMAR_MNT
05344 #define RTC_ALRMAR_MNT_0
                                                    ((uint32_t)0x00007000)
((uint32_t)0x00001000)
```

```
05345 #define RTC_ALRMAR_MNT_1
                                                     ((uint32_t)0x00002000)
                                                     ((uint32_t)0x00004000)
05346 #define RTC_ALRMAR_MNT_2
05347 #define RTC_ALRMAR_MNU
                                                     ((uint32_t)0x00000F00)
05348 #define RTC_ALRMAR_MNU_0
                                                     ((uint32_t)0x00000100)
05349 #define RTC_ALRMAR_MNU_1
05350 #define RTC_ALRMAR_MNU_2
                                                    ((uint32_t)0x00000200)
((uint32_t)0x00000400)
05351 #define RTC_ALRMAR_MNU_3
                                                     ((uint32_t)0x00000800)
05352 #define RTC_ALRMAR_MSK1
                                                     ((uint32_t)0x00000080)
05353 #define RTC_ALRMAR_ST
                                                     ((uint32_t)0x00000070)
05354 #define RTC_ALRMAR_ST_0
                                                     ((uint32_t)0x00000010)
05355 #define RTC_ALRMAR_ST_1
                                                     ((uint32_t)0x00000020)
05356 #define RTC ALRMAR ST 2
                                                     ((uint32_t)0x00000040)
05357 #define RTC_ALRMAR_SU
                                                     ((uint32_t)0x0000000F)
05358 #define RTC_ALRMAR_SU_0
                                                     ((uint32_t)0x00000001)
05359 #define RTC_ALRMAR_SU_1
                                                     ((uint32_t)0x00000002)
05360 #define RTC_ALRMAR_SU_2
                                                     ((uint32_t)0x00000004)
05361 #define RTC ALRMAR SU 3
                                                    ((uint32 t)0x00000008)
05362
05363 /***************** Bits definition for RTC_ALRMBR register
                                                                        *******
05364 #define RTC_ALRMBR_MSK4
                                                     ((uint32_t)0x80000000)
                                                     ((uint32_t)0x40000000)
05365 #define RTC_ALRMBR_WDSEL
05366 #define RTC_ALRMBR_DT
                                                     ((uint32_t)0x30000000)
05367 #define RTC_ALRMBR_DT_0
                                                     ((uint32_t)0x10000000)
05368 #define RTC_ALRMBR_DT_1
05369 #define RTC_ALRMBR_DU
                                                     ((uint32_t)0x20000000)
                                                     ((uint32_t)0x0F000000)
05370 #define RTC_ALRMBR_DU_0
                                                     ((uint32_t)0x01000000)
05371 #define RTC_ALRMBR_DU_1
                                                     ((uint32_t)0x02000000)
05372 #define RTC_ALRMBR_DU_2
                                                     ((uint32_t)0x04000000)
05373 #define RTC_ALRMBR_DU_3
                                                     ((uint32_t)0x08000000)
05374 #define RTC ALRMBR MSK3
                                                     ((uint32 t)0x00800000)
05375 #define RTC ALRMBR PM
                                                     ((uint32_t)0x00400000)
05376 #define RTC_ALRMBR_HT
                                                     ((uint32_t)0x00300000)
05377 #define RTC_ALRMBR_HT_0
                                                     ((uint32_t)0x00100000)
05378 #define RTC_ALRMBR_HT_1
                                                     ((uint32_t)0x00200000)
05379 #define RTC_ALRMBR_HU
                                                     ((uint32_t)0x000F0000)
05380 #define RTC_ALRMBR_HU_0
                                                     ((uint32_t)0x00010000)
                                                     ((uint32_t)0x00020000)
05381 #define RTC ALRMBR HU 1
                                                     ((uint32_t)0x00040000)
05382 #define RTC_ALRMBR_HU_2
05383 #define RTC_ALRMBR_HU_3
                                                     ((uint32_t)0x00080000)
05384 #define RTC_ALRMBR_MSK2
                                                     ((uint32_t)0x00008000)
05385 #define RTC_ALRMBR_MNT
                                                     ((uint32_t)0x00007000)
                                                     ((uint32_t)0x00001000)
05386 #define RTC_ALRMBR_MNT_0
05387 #define RTC ALRMBR MNT 1
                                                     ((uint32 t)0x00002000)
                                                     ((uint32_t)0x00004000)
05388 #define RTC_ALRMBR_MNT_2
                                                     ((uint32_t)0x00000F00)
05389 #define RTC_ALRMBR_MNU
05390 #define RTC_ALRMBR_MNU_0
                                                     ((uint32_t)0x00000100)
05391 #define RTC_ALRMBR_MNU_1
                                                     ((uint32_t)0x00000200)
05392 #define RTC_ALRMBR_MNU_2
                                                     ((uint32_t)0x00000400)
05393 #define RTC ALRMBR MNU 3
                                                     ((uint32 t)0x00000800)
05394 #define RTC_ALRMBR_MSK1
                                                     ((uint32 t)0x00000080)
05395 #define RTC_ALRMBR_ST
                                                     ((uint32_t)0x00000070)
05396 #define RTC_ALRMBR_ST_0
                                                     ((uint32_t)0x00000010)
05397 #define RTC_ALRMBR_ST_1
                                                     ((uint32_t)0x00000020)
05398 #define RTC_ALRMBR_ST_2
05399 #define RTC_ALRMBR_SU
                                                     ((uint32_t)0x00000040)
                                                     ((uint32_t)0x000000F)
05400 #define RTC_ALRMBR_SU_0
                                                     ((uint32_t)0x00000001)
05401 #define RTC_ALRMBR_SU_1
                                                     ((uint32_t)0x00000002)
05402 #define RTC_ALRMBR_SU_2
                                                     ((uint32_t)0x00000004)
05403 #define RTC_ALRMBR_SU_3
                                                     ((uint32_t)0x00000008)
05404
05405 /************* Bits definition for RTC WPR register **********************
05406 #define RTC_WPR_KEY
                                                    ((uint32 t)0x000000FF)
05407
05409 #define RTC_SSR_SS
                                                    ((uint32_t)0x0000FFFF)
05410
05411 /****************** Bits definition for RTC_SHIFTR register
                                                    ((uint32_t) 0x00007FFF)
05412 #define RTC_SHIFTR_SUBFS
05413 #define RTC_SHIFTR_ADD1S
                                                    ((uint32 t)0x80000000)
05414
05416 #define RTC_TSTR_PM
                                                     ((uint32_t)0x00400000)
05417 #define RTC_TSTR_HT
                                                     ((uint32_t)0x00300000)
05418 #define RTC_TSTR_HT_0
                                                     ((uint32_t)0x00100000)
05419 #define RTC_TSTR_HT_1
                                                     ((uint32_t)0x00200000)
05420 #define RTC_TSTR_HU
                                                     ((uint32_t)0x000F0000)
05421 #define RTC_TSTR_HU_0
                                                     ((uint32_t)0x00010000)
05422 #define RTC_TSTR_HU_1
                                                     ((uint32_t)0x00020000)
05423 #define RTC_TSTR_HU_2
                                                     ((uint32_t)0x00040000)
05424 #define RTC_TSTR_HU_3
                                                     ((uint32 t)0x00080000)
05425 #define RTC_TSTR_MNT
                                                     ((uint32_t)0x00007000)
05426 #define RTC_TSTR_MNT_0
                                                     ((uint32_t)0x00001000)
05427 #define RTC_TSTR_MNT_1
                                                     ((uint32_t)0x00002000)
05428 #define RTC_TSTR_MNT_2
                                                     ((uint32_t)0x00004000)
05429 #define RTC_TSTR_MNU
                                                     ((uint32_t)0x00000F00)
05430 #define RTC_TSTR_MNU_0
05431 #define RTC_TSTR_MNU_1
                                                    ((uint32_t)0x00000100)
((uint32_t)0x00000200)
```

```
05432 #define RTC_TSTR_MNU_2
                                                                            ((uint32_t)0x00000400)
05433 #define RTC_TSTR_MNU_3
                                                                             ((uint32_t)0x00000800)
05434 #define RTC_TSTR_ST
                                                                             ((uint32_t)0x00000070)
05435 #define RTC_TSTR_ST_0
                                                                             ((uint32_t)0x00000010)
                                                                             ((uint32_t)0x00000020)
((uint32_t)0x00000040)
05436 #define RTC_TSTR_ST_1
05437 #define RTC_TSTR_ST_2
05438 #define RTC_TSTR_SU
                                                                             ((uint32_t)0x0000000F)
05439 #define RTC_TSTR_SU_0
                                                                             ((uint32_t)0x00000001)
05440 #define RTC_TSTR_SU_1
                                                                             ((uint32_t)0x00000002)
05441 #define RTC_TSTR_SU_2
                                                                             ((uint32_t)0x00000004)
05442 #define RTC_TSTR_SU_3
                                                                            ((uint32 t)0x00000008)
05443
05444 /**************** Bits definition for RTC_TSDR register
                                                                                                      *******
05445 #define RTC_TSDR_WDU
                                                                             ((uint32_t)0x0000E000)
05446 #define RTC_TSDR_WDU_0
                                                                             ((uint32_t)0x00002000)
05447 #define RTC_TSDR_WDU_1
                                                                             ((uint32_t)0x00004000)
05448 #define RTC_TSDR_WDU_2
                                                                             ((uint32_t)0x00008000)
                                                                             ((uint32_t)0x00001000)
05449 #define RTC_TSDR_MT
05450 #define RTC_TSDR_MU
                                                                             ((uint32_t)0x00000F00)
05451 #define RTC_TSDR_MU_0
                                                                             ((uint32_t)0x00000100)
05452 #define RTC_TSDR_MU_1
                                                                             ((uint32_t)0x00000200)
05453 #define RTC_TSDR_MU_2
                                                                             ((uint32_t)0x00000400)
05454 #define RTC_TSDR_MU_3
                                                                            ((uint32_t)0x00000800)
05455 #define RTC_TSDR_DT
05456 #define RTC_TSDR_DT_0
                                                                            ((uint32_t)0x00000030)
                                                                            ((uint32_t)0x00000010)
05457 #define RTC_TSDR_DT_1
                                                                            ((uint32_t)0x00000020)
05458 #define RTC_TSDR_DU
                                                                             ((uint32_t)0x000000F)
05459 #define RTC_TSDR_DU_0
                                                                             ((uint32_t)0x00000001)
05460 #define RTC_TSDR_DU_1
                                                                            ((uint32_t)0x00000002)
05461 #define RTC TSDR DU 2
                                                                            ((uint32 t)0x00000004)
05462 #define RTC TSDR DU 3
                                                                            ((uint32 t)0x00000008)
05463
05465 #define RTC_TSSSR_SS
                                                                            ((uint32_t)0x0000FFFF)
05466
05467 /**************** Bits definition for RTC_CAL register *******************
                                                                            ((uint32_t) 0x00008000)
((uint32_t) 0x00004000)
05468 #define RTC_CALR_CALP
05469 #define RTC_CALR_CALW8
05470 #define RTC_CALR_CALW16
                                                                             ((uint32_t)0x00002000)
05471 #define RTC_CALR_CALM
                                                                             ((uint32_t)0x000001FF)
05472 #define RTC_CALR_CALM_0
                                                                             ((uint32_t)0x0000001)
                                                                            ((uint32_t)0x00000002)
05473 #define RTC_CALR_CALM_1
05474 #define RTC_CALR_CALM_2
                                                                            ((uint32 t)0x00000004)
                                                                            ((uint32_t)0x00000008)
05475 #define RTC_CALR_CALM_3
                                                                            ((uint32_t)0x00000010)
05476 #define RTC_CALR_CALM_4
05477 #define RTC_CALR_CALM_5
                                                                             ((uint32_t)0x00000020)
05478 #define RTC_CALR_CALM_6
                                                                             ((uint32_t)0x00000040)
05479 #define RTC_CALR_CALM_7
                                                                             ((uint32_t)0x00000080)
05480 #define RTC CALR CALM 8
                                                                            ((uint32 t)0x00000100)
05481
05482 /**************** Bits definition for RTC_TAFCR register
05483 #define RTC_TAFCR_ALARMOUTTYPE
                                                                           ((uint32_t)0x00040000)
05484 #define RTC_TAFCR_TSINSEL
                                                                             ((uint32_t)0x00020000)
05485 #define RTC_TAFCR_TAMPINSEL
                                                                             ((uint32_t)0x00010000)
05486 #define RTC_TAFCR_TAMPPUDIS
                                                                            ((uint32_t)0x00008000)
                                                                     (\(\(\text{uint32}\)\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\(\text{tint32}\)\
05487 #define RTC_TAFCR_TAMPPRCH
05488 #define RTC_TAFCR_TAMPPRCH_0
05489 #define RTC_TAFCR_TAMPPRCH_1
05490 #define RTC_TAFCR_TAMPFLT
05491 #define RTC_TAFCR_TAMPFLT_0
                                                                          ((uint32_t)0x00001000)
((uint32_t)0x00000700)
05492 #define RTC_TAFCR_TAMPFLT_1
05493 #define RTC_TAFCR_TAMPFREQ
05494 #define RTC_TAFCR_TAMPFREQ_0
                                                                            ((uint32_t)0x00000100)
05495 #define RTC_TAFCR_TAMPFREQ_1
                                                                            ((uint32_t)0x00000200)
05496 #define RTC_TAFCR_TAMPFREQ_2
                                                                            ((uint32_t)0x00000400)
05497 #define RTC_TAFCR_TAMPTS
                                                                            ((uint32_t)0x00000080)
05498 #define RTC_TAFCR_TAMPIE
05499 #define RTC_TAFCR_TAMP1TRG
                                                                            ((uint32_t)0x00000004)
((uint32_t)0x00000002)
05500 #define RTC_TAFCR_TAMP1E
                                                                            ((uint32 t)0x00000001)
05503 #define RTC_ALRMASSR_MASKSS
                                                                            ((uint32_t)0x0F000000)
05504 #define RTC_ALRMASSR_MASKSS_0
                                                                            ((uint32_t)0x01000000)
05505 #define RTC_ALRMASSR_MASKSS_1
                                                                            ((uint32_t)0x02000000)
                                                                            ((uint32_t)0x04000000)
05506 #define RTC_ALRMASSR_MASKSS_2
                                                                            ((uint32_t)0x08000000)
05507 #define RTC_ALRMASSR_MASKSS_3
05508 #define RTC_ALRMASSR_SS
                                                                            ((uint32_t)0x00007FFF)
05509
05510 /********************** Bits definition for RTC_ALRMBSSR register
                                                                                                           ***********
05511 #define RTC_ALRMBSSR_MASKSS
                                                    ((uint32_t)0x0F000000)
05512 #define RTC_ALRMBSSR_MASKSS_0
                                                                            ((uint32 t)0x01000000)
05513 #define RTC_ALRMBSSR_MASKSS_1
                                                                            ((uint32_t)0x02000000)
                                                                           ((uint32_t)0x04000000)
05514 #define RTC_ALRMBSSR_MASKSS_2
05515 #define RTC_ALRMBSSR_MASKSS_3
                                                                            ((uint32_t)0x08000000)
05516 #define RTC_ALRMBSSR_SS
                                                                           ((uint32_t)0x00007FFF)
05517
05518 /************* Bits definition for RTC BKPOR register ********************
```

```
05519 #define RTC_BKP0R
                                          ((uint32 t)0xFFFFFFFF)
05520
((uint32_t)0xFFFFFFF)
05522 #define RTC_BKP1R
05523
05524 /************** Bits definition for RTC_BKP2R register
05525 #define RTC_BKP2R
                                          ((uint32_t)0xFFFFFFF)
05526
05528 #define RTC_BKP3R
                                          ((uint32_t)0xFFFFFFF)
05529
05530 /****************** Bits definition for RTC BKP4R register
                                          ((uint32_t)0xFFFFFFF)
05531 #define RTC BKP4R
05532
05533 /***************** Bits definition for RTC_BKP5R register
05534 #define RTC_BKP5R
                                          ((uint32_t)0xFFFFFFF)
05535
05536 /******************* Bits definition for RTC BKP6R register
                                                         *******
05537 #define RTC_BKP6R
                                          ((uint32_t)0xFFFFFFF)
05539 /****************** Bits definition for RTC_BKP7R register ***************
05540 #define RTC_BKP7R
                                          ((uint32_t)0xFFFFFFF)
05541
05542 /***************** Bits definition for RTC_BKP8R register
                                                         *******
                                          ((uint32_t)OxFFFFFFF)
05543 #define RTC_BKP8R
05546 #define RTC_BKP9R
                                          ((uint32_t)0xFFFFFFF)
05547
05548 /************* Bits definition for RTC BKP10R register *******************
05549 #define RTC BKP10R
                                          ((uint32 t)0xFFFFFFFF)
05550
05552 #define RTC_BKP11R
                                          ((uint32_t)0xFFFFFFF)
05553
05554 /****************** Bits definition for RTC_BKP12R register
                                          ((uint32 t)0xFFFFFFFF)
05555 #define RTC BKP12R
05557 /****************** Bits definition for RTC_BKP13R register
                                          ((uint32_t)0xFFFFFFFF)
05558 #define RTC_BKP13R
05559
05560 /************** Bits definition for RTC_BKP14R register ******************
                                          ((uint32 t) 0xFFFFFFFF)
05561 #define RTC BKP14R
05562
05563 /****************** Bits definition for RTC_BKP15R register **************/
05564 #define RTC_BKP15R
                                          ((uint32_t)0xFFFFFFF)
05565
05566 /****************** Bits definition for RTC_BKP16R register **************
                                          ((uint32 t) 0xFFFFFFFF)
05567 #define RTC BKP16R
05568
05569 /***************** Bits definition for RTC_BKP17R register **************/
05570 #define RTC_BKP17R
                                          ((uint32_t)0xFFFFFFF)
05571
05573 #define RTC_BKP18R
                                          ((uint32_t)0xFFFFFFF)
05574
05575 /***************** Bits definition for RTC_BKP19R register
05576 #define RTC BKP19R
                                          ((uint32 t)0xFFFFFFFF)
05577
05579 /*
                                                                     */
05580 /*
                                                                      */
                            SD host Interface
05583 /********** Bit definition for SDIO_POWER register ***********************
05584 #define SDIO_POWER_PWRCTRL
                                          ((uint8_t)0x03)
05585 #define SDIO POWER PWRCTRL 0
                                          ((uint8 t)0x01)
05586 #define SDIO POWER PWRCTRL 1
                                          ((uint8 t)0x02)
05588 /********** Bit definition for SDIO_CLKCR register
05589 #define SDIO_CLKCR_CLKDIV
                                          ((uint16_t)0x00FF)
05590 #define SDIO_CLKCR_CLKEN
                                          ((uint16_t)0x0100)
05591 #define SDIO_CLKCR_PWRSAV
                                          ((uint16_t)0x0200)
05592 #define SDIO_CLKCR_BYPASS
                                          ((uint16_t)0x0400)
05594 #define SDIO CLKCR WIDBUS
                                          ((uint16 t)0x1800)
05595 #define SDIO_CLKCR_WIDBUS_0
                                          ((uint16 t)0x0800)
05596 #define SDIO_CLKCR_WIDBUS_1
                                          ((uint16_t)0x1000)
05598 #define SDIO_CLKCR_NEGEDGE
                                          ((uint16_t)0x2000)
05599 #define SDIO_CLKCR_HWFC_EN
                                           ((uint16_t)0x4000)
05601 /****************** Bit definition for SDIO_ARG register ******************
05602 #define SDIO ARG CMDARG
                                          ((uint32 t) 0xFFFFFFFF)
05604 /******** Bit definition for SDIO CMD register ***************************
05605 #define SDIO_CMD_CMDINDEX
                                          ((uint16_t)0x003F)
05607 #define
            SDIO_CMD_WAITRESP
                                          ((uint16_t)0x00C0)
05608 #define
            SDIO_CMD_WAITRESP_0
                                          ((uint16_t)0x0040)
05609 #define SDIO_CMD_WAITRESP_1
                                          ((uint16_t)0x0080)
05611 #define SDIO_CMD_WAITINT
                                          ((uint16 t)0x0100)
05612 #define SDIO_CMD_WAITPEND
                                          ((uint16 t)0x0200)
```

```
((uint16_t)0x0400)
05613 #define SDIO_CMD_CPSMEN
             SDIO_CMD_SDIOSUSPEND
05614 #define
                                               ((uint16_t)0x0800)
05615 #define
             SDIO_CMD_ENCMDCOMPL
                                               ((uint16_t)0x1000)
05616 #define SDIO_CMD_NIEN
                                               ((uint16_t)0x2000)
05617 #define SDIO_CMD_CEATACMD
                                               ((uint.16 t)0x4000)
05619 /*********** Bit definition for SDIO_RESPCMD register
05620 #define SDIO_RESPCMD_RESPCMD
                                               ((uint8_t)0x3F)
05622 /************* Bit definition for SDIO_RESPO register
05623 #define SDIO_RESPO_CARDSTATUS0
                                               ((uint32_t)0xFFFFFFF)
05625 /************** Bit definition for SDIO_RESP1 register *******************
05626 #define SDIO_RESP1_CARDSTATUS1
                                               ((uint32_t)0xFFFFFFF)
05628 /************** Bit definition for SDIO_RESP2 register *****************/
05629 #define SDIO_RESP2_CARDSTATUS2
                                               ((uint32_t)0xFFFFFFFF)
                        Bit definition for SDIO_RESP3 register **************
05631 /**********
05632 #define SDIO_RESP3_CARDSTATUS3
                                               ((uint32_t)0xFFFFFFF)
05634 /************** Bit definition for SDIO_RESP4 register *******************
                                               ((uint32 t) 0xFFFFFFFF)
05635 #define SDIO_RESP4_CARDSTATUS4
05638 #define SDIO_DTIMER_DATATIME
                                               ((uint32_t)0xFFFFFFF)
05640 /********* Bit definition for SDIO_DLEN register *************************
05641 #define SDIO_DLEN_DATALENGTH
                                               ((uint32_t)0x01FFFFFF)
((uint16_t)0x0001)
05645 #define SDIO_DCTRL_DTDIR
                                               ((uint16 t)0x0002)
05646 #define SDIO_DCTRL_DTMODE
                                               ((uint16_t)0x0004)
05647 #define SDIO_DCTRL_DMAEN
                                               ((uint16_t)0x0008)
05649 #define
             SDIO_DCTRL_DBLOCKSIZE
                                               ((uint16_t)0x00F0)
                                              ((uint16_t)0x0010)
05650 #define SDIO_DCTRL_DBLOCKSIZE_0
05651 #define
             SDIO_DCTRL_DBLOCKSIZE_1
                                               ((uint16_t)0x0020)
05652 #define SDIO_DCTRL_DBLOCKSIZE_2
                                               ((uint16_t)0x0040)
05653 #define
             SDIO DCTRL DBLOCKSIZE 3
                                               ((uint16 t)0x0080)
05655 #define
             SDIO_DCTRL_RWSTART
                                               ((uint16_t)0x0100)
05656 #define
             SDIO_DCTRL_RWSTOP
                                               ((uint16_t)0x0200)
05657 #define
             SDIO_DCTRL_RWMOD
                                               ((uint16_t)0x0400)
05658 #define SDIO_DCTRL_SDIOEN
                                               ((uint16_t)0x0800)
05660 /*************** Bit definition for SDIO_DCOUNT register ***************/
05664 #define SDIO_STA_CCRCFAIL
                                               ((uint32_t)0x00000001)
05665 #define
             SDIO_STA_DCRCFAIL
                                                ((uint32_t)0x00000002)
05666 #define
             SDIO_STA_CTIMEOUT
                                                ((uint32_t)0x00000004)
                                               ((uint32_t)0x00000008)
05667 #define SDIO_STA_DTIMEOUT
                                               ((uint32_t)0x00000010)
05668 #define
             SDIO STA TXUNDERR
                                               ((uint32_t)0x00000020)
05669 #define
             SDIO_STA_RXOVERR
05670 #define
                                               ((uint32_t)0x00000040)
              SDIO_STA_CMDREND
05671 #define
              SDIO_STA_CMDSENT
                                                ((uint32_t)0x00000080)
05672 #define SDIO_STA_DATAEND
                                               ((uint32_t)0x00000100)
05673 #define
             SDIO_STA_STBITERR
                                               ((uint32_t)0x00000200)
05674 #define
                                               ((uint32 t)0x00000400)
             SDIO STA DBCKEND
05675 #define
                                               ((uint32_t)0x00000800)
             SDIO STA CMDACT
05676 #define
              SDIO_STA_TXACT
                                               ((uint32_t)0x00001000)
05677 #define
              SDIO_STA_RXACT
                                               ((uint32_t)0x00002000)
05678 #define
              SDIO_STA_TXFIFOHE
                                               ((uint32_t)0x00004000)
05679 #define
             SDIO_STA_RXFIFOHF
                                               ((uint32_t)0x00008000)
05680 #define
                                               ((uint32_t)0x00010000)
             SDIO_STA_TXFIFOF
              SDIO_STA_RXFIFOF
                                               ((uint32_t)0x00020000)
05681 #define
05682 #define
              SDIO_STA_TXFIFOE
                                               ((uint32_t)0x00040000)
             SDIO_STA_RXFIFOE
                                               ((uint32_t)0x00080000)
05683 #define
05684 #define
             SDIO_STA_TXDAVL
                                               ((uint32_t)0x00100000)
05685 #define
             SDIO_STA_RXDAVL
                                               ((uint32_t)0x00200000)
             SDIO_STA_SDIOIT
                                               ((uint32_t)0x00400000)
05686 #define
05687 #define SDIO STA CEATAEND
                                               ((uint32 t)0x00800000)
05690 #define SDIO_ICR_CCRCFAILC
                                               ((uint32_t)0x0000001)
05691 #define
             SDIO_ICR_DCRCFAILC
                                               ((uint32_t)0x00000002)
05692 #define SDIO_ICR_CTIMEOUTC
                                               ((uint32_t)0x00000004)
05693 #define
             SDIO ICR DTIMEOUTC
                                               ((uint32_t)0x00000008)
05694 #define SDIO_ICR_TXUNDERRC
                                               ((uint32_t)0x00000010)
05695 #define SDIO_ICR_RXOVERRC
                                               ((uint32_t)0x00000020)
05696 #define
             SDIO_ICR_CMDRENDC
                                               ((uint32_t)0x00000040)
05697 #define
              SDIO_ICR_CMDSENTC
                                               ((uint32_t)0x00000080)
05698 #define
              SDIO_ICR_DATAENDC
                                               ((uint32_t)0x00000100)
05699 #define
             SDIO_ICR_STBITERRC
                                               ((uint32_t)0x00000200)
05700 #define
                                               ((uint32_t)0x00000400)
             SDIO_ICR_DBCKENDC
05701 #define
             SDIO_ICR_SDIOITC
                                               ((uint32_t)0x00400000)
05702 #define
             SDIO_ICR_CEATAENDC
                                               ((uint32_t)0x00800000)
05704 /************** Bit definition for SDIO_MASK register *********************
05705 #define SDIO_MASK_CCRCFAILIE
                                               ((uint32_t)0x00000001)
05706 #define
             SDIO_MASK_DCRCFAILIE
                                               ((uint32_t)0x00000002)
05707 #define SDIO_MASK_CTIMEOUTIE
                                               ((uint32 t)0x00000004)
05708 #define
             SDIO MASK DTIMEOUTIE
                                               ((uint32_t)0x00000008)
05709 #define
             SDIO_MASK_TXUNDERRIE
                                               ((uint32_t)0x00000010)
05710 #define
              SDIO_MASK_RXOVERRIE
                                               ((uint32_t)0x00000020)
05711 #define
              SDIO_MASK_CMDRENDIE
                                               ((uint32_t)0x00000040)
05712 #define
             SDIO_MASK_CMDSENTIE
                                               ((uint32_t)0x00000080)
                                               ((uint32_t)0x00000100)
((uint32_t)0x00000200)
05713 #define
             SDIO MASK DATAENDIE
05714 #define SDIO_MASK_STBITERRIE
```

```
05715 #define SDIO_MASK_DBCKENDIE
                                        ((uint32_t)0x00000400)
05716 #define SDIO_MASK_CMDACTIE
                                         ((uint32_t)0x00000800)
05717 #define SDIO_MASK_TXACTIE
                                        ((uint32_t)0x00001000)
05718 #define SDIO_MASK_RXACTIE
                                        ((uint32_t)0x00002000)
                                        ((uint32_t)0x00004000)
((uint32_t)0x00008000)
05719 #define SDIO_MASK_TXFIFOHEIE
05720 #define SDIO_MASK_RXFIFOHFIE
05721 #define SDIO_MASK_TXFIFOFIE
                                        ((uint32_t)0x00010000)
05722 #define SDIO_MASK_RXFIFOFIE
                                        ((uint32_t)0x00020000)
05723 #define SDIO_MASK_TXFIFOEIE
                                        ((uint32_t)0x00040000)
05724 #define SDIO_MASK_RXFIFOEIE
                                        ((uint32_t)0x00080000)
05725 #define SDIO_MASK_TXDAVLIE
                                        ((uint32 t)0x00100000)
05726 #define SDIO MASK RXDAVLIE
                                        ((uint32_t)0x00200000)
05727 #define SDIO_MASK_SDIOITIE
05728 #define SDIO_MASK_CEATAENDIE
                                        ((uint32_t)0x00400000)
                                         ((uint32_t)0x00800000)
05731 #define SDIO_FIFOCNT_FIFOCOUNT
                                        ((uint32_t)0x00FFFFFF)
05734 #define SDIO_FIFO_FIFODATA
                                       ((uint32_t)0xFFFFFFF)
05737 /*
05738 /*
                         Serial Peripheral Interface
05739 /*
05742 #define SPI_CR1_CPHA
05743 #define SPI_CR1_CPOL
                                         ((uint\bar{1}6_t)0x0001)
                                         ((uint16_t)0x0002)
05744 #define SPI_CR1_MSTR
                                         ((uint16_t)0x0004)
05746 #define SPI_CR1_BR
                                         ((uint16_t)0x0038)
05747 #define SPI_CR1_BR_0
05748 #define SPI_CR1_BR_1
05749 #define SPI_CR1_BR_2
                                         ((uint16_t)0x0008)
                                        ((uint16 t)0x0010)
                                        ((uint16 t)0x0020)
05751 #define SPI_CR1_SPE
                                        ((uint16_t)0x0040)
05752 #define SPI_CR1_LSBFIRST
                                        ((uint16_t)0x0080)
05753 #define SPI_CR1_SSI
                                         ((uint16_t)0x0100)
05754 #define SPI_CR1_SSM
                                        ((uint16_t)0x0200)
05755 #define SPI_CR1_RXONLY
                                        ((uint16_t)0x0400)
05756 #define SPI_CR1_DFF
                                        ((uint16 t)0x0800)
05757 #define SPI_CR1_CRCNEXT
                                        ((uint16_t)0x1000)
05758 #define SPI_CR1_CRCEN
                                        ((uint16_t)0x2000)
05759 #define SPI_CR1_BIDIOE
                                         ((uint16_t)0x4000)
05760 #define SPI_CR1_BIDIMODE
                                         ((uint16 t)0x8000)
05763 #define SPI_CR2_RXDMAEN
05764 #define SPI_CR2_TXDMAEN
                                        ((uint8_t)0x01)
                                         ((uint8_t)0x02)
05765 #define SPI_CR2_SSOE
                                         ((uint8_t)0x04)
05766 #define SPI_CR2_ERRIE
                                         ((uint8_t)0x20)
05767 #define SPI_CR2_RXNEIE
                                         ((uint8_t)0x40)
05768 #define SPI_CR2_TXEIE
                                         ((uint8 t)0x80)
05771 #define SPI_SR_RXNE
                                        ((uint8_t)0x01)
05772 #define SPI_SR_TXE
                                         ((uint8_t)0x02)
05773 #define SPI_SR_CHSIDE
                                         ((uint8_t)0x04)
05774 #define SPI_SR_UDR
                                         ((uint8_t)0x08)
05775 #define SPI_SR_CRCERR
                                         ((uint8_t)0x10)
05776 #define SPI_SR_MODF
                                         ((uint8_t)0x20)
05777 #define SPI_SR_OVR
05778 #define SPI_SR_BSY
                                         ((uint8 t)0x40)
                                         ((uint8 t)0x80)
((uint16_t)0xFFFF)
05784 #define SPI_CRCPR_CRCPOLY
05787 #define SPI_RXCRCR_RXCRC
                                         ((uint16_t)0xFFFF)
05790 #define SPI_TXCRCR_TXCRC
                                         ((uint16_t)0xFFFF)
05793 #define SPI_I2SCFGR_CHLEN
                                        ((uint16_t)0x0001)
05795 #define SPI_I2SCFGR_DATLEN
05796 #define SPI_I2SCFGR_DATLEN_0
                                        ((uint16 t)0x0006)
                                        ((uint16 t)0x0002)
05797 #define SPI_I2SCFGR_DATLEN_1
                                        ((uint16_t)0x0004)
                                        ((uint16_t)0x0008)
05799 #define SPI_I2SCFGR_CKPOL
05801 #define SPI_I2SCFGR_I2SSTD
                                        ((uint16_t)0x0030)
                                       ((uint16_t)0x0010)
((uint16_t)0x0020)
05802 #define SPI_I2SCFGR_I2SSTD_0
05803 #define SPI_I2SCFGR_I2SSTD_1
05805 #define SPI_I2SCFGR_PCMSYNC
                                        ((uint16_t)0x0080)
05807 #define SPI_I2SCFGR_I2SCFG
                                        ((uint16_t)0x0300)
05808 #define SPI_I2SCFGR_I2SCFG_0
                                        ((uint16_t)0x0100)
05809 #define SPI_I2SCFGR_I2SCFG_1
                                        ((uint16_t)0x0200)
05811 #define SPI_I2SCFGR_I2SE
                                        ((uint16_t)0x0400)
05812 #define SPI_I2SCFGR_I2SMOD
                                         ((uint.16 t).0x0800)
05814 /************** Bit definition for SPI_I2SPR register ********************
                                        ((uint16_t)0x00FF)
05815 #define SPI_I2SPR_I2SDIV
05816 #define SPI_I2SPR_ODD
                                         ((uint16_t)0x0100)
05817 #define SPI_I2SPR_MCKOE
                                         ((uint16_t)0x0200)
05820 /*
05821 /*
                                SYSCEG
```

```
05825 #define SYSCFG_MEMRMP_MEM_MODE ((uint32_t)0x00000003)
05826 #define SYSCFG_MEMRMP_MEM_MODE_0 ((uint32_t)0x00000001)
                                         ((uint32_t)0x00000002)
05827 #define SYSCFG_MEMRMP_MEM_MODE_1
05829 /****************** Bit definition for SYSCFG_PMC register
05830 #define SYSCFG_PMC_MII_RMII_SEL
                                             ((uint32_t)0x00800000)
05831 /\star Old MII_RMII_SEL bit definition, maintained for legacy purpose \star/
                                             SYSCFG_PMC_MII_RMII_SEL
05832 #define SYSCFG_PMC_MII_RMII
05833
05834 /************** Bit definition for SYSCFG_EXTICR1 register **************/
05835 #define SYSCFG_EXTICR1_EXTIO
                                             ((uint16_t)0x000F)
05836 #define SYSCFG_EXTICR1_EXTI1
                                              ((uint16_t)0x00F0)
05837 #define SYSCFG_EXTICR1_EXTI2
                                              ((uint16_t)0x0F00)
05838 #define SYSCFG_EXTICR1_EXTI3
                                             ((uint16_t)0xF000)
05842 #define SYSCFG_EXTICR1_EXTIO_PA
                                             ((uint16_t)0x0000)
05843 #define SYSCFG_EXTICR1_EXTIO_PB
                                             ((uint16_t)0x0001)
05844 #define SYSCFG_EXTICR1_EXTIO_PC
                                              ((uint16_t)0x0002)
05845 #define SYSCFG_EXTICR1_EXTIO_PD
                                              ((uint16_t)0x0003)
05846 #define SYSCFG_EXTICR1_EXTIO_PE
                                              ((uint16_t)0x0004)
05847 #define SYSCFG_EXTICR1_EXTIO_PF
                                              ((uint16_t)0x0005)
05848 #define SYSCFG_EXTICR1_EXTIO_PG
                                             ((uint16_t)0x0006)
((uint16_t)0x0007)
05849 #define SYSCFG_EXTICR1_EXTIO_PH
05850 #define SYSCFG_EXTICR1_EXTIO_PI
                                              ((uint16_t)0x0008)
05854 #define SYSCFG_EXTICR1_EXTI1_PA
                                              ((uint16_t)0x0000)
05855 #define SYSCFG_EXTICR1_EXTI1_PB
                                              ((uint16_t)0x0010)
05856 #define SYSCFG_EXTICR1_EXTI1_PC
                                              ((uint16_t)0x0020)
05857 #define SYSCFG_EXTICR1_EXTI1_PD
                                              ((uint16_t)0x0030)
05858 #define SYSCFG EXTICR1 EXTI1 PE
                                              ((uint16_t)0x0040)
05859 #define SYSCFG_EXTICR1_EXTI1_PF
                                              ((uint16_t)0x0050)
05860 #define SYSCFG_EXTICR1_EXTI1_PG
                                              ((uint16_t)0x0060)
05861 #define SYSCFG_EXTICR1_EXTI1_PH
                                              ((uint16_t)0x0070)
05862 #define SYSCFG_EXTICR1_EXTI1_PI
                                              ((uint16_t)0x0080)
05866 #define SYSCFG_EXTICR1_EXTI2_PA
                                              ((uint16_t)0x0000)
05867 #define SYSCFG_EXTICR1_EXTI2_PB
                                              ((uint16_t)0x0100)
05868 #define SYSCFG_EXTICR1_EXTI2_PC
                                              ((uint16_t)0x0200)
05869 #define SYSCFG_EXTICR1_EXTI2_PD
                                              ((uint16_t)0x0300)
05870 #define SYSCFG_EXTICR1_EXTI2_PE
                                              ((uint16_t)0x0400)
05871 #define SYSCFG_EXTICR1_EXTI2_PF
                                              ((uint16_t)0x0500)
05872 #define SYSCFG_EXTICR1_EXTI2_PG
                                              ((uint16_t)0x0600)
05873 #define SYSCFG_EXTICR1_EXTI2_PH
                                              ((uint16_t)0x0700)
                                              ((uint16_t)0x0800)
05874 #define SYSCFG_EXTICR1_EXTI2_PI
05878 #define SYSCFG_EXTICR1_EXTI3_PA
                                              ((uint16_t)0x0000)
05879 #define SYSCFG_EXTICR1_EXTI3_PB
                                              ((uint16_t)0x1000)
05880 #define SYSCFG_EXTICR1_EXTI3_PC
                                              ((uint16_t)0x2000)
05881 #define SYSCFG_EXTICR1_EXTI3_PD
                                              ((uint16_t)0x3000)
05882 #define SYSCFG_EXTICR1_EXTI3_PE
                                              ((uint16 t)0x4000)
05883 #define SYSCFG EXTICR1 EXTI3 PF
                                              ((uint16 t)0x5000)
05884 #define SYSCFG_EXTICR1_EXTI3_PG
                                              ((uint16_t)0x6000)
05885 #define SYSCFG_EXTICR1_EXTI3_PH
                                              ((uint16_t)0x7000)
05886 #define SYSCFG_EXTICR1_EXTI3_PI
                                              ((uint16 t)0x8000)
05890 #define SYSCFG_EXTICR2_EXTI5
                                              ((uint16_t)0x00F0)
05891 #define SYSCFG_EXTICR2_EXTI6
                                              ((uint16_t)0x0F00)
                                              ((uint16_t)0xF000)
05892 #define SYSCFG_EXTICR2_EXTI7
05896 #define SYSCFG_EXTICR2_EXTI4_PA
                                              ((uint16_t)0x0000)
05897 #define SYSCFG_EXTICR2_EXTI4_PB
                                              ((uint16_t)0x0001)
                                              ((uint16_t)0x0002)
05898 #define SYSCFG EXTICR2 EXTI4 PC
05899 #define SYSCFG_EXTICR2_EXTI4_PD
                                              ((uint16_t)0x0003)
05900 #define SYSCFG_EXTICR2_EXTI4_PE
                                              ((uint16_t)0x0004)
05901 #define SYSCFG_EXTICR2_EXTI4_PF
                                              ((uint16_t)0x0005)
05902 #define SYSCFG_EXTICR2_EXTI4_PG
                                              ((uint16_t)0x0006)
05903 #define SYSCFG_EXTICR2_EXTI4_PH
                                              ((uint16_t)0x0007)
05904 #define SYSCFG_EXTICR2_EXTI4_PI
                                              ((uint16_t)0x0008)
05908 #define SYSCFG_EXTICR2_EXTI5_PA
                                              ((uint16 t)0x0000)
05909 #define SYSCFG_EXTICR2_EXTI5_PB
                                              ((uint16_t)0x0010)
05910 #define SYSCFG_EXTICR2_EXTI5_PC
                                              ((uint16_t)0x0020)
05911 #define SYSCFG_EXTICR2_EXTI5_PD
                                              ((uint16_t)0x0030)
05912 #define SYSCFG_EXTICR2_EXTI5_PE
                                              ((uint16_t)0x0040)
05913 #define SYSCFG_EXTICR2_EXTI5_PF
                                              ((uint16_t)0x0050)
05914 #define SYSCFG_EXTICR2_EXTI5_PG
                                              ((uint16_t)0x0060)
05915 #define SYSCFG_EXTICR2_EXTI5_PH
                                              ((uint16_t)0x0070)
05916 #define SYSCFG_EXTICR2_EXTI5_PI
                                              ((uint16_t)0x0080)
05920 #define SYSCFG_EXTICR2_EXTI6_PA
                                              ((uint16_t)0x0000)
05921 #define SYSCFG_EXTICR2_EXTI6_PB
                                              ((uint16_t)0x0100)
05922 #define SYSCFG_EXTICR2_EXTI6_PC
                                              ((uint16_t)0x0200)
05923 #define SYSCFG_EXTICR2_EXTI6_PD
                                              ((uint16 t)0x0300)
05924 #define SYSCFG EXTICR2 EXTI6 PE
                                              ((uint16_t)0x0400)
                                              ((uint16_t)0x0500)
05925 #define SYSCFG_EXTICR2_EXTI6_PF
05926 #define SYSCFG_EXTICR2_EXTI6_PG
                                              ((uint16_t)0x0600)
05927 #define SYSCFG_EXTICR2_EXTI6_PH
                                              ((uint16_t)0x0700)
05928 #define SYSCFG_EXTICR2_EXTI6_PI
                                              ((uint16_t)0x0800)
                                             ((uint16_t)0x0000)
((uint16_t)0x1000)
05932 #define SYSCFG_EXTICR2_EXTI7_PA
05933 #define SYSCFG_EXTICR2_EXTI7_PB
```

```
05934 #define SYSCFG_EXTICR2_EXTI7_PC
                                               ((uint16_t)0x2000)
05935 #define SYSCFG_EXTICR2_EXTI7_PD
                                                ((uint16_t)0x3000)
05936 #define SYSCFG_EXTICR2_EXTI7_PE
                                                ((uint16_t)0x4000)
05937 #define SYSCFG_EXTICR2_EXTI7_PF
                                                ((uint16_t)0x5000)
05938 #define SYSCFG_EXTICR2_EXTI7_PG
05939 #define SYSCFG_EXTICR2_EXTI7_PH
                                                ((uint16_t)0x6000)
                                                ((uint16 t)0x7000)
05940 #define SYSCFG_EXTICR2_EXTI7_PI
                                                ((uint16_t)0x8000)
05942 /************ Bit definition for SYSCFG_EXTICR3 register
05943 #define SYSCFG_EXTICR3_EXTI8
                                               ((uint16_t)0x000F)
05944 #define SYSCFG_EXTICR3_EXTI9
                                                ((uint16_t)0x00F0)
05945 #define SYSCFG_EXTICR3_EXTI10
                                                ((uint16_t)0x0F00)
                                                ((uint16_t)0xF000)
05946 #define SYSCFG EXTICR3 EXTI11
05951 #define SYSCFG_EXTICR3_EXTI8_PA
                                                ((uint16_t)0x0000)
05952 #define SYSCFG_EXTICR3_EXTI8_PB
                                                ((uint16_t)0x0001)
05953 #define SYSCFG_EXTICR3_EXTI8_PC
                                                ((uint16_t)0x0002)
05954 #define SYSCFG_EXTICR3_EXTI8_PD
                                                ((uint16_t)0x0003)
05955 #define SYSCFG_EXTICR3_EXTI8_PE
                                                ((uint16_t)0x0004)
05956 #define SYSCFG_EXTICR3_EXTI8_PF
                                                ((uint16_t)0x0005)
05957 #define SYSCFG_EXTICR3_EXTI8_PG
                                                ((uint16_t)0x0006)
05958 #define SYSCFG_EXTICR3_EXTI8_PH
                                                ((uint16_t)0x0007)
                                                ((uint16_t)0x0008)
05959 #define SYSCFG_EXTICR3_EXTI8_PI
05963 #define SYSCFG_EXTICR3_EXTI9_PA
                                                ((uint16_t)0x0000)
05964 #define SYSCFG_EXTICR3_EXTI9_PB
                                                ((uint16_t)0x0010)
05965 #define SYSCFG_EXTICR3_EXTI9_PC
                                                ((uint16_t)0x0020)
05966 #define SYSCFG_EXTICR3_EXTI9_PD
                                                ((uint16_t)0x0030)
05967 #define SYSCFG_EXTICR3_EXTI9_PE
                                                ((uint16_t)0x0040)
05968 #define SYSCFG_EXTICR3_EXTI9_PF
                                                ((uint16_t)0x0050)
05969 #define SYSCFG_EXTICR3_EXTI9_PG
                                                ((uint16_t)0x0060)
05970 #define SYSCFG_EXTICR3_EXTI9_PH
                                                ((uint16_t)0x0070)
05971 #define SYSCFG_EXTICR3_EXTI9_PI
                                                ((uint16_t)0x0080)
05975 #define SYSCFG EXTICR3 EXTI10 PA
                                                ((uint16_t)0x0000)
05976 #define SYSCFG_EXTICR3_EXTI10_PB
                                                ((uint16_t)0x0100)
05977 #define SYSCFG_EXTICR3_EXTI10_PC
                                                ((uint16_t)0x0200)
05978 #define SYSCFG_EXTICR3_EXTI10_PD
                                                ((uint16_t)0x0300)
05979 #define SYSCFG_EXTICR3_EXTI10_PE
                                                ((uint16_t)0x0400)
05980 #define SYSCFG_EXTICR3_EXTI10_PF
                                                ((uint16_t)0x0500)
05981 #define SYSCFG_EXTICR3_EXTI10_PG
                                                ((uint16_t)0x0600)
05982 #define SYSCFG_EXTICR3_EXTI10_PH
                                                ((uint16_t)0x0700)
05983 #define SYSCFG_EXTICR3_EXTI10_PI
                                                ((uint16_t)0x0800)
05987 #define SYSCFG_EXTICR3_EXTI11_PA
                                                ((uint16_t)0x0000)
05988 #define SYSCFG_EXTICR3_EXTI11_PB
                                                ((uint16_t)0x1000)
05989 #define SYSCFG_EXTICR3_EXTI11_PC
                                                ((uint16_t)0x2000)
05990 #define SYSCFG_EXTICR3_EXTI11_PD
                                                ((uint16_t)0x3000)
05991 #define SYSCFG_EXTICR3_EXTI11_PE
                                                ((uint16_t)0x4000)
05992 #define SYSCFG_EXTICR3_EXTI11_PF
                                                ((uint16_t)0x5000)
05993 #define SYSCFG_EXTICR3_EXTI11_PG
                                                ((uint16_t)0x6000)
05994 #define SYSCFG_EXTICR3_EXTI11_PH
                                                ((uint16_t)0x7000)
05995 #define SYSCFG_EXTICR3_EXTI11_PI
                                                ((uint16 t)0x8000)
05997 /************** Bit definition for SYSCFG_EXTICR4 register **************/
05998 #define SYSCFG_EXTICR4_EXTI12
                                               ((uint16 t)0x000F)
05999 #define SYSCFG_EXTICR4_EXTI13
                                                ((uint16_t)0x00F0)
06000 #define SYSCFG_EXTICR4_EXTI14
                                                ((uint16_t)0x0F00)
06001 #define SYSCFG_EXTICR4_EXTI15
                                                ((uint16_t)0xF000)
06005 #define SYSCFG_EXTICR4_EXTI12_PA
                                                ((uint16_t)0x0000)
06006 #define SYSCFG_EXTICR4_EXTI12_PB
                                                ((uint16_t)0x0001)
06007 #define SYSCFG_EXTICR4_EXTI12_PC
                                                ((uint16 t)0x0002)
06008 #define SYSCFG_EXTICR4_EXTI12_PD
                                                ((uint16_t)0x0003)
06009 #define SYSCFG_EXTICR4_EXTI12_PE
                                                ((uint16_t)0x0004)
06010 #define SYSCFG_EXTICR4_EXTI12_PF
                                                ((uint16_t)0x0005)
06011 #define SYSCFG_EXTICR4_EXTI12_PG
                                                ((uint16_t)0x0006)
06012 #define SYSCFG_EXTICR3_EXTI12_PH
                                                ((uint16_t)0x0007)
06016 #define SYSCFG_EXTICR4_EXTI13_PA
                                                ((uint16_t)0x0000)
06017 #define SYSCFG_EXTICR4_EXTI13_PB
                                                ((uint16_t)0x0010)
06018 #define SYSCFG_EXTICR4_EXTI13_PC
                                                ((uint16_t)0x0020)
06019 #define SYSCFG_EXTICR4_EXTI13_PD
                                                ((uint16_t)0x0030)
06020 #define SYSCFG_EXTICR4_EXTI13_PE
                                                ((uint16_t)0x0040)
06021 #define SYSCFG_EXTICR4_EXTI13_PF
                                                ((uint16_t)0x0050)
06022 #define SYSCFG EXTICR4 EXTI13 PG
                                                ((uint16 t)0x0060)
06023 #define SYSCFG_EXTICR3_EXTI13_PH
                                                ((uint16 t)0x0070)
06027 #define SYSCFG_EXTICR4_EXTI14_PA
                                                ((uint16_t)0x0000)
06028 #define SYSCFG_EXTICR4_EXTI14_PB
                                                ((uint16_t)0x0100)
06029 #define SYSCFG_EXTICR4_EXTI14_PC
                                                ((uint16_t)0x0200)
06030 #define SYSCFG_EXTICR4_EXTI14_PD
                                                ((uint16_t)0x0300)
06031 #define SYSCFG_EXTICR4_EXTI14_PE
                                                ((uint16_t)0x0400)
06032 #define SYSCFG_EXTICR4_EXTI14_PF
                                                ((uint16_t)0x0500)
                                                ((uint16_t)0x0600)
06033 #define SYSCFG_EXTICR4_EXTI14_PG
06034 #define SYSCFG_EXTICR3_EXTI14_PH
                                                ((uint16_t)0x0700)
06038 #define SYSCFG_EXTICR4_EXTI15_PA
                                                ((uint16_t)0x0000)
06039 #define SYSCFG_EXTICR4_EXTI15_PB
                                                ((uint16_t)0x1000)
06040 #define SYSCFG_EXTICR4_EXTI15_PC
                                                ((uint16_t)0x2000)
06041 #define SYSCFG EXTICR4 EXTI15 PD
                                                ((uint16_t)0x3000)
06042 #define SYSCFG_EXTICR4_EXTI15_PE
                                                ((uint16_t)0x4000)
06043 #define SYSCFG_EXTICR4_EXTI15_PF
                                                ((uint16_t)0x5000)
06044 #define SYSCFG_EXTICR4_EXTI15_PG
                                                ((uint16_t)0x6000)
06045 #define SYSCFG_EXTICR3_EXTI15_PH
                                                ((uint16_t)0x7000)
06047 /************* Bit definition for SYSCFG_CMPCR register
                                                                       *******
06048 #define SYSCFG_CMPCR_CMP_PD
                                                ((uint32 t)0x00000001)
```

```
06049 #define SYSCFG_CMPCR_READY
                                           ((uint32_t)0x00000100)
06052 /*
06053 /*
06054 /*
06056 /**************** Bit definition for TIM_CR1 register ********************
06057 #define TIM_CR1_CEN
06058 #define TIM_CR1_UDIS
                                                 ((uint16_t)0x0001)
                                                 ((uint16_t)0x0002)
06059 #define TIM_CR1_URS
06060 #define TIM_CR1_OPM
06061 #define TIM_CR1_DIR
                                                 ((uint16 t)0x0004)
                                                 ((uint16 t)0x0008)
                                                 ((uint16 t)0x0010)
06063 #define TIM_CR1_CMS
06064 #define TIM_CR1_CMS_0
                                                 ((uint16_t)0x0060)
                                                 ((uint16_t)0x0020)
06065 #define TIM_CR1_CMS_1
                                                 ((uint16_t)0x0040)
06067 #define TIM_CR1_ARPE 06069 #define TIM_CR1_CKD
                                                 ((uint16_t)0x0080)
                                                 ((uint16 t)0x0300)
06070 #define TIM_CR1_CKD_0
06071 #define TIM_CR1_CKD_1
                                                ((uint16 t)0x0100)
                                                 ((uint16_t)0x0200)
06073 /***********
                         Bit definition for TIM_CR2 register *************************
06074 #define TIM_CR2_CCPC
                                                 ((uint16_t)0x0001)
06075 #define TIM_CR2_CCUS
                                                 ((uint16_t)0x0004)
06076 #define TIM_CR2_CCDS
06078 #define TIM_CR2_MMS
                                                 ((uint16_t)0x0008)
                                                 ((uint16 t)0x0070)
06079 #define TIM_CR2_MMS_0
06080 #define TIM_CR2_MMS_1
                                                ((uint16_t)0x0010)
                                                ((uint16_t)0x0020)
06081 #define TIM_CR2_MMS_2
                                                 ((uint16_t)0x0040)
06083 #define TIM_CR2_TI1S
                                                ((uint16_t)0x0080)
06084 #define TIM_CR2_OIS1
                                                ((uint16_t)0x0100)
06085 #define TIM_CR2_OIS1N
                                                ((uint16_t)0x0200)
06086 #define TIM_CR2_OIS2
                                                ((uint16 t)0x0400)
06087 #define TIM_CR2_OIS2N
                                                ((uint16_t)0x0800)
06088 #define TIM_CR2_OIS3
                                                 ((uint16_t)0x1000)
((uint16_t)0x0007)
06093 #define TIM_SMCR_SMS
06094 #define TIM_SMCR_SMS_0
                                                 ((uint16_t)0x0001)
06095 #define TIM_SMCR_SMS_1
                                                 ((uint16_t)0x0002)
06096 #define TIM_SMCR_SMS_2
                                                 ((uint16_t)0x0004)
06098 #define TIM_SMCR_TS
                                                 ((uint16_t)0x0070)
06099 #define TIM_SMCR_TS_0
                                                ((uint16 t)0x0010)
06100 #define TIM_SMCR_TS_1
                                                ((uint16 t)0x0020)
06101 #define TIM_SMCR_TS_2
                                                ((uint16_t)0x0040)
06103 #define TIM_SMCR_MSM
                                                ((uint16_t)0x0080)
06105 #define TIM_SMCR_ETF
                                                 ((uint16_t)0x0F00)
06106 #define TIM_SMCR_ETF_0
                                                ((uint16_t)0x0100)
06107 #define TIM_SMCR_ETF_1
                                                ((uint16_t)0x0200)
06108 #define TIM SMCR ETF 2
                                                ((uint16 t)0x0400)
06109 #define TIM_SMCR_ETF_3
                                                ((uint16 t)0x0800)
06111 #define TIM_SMCR_ETPS
                                                ((uint16_t)0x3000)
06112 #define TIM_SMCR_ETPS_0
                                                 ((uint16_t)0x1000)
06113 #define TIM_SMCR_ETPS_1
                                                 ((uint16_t)0x2000)
06115 #define TIM_SMCR_ECE
06116 #define TIM_SMCR_ETP
                                                 ((uint16_t)0x4000)
                                                 ((uint16 t)0x8000)
06119 #define TIM_DIER_UIE
                                                ((uint16_t)0x0001)
06120 #define TIM_DIER_CC1IE
                                                 ((uint16_t)0x0002)
06121 #define TIM_DIER_CC2IE
                                                 ((uint16_t)0x0004)
06122 #define TIM_DIER_CC3IE
                                                ((uint16_t)0x0008)
06123 #define TIM_DIER_CC4IE
06124 #define TIM_DIER_COMIE
                                                ((uint16 t)0x0010)
                                                ((uint16 t)0x0020)
06125 #define TIM_DIER_TIE
                                                ((uint16_t)0x0040)
06126 #define TIM_DIER_BIE
                                                ((uint16_t)0x0080)
06127 #define TIM_DIER_UDE
                                                ((uint16_t)0x0100)
06128 #define TIM_DIER_CC1DE
                                                ((uint16_t)0x0200)
06129 #define TIM DIER CC2DE
                                                ((uint16 t)0x0400)
06130 #define TIM_DIER_CC3DE
                                                ((uint16 t)0x0800)
06131 #define TIM_DIER_CC4DE
                                                ((uint16 t)0x1000)
06132 #define TIM_DIER_COMDE
                                                 ((uint16_t)0x2000)
06133 #define TIM_DIER_TDE
                                                 ((uint16_t)0x4000)
((uint16_t)0x0001)
06136 #define TIM_SR_UIF
06137 #define TIM_SR_CC1IF
                                                 ((uint16 t)0x0002)
06138 #define TIM_SR_CC2IF
06139 #define TIM_SR_CC3IF
                                                 ((uint16_t)0x0004)
                                                 ((uint16_t)0x0008)
06140 #define TIM_SR_CC4IF
                                                 ((uint16_t)0x0010)
06141 #define TIM_SR_COMIF
                                                 ((uint16_t)0x0020)
06142 #define TIM_SR_TIF
                                                 ((uint16_t)0x0040)
06143 #define TIM SR BIF
                                                 ((uint16 t)0x0080)
06144 #define TIM SR CC10F
                                                 ((uint16 t)0x0200)
06145 #define TIM_SR_CC2OF
                                                 ((uint16_t)0x0400)
06146 #define TIM_SR_CC3OF
                                                 ((uint16_t)0x0800)
06147 #define TIM_SR_CC40F
                                                 ((uint16_t)0x1000)
06150 #define TIM_EGR_UG
06151 #define TIM_EGR_CC1G
                                                 ((uint8_t)0x01)
                                                ((uint8 t)0x02)
```

```
06152 #define
              TIM_EGR_CC2G
                                                   ((uint8_t)0x04)
06153 #define
              TIM_EGR_CC3G
                                                   ((uint8_t)0x08)
06154 #define
               TIM_EGR_CC4G
                                                   ((uint8_t)0x10)
06155 #define
              TIM_EGR_COMG
                                                   ((uint8_t)0x20)
06156 #define
               TIM EGR TG
                                                   ((uint8_t)0x40)
06157 #define TIM_EGR_BG
                                                   ((uint8 t)0x80)
06159 /************* Bit definition for TIM_CCMR1 register
06160 #define TIM_CCMR1_CC1S
                                                   ((uint16_t)0x0003)
06161 #define TIM_CCMR1_CC1S_0
                                                   ((uint16_t)0x0001)
06162 #define
              TIM_CCMR1_CC1S_1
                                                   ((uint16_t)0x0002)
06164 #define TIM_CCMR1_OC1FE
                                                   ((uint16 t)0x0004)
               TIM CCMR1 OC1PE
06165 #define
                                                   ((uint16 t)0x0008)
06167 #define
               TIM_CCMR1_OC1M
                                                   ((uint16_t)0x0070)
06168 #define
              TIM_CCMR1_OC1M_0
                                                   ((uint16_t)0x0010)
06169 #define
               TIM_CCMR1_OC1M_1
                                                   ((uint16_t)0x0020)
06170 #define
              TIM_CCMR1_OC1M_2
                                                   ((uint16_t)0x0040)
06172 #define
               TIM_CCMR1_OC1CE
                                                  ((uint16 t)0x0080)
              TIM_CCMR1_CC2S
06174 #define
                                                  ((uint16 t)0x0300)
06175 #define
               TIM_CCMR1_CC2S_0
                                                  ((uint16_t)0x0100)
06176 #define
               TIM_CCMR1_CC2S_1
                                                   ((uint16_t)0x0200)
              TIM_CCMR1_OC2FE
06178 #define
                                                   ((uint16_t)0x0400)
06179 #define
              TIM_CCMR1_OC2PE
                                                   ((uint16_t)0x0800)
              TIM_CCMR1_OC2M
06181 #define
                                                   ((uint16_t)0x7000)
              TIM_CCMR1_OC2M_0
06182 #define
                                                   ((uint16 t)0x1000)
06183 #define
              TIM_CCMR1_OC2M_1
                                                   ((uint16_t)0x2000)
06184 #define
              TIM_CCMR1_OC2M_2
                                                   ((uint16_t)0x4000)
06186 #define
              TIM_CCMR1_OC2CE
                                                   ((uint16_t)0x8000)
06188 /*----
06189
06190 #define
              TIM_CCMR1_IC1PSC
                                                   ((uint16 t)0x000C)
06191 #define TIM_CCMR1_IC1PSC_0
                                                   ((uint16 t)0x0004)
06192 #define
               TIM_CCMR1_IC1PSC_1
                                                   ((uint16_t)0x0008)
06194 #define
              TIM_CCMR1_IC1F
                                                   ((uint16_t)0x00F0)
06195 #define
               TIM_CCMR1_IC1F_0
                                                   ((uint16_t)0x0010)
06196 #define
               TIM_CCMR1_IC1F_1
                                                   ((uint16_t)0x0020)
06197 #define
               TIM_CCMR1_IC1F_2
                                                   ((uint16_t)0x0040)
              TIM_CCMR1_IC1F_3
TIM_CCMR1_IC2PSC
06198 #define
                                                   ((uint16 t)0x0080)
06200 #define
                                                  ((uint16_t)0x0C00)
06201 #define
               TIM_CCMR1_IC2PSC_0
                                                  ((uint16_t)0x0400)
06202 #define
              TIM_CCMR1_IC2PSC_1
                                                   ((uint16_t)0x0800)
06204 #define
              TIM_CCMR1_IC2F
                                                   ((uint16_t)0xF000)
              TIM_CCMR1_IC2F_0
06205 #define
                                                   ((uint16_t)0x1000)
              TIM_CCMR1_IC2F_1
06206 #define
                                                   ((uint16 t)0x2000)
06207 #define
              TIM_CCMR1_IC2F_2
                                                   ((uint16_t)0x4000)
06208 #define TIM_CCMR1_IC2F_3
                                                   ((uint16_t)0x8000)
06210 /********* Bit definition for TIM_CCMR2 register *************************
06211 #define TIM_CCMR2_CC3S
                                                   ((uint16_t)0x0003)
06212 #define TIM_CCMR2_CC3S_0
                                                   ((uint16 t)0x0001)
06213 #define TIM_CCMR2_CC3S_1
                                                   ((uint16 t)0x0002)
06215 #define
               TIM_CCMR2_OC3FE
                                                   ((uint16 t)0x0004)
06216 #define
               TIM_CCMR2_OC3PE
                                                   ((uint16_t)0x0008)
06218 #define
              TIM_CCMR2_OC3M
                                                   ((uint16_t)0x0070)
06219 #define
               TIM_CCMR2_OC3M_0
                                                   ((uint16_t)0x0010)
06220 #define
              TIM_CCMR2_OC3M_1
                                                   ((uint16_t)0x0020)
06221 #define
              TIM_CCMR2_OC3M_2
                                                  ((uint16_t)0x0040)
               TIM_CCMR2_OC3CE
                                                  ((uint16_t)0x0080)
06223 #define
06225 #define
              TIM_CCMR2_CC4S
                                                  ((uint16_t)0x0300)
               TIM_CCMR2_CC4S_0
                                                   ((uint16_t)0x0100)
06226 #define
06227 #define
              TIM_CCMR2_CC4S_1
                                                   ((uint16_t)0x0200)
06229 #define
               TIM CCMR2 OC4FE
                                                   ((uint16_t)0x0400)
                                                   ((uint16_t)0x0800)
06230 #define
              TIM CCMR2 OC4PE
              TIM_CCMR2_OC4M
06232 #define
                                                   ((uint16 t)0x7000)
06233 #define
              TIM_CCMR2_OC4M_0
                                                   ((uint16_t)0x1000)
06234 #define
              TIM_CCMR2_OC4M_1
                                                   ((uint16_t)0x2000)
06235 #define
              TIM_CCMR2_OC4M_2
                                                   ((uint16_t)0x4000)
06237 #define TIM_CCMR2_OC4CE
                                                   ((uint16_t)0x8000)
06239 /*----
06240
06241 #define TIM_CCMR2_IC3PSC
                                                   ((uint16 t)0x000C)
              TIM_CCMR2_IC3PSC_0
06242 #define
                                                   ((uint16_t)0x0004)
06243 #define
              TIM_CCMR2_IC3PSC_1
                                                   ((uint16_t)0x0008)
06245 #define
              TIM_CCMR2_IC3F
                                                   ((uint16_t)0x00F0)
06246 #define
              TIM_CCMR2_IC3F_0
                                                   ((uint16_t)0x0010)
06247 #define
              TIM_CCMR2_IC3F_1
                                                   ((uint16_t)0x0020)
                                                   ((uint16_t)0x0040)
              TIM_CCMR2_IC3F_2
06248 #define
06249 #define
              TIM_CCMR2_IC3F_3
                                                  ((uint16_t)0x0080)
              TIM_CCMR2_IC4PSC
                                                   ((uint16_t)0x0C00)
06251 #define
06252 #define
              TIM_CCMR2_IC4PSC_0
                                                   ((uint16_t)0x0400)
06253 #define
               TIM_CCMR2_IC4PSC_1
                                                   ((uint16_t)0x0800)
              TIM_CCMR2_IC4F
06255 #define
                                                   ((uint16 t)0xF000)
06256 #define
               TIM_CCMR2_IC4F_0
                                                   ((uint16 t)0x1000)
06257 #define
              TIM_CCMR2_IC4F_1
                                                   ((uint16_t)0x2000)
06258 #define
              TIM_CCMR2_IC4F_2
                                                   ((uint16_t)0x4000)
06259 #define
              TIM_CCMR2_IC4F
                                                   ((uint16_t)0x8000)
06262 #define TIM_CCER_CC1E
06263 #define TIM_CCER_CC1P
                                                   ((uint16_t)0x0001)
((uint16_t)0x0002)
```

```
06264 #define TIM_CCER_CC1NE
                                        ((uint16_t)0x0004)
06265 #define TIM_CCER_CC1NP
                                        ((uint16_t)0x0008)
06266 #define
           TIM_CCER_CC2E
                                        ((uint16_t)0x0010)
06267 #define
           TIM CCER CC2P
                                        ((uint16_t)0x0020)
06268 #define
           TIM CCER CC2NE
                                        ((uint16 t)0x0040)
                                        ((uint16_t)0x0080)
           TIM_CCER_CC2NP
06269 #define
06270 #define
           TIM_CCER_CC3E
                                        ((uint16_t)0x0100)
06271 #define
           TIM_CCER_CC3P
                                        ((uint16_t)0x0200
06272 #define TIM_CCER_CC3NE
                                        ((uint16_t)0x0400)
06273 #define
           TIM CCER CC3NP
                                        ((uint16_t)0x0800)
06274 #define TIM_CCER_CC4E
                                        ((uint16 t)0x1000)
06275 #define TIM CCER CC4P
                                        ((uint16 t)0x2000)
06276 #define TIM_CCER_CC4NP
                                        ((uint16_t)0x8000)
06279 #define TIM_CNT_CNT
                                        ((uint16_t)0xFFFF)
06282 #define TIM_PSC_PSC
                                        ((uint16 t)0xFFFF)
06284 /****************** Bit definition for TIM_ARR register *******************
06285 #define TIM_ARR_ARR
                                        ((uint16_t)0xFFFF)
06288 #define TIM_RCR_REP
                                        ((uint8_t)0xFF)
06291 #define TIM CCR1 CCR1
                                        ((uint16 t) 0xFFFF)
06294 #define TIM_CCR2_CCR2
                                        ((uint16_t)0xFFFF)
06296 /*************** Bit definition for TIM_CCR3 register ********************
06297 #define TIM_CCR3_CCR3
                                        ((uint16_t)0xFFFF)
06300 #define TIM_CCR4_CCR4
                                        ((uint16 t)0xFFFF)
06302 /******* Bit definition for TIM_BDTR register ****************************
06303 #define TIM BDTR DTG
                                        ((uint16 t)0x00FF)
06304 #define TIM_BDTR_DTG_0
                                        ((uint16_t)0x0001)
06305 #define TIM_BDTR_DTG_1
                                        ((uint16_t)0x0002)
06306 #define
           TIM_BDTR_DTG_2
                                        ((uint16_t)0x0004)
06307 #define TIM_BDTR_DTG_3
                                        ((uint16_t)0x0008)
06308 #define TIM_BDTR_DTG_4
                                        ((uint16_t)0x0010)
06309 #define TIM BDTR DTG 5
                                        ((uint16 t)0x0020)
06310 #define TIM_BDTR_DTG_6
                                        ((uint16_t)0x0040)
06311 #define
           TIM_BDTR_DTG_7
                                        ((uint16_t)0x0080)
06313 #define TIM_BDTR_LOCK
                                        ((uint16_t)0x0300)
06314 #define
           TIM_BDTR_LOCK_0
                                        ((uint16_t)0x0100)
06315 #define TIM BDTR LOCK 1
                                        ((uint16 t)0x0200)
06317 #define
           TIM BDTR OSSI
                                        ((uint16 t)0x0400)
06318 #define
           TIM_BDTR_OSSR
                                        ((uint16_t)0x0800)
06319 #define
           TIM_BDTR_BKE
                                        ((uint16_t)0x1000)
06320 #define
           TIM_BDTR_BKP
                                        ((uint16_t)0x2000)
06321 #define TIM_BDTR_AOE
                                        ((uint16_t)0x4000)
06322 #define TIM_BDTR_MOE
                                        ((uint16 t)0x8000)
((uint16_t)0x001F)
06325 #define TIM_DCR_DBA
06326 #define TIM_DCR_DBA_0
                                        ((uint16_t)0x0001)
06327 #define TIM_DCR_DBA_1
                                        ((uint16_t)0x0002)
06328 #define
           TIM_DCR_DBA_2
                                        ((uint16_t)0x0004)
06329 #define TIM DCR DBA 3
                                        ((uint16_t)0x0008)
06330 #define TIM_DCR_DBA_4
                                        ((uint16_t)0x0010)
           TIM_DCR_DBL
06332 #define
                                        ((uint16 t)0x1F00)
06333 #define TIM_DCR_DBL_0
                                        ((uint16_t)0x0100)
           TIM_DCR_DBL_1
06334 #define
                                        ((uint16_t)0x0200)
06335 #define TIM_DCR_DBL_2
                                        ((uint16_t)0x0400)
06336 #define TIM_DCR_DBL_3
                                        ((uint16_t)0x0800)
06337 #define TIM_DCR_DBL_4
                                        ((uint.16 t).0x1000)
06340 #define TIM_DMAR_DMAB
                                        ((uint16_t)0xFFFF)
06343 #define TIM_OR_TI4_RMP
                                        ((uint16_t)0x00C0)
06344 #define TIM_OR_TI4_RMP_0
                                        ((uint16_t)0x0040)
06345 #define TIM_OR_TI4_RMP_1
                                        ((uint16 t)0x0080)
06346 #define TIM OR ITR1 RMP
                                        ((uint16 t)0x0C00)
06347 #define TIM_OR_ITR1_RMP_0
                                        ((uint16 t)0x0400)
06348 #define TIM_OR_ITR1_RMP_1
                                        ((uint16_t)0x0800)
06352 /*
06353 /*
            Universal Synchronous Asynchronous Receiver Transmitter
06354 /*
06357 #define USART_SR_PE
                                       ((uint16_t)0x0001)
06358 #define USART_SR_FE
                                        ((uint16_t)0x0002)
06359 #define USART_SR_NE
                                        ((uint16_t)0x0004)
06360 #define USART_SR_ORE
                                        ((uint16_t)0x0008)
06361 #define USART SR IDLE
                                        ((uint16 t)0x0010)
06362 #define USART_SR_RXNE
                                        ((uint16_t)0x0020)
           USART_SR_TC
06363 #define
                                        ((uint16_t)0x0040)
06364 #define
           USART_SR_TXE
                                        ((uint16_t)0x0080)
06365 #define USART_SR_LBD
                                        ((uint16_t)0x0100)
06366 #define USART SR CTS
                                        ((uint16 t)0x0200)
06368 /********* Bit definition for USART_DR register **************************
```

```
06369 #define USART_DR_DR
                                            ((uint16_t)0x01FF)
06372 #define USART_BRR_DIV_Fraction ((uint16_t)0x000F)
06373 #define USART_BRR_DIV_Mantissa
                                           ((uint16 t)0xFFF0)
06375 /****************** Bit definition for USART_CR1 register
06376 #define USART_CR1_SBK
                                           ((uint16 t)0x0001)
06377 #define USART_CR1_RWU
                                            ((uint16_t)0x0002)
06378 #define USART_CR1_RE
                                            ((uint16_t)0x0004)
06379 #define USART_CR1_TE
                                            ((uint16_t)0x0008)
06380 #define USART_CR1_IDLEIE
                                            ((uint16 t)0x0010)
06381 #define USART_CR1_RXNEIE
                                           ((uint16_t)0x0020)
06382 #define USART_CR1_TCIE
                                           ((uint16 t)0x0040)
06383 #define USART_CR1_TXEIE
                                           ((uint16_t)0x0080)
06384 #define USART_CR1_PEIE
                                           ((uint16_t)0x0100)
06385 #define
            USART_CR1_PS
                                            ((uint16_t)0x0200)
06386 #define USART_CR1_PCE
                                            ((uint16_t)0x0400)
06387 #define USART_CR1_WAKE
                                            ((uint16 t)0x0800)
06388 #define USART_CR1_M
                                            ((uint16 t)0x1000)
06389 #define USART_CR1_UE
                                           ((uint16_t)0x2000)
06390 #define USART_CR1_OVER8
                                            ((uint16 t)0x8000)
06393 #define USART_CR2_ADD
                                            ((uint16_t)0x000F)
06394 #define USART_CR2_LBDL
                                            ((uint16 t)0x0020)
06395 #define USART_CR2_LBDIE
                                            ((uint16 t)0x0040)
06396 #define USART_CR2_LBCL
                                            ((uint16_t)0x0100)
06397 #define USART_CR2_CPHA
                                            ((uint16_t)0x0200)
06398 #define USART_CR2_CPOL
                                            ((uint16_t)0x0400)
06399 #define USART_CR2_CLKEN
                                           ((uint16_t)0x0800)
06401 #define USART_CR2_STOP
                                           ((uint16_t)0x3000)
06402 #define USART_CR2_STOP_0
                                           ((uint16 t)0x1000)
06403 #define USART CR2 STOP 1
                                           ((uint16 t)0x2000)
06405 #define USART_CR2_LINEN
                                            ((uint16_t)0x4000)
06407 /**************** Bit definition for USART_CR3 register
06408 #define USART_CR3_EIE
                                            ((uint16_t)0x0001)
06409 #define USART_CR3_IREN
                                            ((uint16_t)0x0002)
06410 #define USART_CR3_IRLP
                                            ((uint16_t)0x0004)
06411 #define USART CR3 HDSEL
                                            ((uint16 t)0x0008)
06412 #define USART_CR3_NACK
                                           ((uint16_t)0x0010)
06413 #define USART_CR3_SCEN
                                            ((uint16_t)0x0020)
06414 #define USART_CR3_DMAR
                                            ((uint16_t)0x0040)
06415 #define USART_CR3_DMAT
                                            ((uint16_t)0x0080)
06416 #define USART_CR3_RTSE
                                           ((uint16 t)0x0100)
06417 #define USART_CR3_CTSE
                                           ((uint16 t)0x0200)
06418 #define USART_CR3_CTSIE
                                           ((uint16_t)0x0400)
06419 #define USART_CR3_ONEBIT
                                            ((uint16_t)0x0800)
06422 #define USART_GTPR_PSC
                                          ((uint16_t)0x00FF)
06423 #define USART_GTPR_PSC_0
                                            ((uint16 t)0x0001)
06424 #define USART GTPR PSC 1
                                           ((uint16 t)0x0002)
06425 #define USART_GTPR_PSC_2
                                           ((uint16 t)0x0004)
06426 #define USART_GTPR_PSC_3
                                           ((uint16_t)0x0008)
06427 #define USART_GTPR_PSC_4
                                           ((uint16_t)0x0010)
06428 #define USART_GTPR_PSC_5
                                           ((uint16_t)0x0020)
06429 #define USART_GTPR_PSC_6
                                           ((uint16_t)0x0040)
06430 #define USART_GTPR_PSC_7
                                           ((uint16 t)0x0080)
06432 #define USART GTPR GT
                                           ((uint16 t)0xFF00)
06435 /*
06436 /*
                              Window WATCHDOG
06437 /*
06439 /************ Bit definition for WWDG CR register ************************
06440 #define WWDG_CR_T
                                           ((uint8_t)0x7F)
06441 #define WWDG_CR_T0
                                            ((uint8_t)0x01)
06442 #define WWDG_CR_T1
                                            ((uint8_t)0x02)
06443 #define WWDG_CR_T2
                                            ((uint8_t)0x04)
06444 #define WWDG_CR_T3
                                            ((uint8_t)0x08)
06445 #define WWDG CR T4
                                            ((uint8 t)0x10)
06446 #define WWDG_CR_T5
                                            ((uint8 t)0x20)
06447 #define WWDG_CR_T6
                                            ((uint8_t)0x40)
06449 #define WWDG_CR_WDGA
                                            ((uint8_t)0x80)
06452 #define WWDG_CFR_W
                                            ((uint16_t)0x007F)
06453 #define WWDG CFR W0
                                            ((uint16 t)0x0001)
06454 #define WWDG_CFR_W1
                                            ((uint16_t)0x0002)
06455 #define WWDG_CFR_W2
                                            ((uint16_t)0x0004)
06456 #define WWDG_CFR_W3
                                            ((uint16_t)0x0008)
06457 #define WWDG_CFR_W4
                                            ((uint16_t)0x0010)
06458 #define WWDG_CFR_W5
                                            ((uint16_t)0x0020)
06459 #define WWDG CFR W6
                                            ((uint16 t)0x0040)
06461 #define WWDG CFR WDGTB
                                           ((uint16 t)0x0180)
06462 #define WWDG_CFR_WDGTB0
                                           ((uint16_t)0x0080)
06463 #define WWDG_CFR_WDGTB1
                                            ((uint16_t)0x0100)
06465 #define WWDG_CFR_EWI
                                           ((uint16_t)0x0200)
06468 #define WWDG SR EWIF
                                           ((uint8 t)0x01)
```

```
06472 /*
06473 /*
                                    DBG
06474 /*
06476 /****************** Bit definition for DBGMCU_IDCODE register ***********/
06477 #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
06478 #define DBGMCU_IDCODE_REV_ID
                                              ((uint32_t)0xFFFF0000)
06481 #define DBGMCU_CR_DBG_SLEEP
                                              ((uint32_t)0x0000001)
06482 #define DBGMCU_CR_DBG_STOP
                                              ((uint32_t)0x00000002)
                                              ((uint32 t)0x00000004)
06483 #define DBGMCU CR DBG STANDBY
06484 #define DBGMCU_CR_TRACE_IOEN
                                              ((uint32 t)0x00000020)
06485
06486 #define DBGMCU_CR_TRACE_MODE
                                              ((uint32_t)0x000000C0)
                                     ((uint32_t)0x00000040)
06487 #define DBGMCU_CR_TRACE_MODE_0
                                              ((mint32 t) 0x00000080)
06488 #define DBGMCU CR TRACE MODE 1
06490 /****************** Bit definition for DBGMCU_APB1_FZ register
                                                                  **********
06491 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
                                                  ((uint32_t)0x00000002)
06492 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP
06493 #define
             DBGMCU_APB1_FZ_DBG_TIM4_STOP
                                                  ((uint32_t)0x00000004)
06494 #define
             DBGMCU_APB1_FZ_DBG_TIM5_STOP
                                                 ((uint32_t)0x00000008)
                                                 ((uint32_t)0x00000010)
06495 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP
                                                 ((uint32_t)0x00000020)
((uint32_t)0x00000040)
06496 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP 06497 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP
06498 #define
                                                  ((uint32_t)0x00000080)
             DBGMCU_APB1_FZ_DBG_TIM13_STOP
06499 #define
             DBGMCU_APB1_FZ_DBG_TIM14_STOP
                                                  ((uint32_t)0x00000100)
06500 #define DBGMCU_APB1_FZ_DBG_RTC_STOP
                                                  ((uint32_t)0x00000400)
06501 #define
             DBGMCU_APB1_FZ_DBG_WWDG_STOP
                                                  ((uint32_t)0x00000800)
                                                  ((uint32_t)0x00001000)
06502 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP
06503 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
                                                  ((uint32_t)0x00200000)
06504 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
                                                  ((uint32_t)0x00400000)
06505 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
                                                  ((uint32_t)0x00800000)
06506 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP
                                                  ((uint32_t)0x02000000)
06507 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP
                                                  ((uint32 t)0x04000000)
06508 /* Old IWDGSTOP bit definition, maintained for legacy purpose */
06509 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
06509 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP
06511 /***************** Bit definition for DBGMCU APB2 FZ register
06512 #define DBGMCU_APB1_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
06513 #define DBGMCU_APB1_FZ_DBG_TIM8_STOP
                                              ((uint32_t)0x00000002)
                                         ((uint32_t)0x00010000)
((uint32_t)0x00020000)
06514 #define DBGMCU_APB1_FZ_DBG_TIM9_STOP
06515 #define DBGMCU APB1 FZ DBG TIM10 STOP
06516 #define DBGMCU_APB1_FZ_DBG_TIM11_STOP
                                              ((uint32_t)0x00040000)
06519 /*
06520 /*
                     Ethernet MAC Registers bits definitions
06521 /*
06523 /* Bit definition for Ethernet MAC Control Register register */
06527 #define ETH_MACCR_IFG_96Bit
                                ((uint32_t)0x00000000) /* Minimum IFG between frames during
     transmission is 96Bit */
      #define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during
     transmission is 88Bit */
06529
      #define ETH_MACCR_IFG_80Bit
                                  ((uint32_t)0x00040000) /* Minimum IFG between frames during
    transmission is 80Bit */
      #define ETH_MACCR_IFG_72Bit
06530
                                  ((uint32 t)0x00060000) /* Minimum IFG between frames during
     transmission is 72Bit */
06531
       #define ETH_MACCR_IFG_64Bit
                                    ((uint32_t)0x00080000) /* Minimum IFG between frames during
     transmission is 64Bit */
06532 #define ETH_MACCR_IFG_56Bit
                                    ((uint32_t)0x000A0000) /* Minimum IFG between frames during
     transmission is 56Bit */
06533 #define ETH_MACCR_IFG_48Bit
                                    ((uint32 t)0x000C0000) /* Minimum IFG between frames during
    transmission is 48Bit */
06534 #define ETH_MACCR_IFG_40Bit
                                    ((uint32_t)0x000E0000) /* Minimum IFG between frames during
     transmission is 40Bit */
06535 #define ETH_MACCR_CSD
                             ((uint32_t)0x00010000) /\star Carrier sense disable (during transmission) \star/
                             ((uint32_t)0x00004000) /* Fast ethernet speed */
06536 #define ETH_MACCR_FES
06537 #define ETH_MACCR_ROD
                             ((uint32_t)0x00002000) /* Receive own disable */
                             06538 #define ETH_MACCR_LM
06539 #define ETH_MACCR_DM
06540 #define ETH_MACCR_IPCO
06541 #define ETH_MACCR_RD
                             ((uint32_t)0x00000200) /* Retry disable */
                             06542 #define ETH_MACCR_APCS
06543 #define ETH_MACCR_BL
     time delays before rescheduling
06544
                                                       a transmission attempt during retries after a
     collision: 0 = < r < 2^k */
06545 #define ETH_MACCR_BL_10
                                ((uint32_t)0x00000000) /* k = min (n, 10) */
06546
       #define ETH_MACCR_BL_8
                                ((uint32_t)0x00000020)
                                                     /* k = min (n, 8) */
                                ((uint32_t)0x00000040)    /* k = min (n, 4) */
((uint32_t)0x00000060)    /* k = min (n, 1) */
06547 #define ETH_MACCR_BL_4
       #define ETH_MACCR_BL_1
06548
06549 #define ETH_MACCR_DC
                             ((uint32_t)0x00000010) /* Defferal check */
```

```
06550 #define ETH_MACCR_TE
06551 #define ETH MACCR RE
06552
06553 /* Bit definition for Ethernet MAC Frame Filter Register */
06554 #define ETH MACFFR RA
                                           ((uint32_t)0x80000000) /* Receive all */
06555 #define ETH_MACFFR_HPF
                                            ((uint32_t)0x00000400)
                                                                            /* Hash or perfect filter */
06556 #define ETH_MACFFR_SAF
                                            ((uint32_t)0x00000200)
                                                                            /* Source address filter enable */
06557 #define ETH_MACFFR_SAIF
                                            ((uint32_t)0x00000100)
                                                                            /* SA inverse filtering */
06558 #define ETH_MACFFR_PCF
                                            ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */
06559
          #define ETH MACFFR PCF BlockAll
                                                                            ((uint32_t)0x00000040) /* MAC filters all control
       frames from reaching the application \star/
06560
          #define ETH MACFFR PCF ForwardAll
                                                                           ((uint32 t)0x00000080) /* MAC forwards all control
       frames to application even if they fail the Address Filter */
          #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x00000000) /* MAC forwards control
       frames that pass the Address Filter. */
                                                                            /* Broadcast frame disable */
06562 #define ETH_MACFFR_BFD ((uint32_t)0x00000020)
06563 #define ETH MACFFR PAM
                                            ((uint32\_t)0x00000010) /* Pass all mutlicast */
                                            ((uint32_t)0x00000008) /* Tass all multicast */
((uint32_t)0x00000008) /* DA Inverse filtering */
((uint32_t)0x00000004) /* Hash multicast */
06564 #define ETH MACFFR DAIF
06565 #define ETH_MACFFR_HM
                                            ((uint32_t)0x00000002) /* Hash unicast */
06566 #define ETH_MACFFR_HU
06567 #define ETH_MACFFR_PM
                                            ((uint32_t)0x00000001) /* Promiscuous mode */
06568
06569 /* Bit definition for Ethernet MAC Hash Table High Register */
06570 #define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high */
06571
06572 /* Bit definition for Ethernet MAC Hash Table Low Register */
06573 #define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low */
06574
06575 /\star Bit definition for Ethernet MAC MII Address Register \star/
06576 #define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */
06577 #define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */
06578 #define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */
                                                                             /* CR clock range: 6 cases */
       #define ETH_MACMITAR_CR ((uint32_t)0x0000001t) /* CR Clock Fange: 6 Cases */

#define ETH_MACMITAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-100 MHz; MDC clock= HCLK/42 */

#define ETH_MACMITAR_CR_Div62 ((uint32_t)0x00000004) /* HCLK:100-150 MHz; MDC clock= HCLK/62 */

#define ETH_MACMITAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */

#define ETH_MACMITAR_CR_Div26 ((uint32_t)0x00000000) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */

#define ETH_MACMITAR_CR_Div102 ((uint32_t)0x00000010) /* HCLK:150-168 MHz; MDC clock= HCLK/102 */
06579
06580
06581
06582
06583
06586
06587 /* Bit definition for Ethernet MAC MII Data Register */
06588 #define ETH MACMITDR MD ((uint32 t)0x0000FFFF) /* MTT data: read/write data from/to PHY */
06590 /\star Bit definition for Ethernet MAC Flow Control Register \star/
         /* Bit definition for Ethernet MAC Flow Control Register */
#define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */
#define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */
#define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */
#define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */
#define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */
#define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */
#define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */
#define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */
06591 #define ETH_MACFCR_PT
06592 #define ETH_MACFCR_ZQPD
06593 #define ETH_MACFCR_PLT
06594
06595
06597
06598 \ \texttt{\#define ETH\_MACFCR\_UPFD} \qquad ((\texttt{uint32\_t}) \ \texttt{0x000000008}) \quad /* \ \texttt{Unicast pause frame detect } \star / \ \texttt{Unicast pause frame detect} 
06599 #define ETH_MACFCR_RFCE
                                            ((uint32_t)0x00000004) /* Receive flow control enable */
06600 #define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */
06601 #define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate */
06603 /* Bit definition for Ethernet MAC VLAN Tag Register */
06604 #define ETH_MACVLANTR_VLANTC ((uint32_t))x000000000  /* 12-bit VLAN tag comparison */
06605 #define ETH_MACVLANTR_VLANTI ((uint32_t))0x0000FFFF)  /* VLAN tag identifier (for receive frames) */
06606
06607 /\star Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register \star/
06608 #define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data */
06609 /* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
            Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers.
06610
06611 /* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
            Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
06612
            Wake-UpFrame Filter Req2 : Filter 2 Byte Mask
06613
            Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
            Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - RSVD - Filter1 Command - RSVD - Filter0 Command
06615
06616
            Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
06617
06618
06619
            Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
06620
06621 /\star Bit definition for Ethernet MAC PMT Control and Status Register \star/
06622 #define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */
                                                                                 /* Global Unicast */
06623 #define ETH MACPMTCSR GU
                                                ((uint32_t)0x00000200)
06624 #define ETH_MACPMTCSR_WFR
                                                                                 /* Wake-Up Frame Received */
                                                ((uint32 t)0x00000040)
06625 #define ETH_MACPMTCSR_MPR
                                                                                 /* Magic Packet Received */
                                                ((uint32_t)0x00000020)
                                                                                 /* Wake-Up Frame Enable */
06626 #define ETH_MACPMTCSR_WFE
                                                ((uint32_t)0x00000004)
06627 #define ETH_MACPMTCSR_MPE
                                                ((uint32_t)0x00000002)
                                                                                 /* Magic Packet Enable */
06628 #define ETH_MACPMTCSR_PD
                                                ((uint32_t)0x00000001)
                                                                                 /* Power Down */
06629
06630 /* Bit definition for Ethernet MAC Status Register */
06631 #define ETH_MACSR_TSTS
                                              ((uint32_t)0x00000200) /* Time stamp trigger status */
```

```
06632 #define ETH_MACSR_MMCTS
                                  ((uint32_t)0x00000040) /* MMC transmit status */
                                  ((uint32_t)0x00000020) /* MMC receive status */
((uint32_t)0x00000010) /* MMC status */
06633 #define ETH_MACSR_MMMCRS
06634 #define ETH_MACSR_MMCS
                                  ((uint32 t)0x00000008) /* PMT status */
06635 #define ETH MACSR PMTS
06636
06637 /* Bit definition for Ethernet MAC Interrupt Mask Register */
                                  ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */
((uint32_t)0x000000000 /* PMT interrupt mask */
06638 #define ETH_MACIMR_TSTIM
06639 #define ETH_MACIMR_PMTIM
06640
06641 /\star Bit definition for Ethernet MAC Address0 High Register \star/
                                  ((uint32_t)0x0000FFFF) /* MAC address0 high */
06642 #define ETH_MACAOHR_MACAOH
06643
06644 /* Bit definition for Ethernet MAC Address0 Low Register */
06645 #define ETH_MACAOLR_MACAOL ((uint32_t)0xFFFFFFFF) /* MAC address0 low */
06646
06647 /\star Bit definition for Ethernet MAC Address1 High Register \star/
06648 #define ETH_MACA1HR_AE
                               ((uint32_t)0x80000000) /* Address enable */
06649 #define ETH_MACA1HR_SA
                                   ((uint32_t)0x40000000)
                                                          /* Source address */
                                   ((uint32_t)0x3F000000)
                                                          /* Mask byte control: bits to mask for comparison
06650 #define ETH_MACA1HR_MBC
     of the MAC Address bytes */
       #define ETH_MACA1HR_MBC_HBits15_8
06651
                                             ((uint32 t) 0x20000000) /* Mask MAC Address high reg bits
      [15:8] */
06652
       #define ETH MACA1HR MBC HBits7 0
                                             ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0]
06653
       #define ETH_MACA1HR_MBC_LBits31_24
                                             ((uint32_t)0x08000000) /* Mask MAC Address low reg bits
     [31:24] */
06654
       #define ETH_MACA1HR_MBC_LBits23_16
                                             ((uint32_t)0x04000000) /* Mask MAC Address low reg bits
      [23:16] */
06655
       #define ETH_MACA1HR_MBC_LBits15_8
                                             ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8]
06656
       #define ETH MACA1HR MBC LBits7 0
                                             ((uint32 t)0x01000000) /* Mask MAC Address low reg bits [7:0]
06657 #define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high */
06658
06659 /\star Bit definition for Ethernet MAC Address1 Low Register \star/
06660 #define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low */
06661
06662 /* Bit definition for Ethernet MAC Address2 High Register */
                                 ((uint32_t)0x80000000) /* Address enable */
06663 #define ETH_MACA2HR_AE
06664 #define ETH_MACA2HR_SA
                                   ((uint32_t)0x40000000) /* Source address */
06665 #define ETH_MACA2HR_MBC
                                   ((uint32_t)0x3F000000)
                                                          /* Mask byte control */
       #define ETH_MACA2HR_MBC_HBits15_8
                                             ((uint32 t) 0x20000000) /* Mask MAC Address high reg bits
06666
     [15:8] */
06667
       #define ETH_MACA2HR_MBC_HBits7_0
                                             ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0]
06668
       #define ETH_MACA2HR_MBC_LBits31_24
                                             ((uint32_t)0x08000000) /* Mask MAC Address low reg bits
     [31:24] */
06669
       #define ETH_MACA2HR_MBC_LBits23_16
                                             ((uint32_t)0x04000000) /* Mask MAC Address low reg bits
     [23:16] */
06670
       #define ETH MACA2HR MBC LBits15 8
                                             ((uint32 t)0x02000000) /* Mask MAC Address low reg bits [15:8]
06671
       #define ETH_MACA2HR_MBC_LBits7_0
                                             ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70]
06672 \#define ETH\_MACA2HR\_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high */
06673
06674 /* Bit definition for Ethernet MAC Address2 Low Register */
06675 #define ETH_MACA2LR_MACA2L ((uint32_t)0xffffffff) /* MAC address2 low */
06676
06677 /* Bit definition for Ethernet MAC Address3 High Register */
06678 #define ETH_MACA3HR_AE
                                   ((uint32_t)0x80000000) /* Address enable */
06679 #define ETH_MACA3HR_SA
                                   ((uint32_t)0x40000000) /* Source address */
                                   ((uint32_t)0x3F000000)
                                                          /* Mask byte control */
06680 #define ETH MACA3HR MBC
                                                                    /* Mask MAC Address high reg bits
06681
        #define ETH_MACA3HR_MBC_HBits15_8
                                             ((uint32_t)0x20000000)
     [15:8] */
06682
        #define ETH_MACA3HR_MBC_HBits7_0
                                             ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0]
       #define ETH_MACA3HR_MBC_LBits31_24
06683
                                             ((uint32_t)0x08000000) /* Mask MAC Address low reg bits
     [31:24] */
       #define ETH_MACA3HR_MBC_LBits23_16
06684
                                             ((uint32 t)0x04000000) /* Mask MAC Address low reg bits
     [23:16] */
06685
       #define ETH_MACA3HR_MBC_LBits15_8
                                             ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8]
06686
       #define ETH_MACA3HR_MBC_LBits7_0
                                             ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70]
06687 #define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high */
06689 /* Bit definition for Ethernet MAC Address3 Low Register */
06690 #define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low */
06691
Ethernet MMC Registers bits definition
06693 /*
06696 /* Bit definition for Ethernet MMC Contol Register */
06697 #define ETH_MMCCR_MCFHP ((uint32_t))x00000020) /* MMC counter Full-Half preset */
06698 #define ETH_MMCCR_MCP ((uint32_t))x00000010) /* MMC counter preset */
06699 #define ETH MMCCR MCF
                                  ((uint32_t)0x00000008) /* MMC Counter Freeze */
```

```
06700 #define ETH_MMCCR_ROR
06701 #define ETH_MMCCR_CSR
06702 #define ETH_MMCCR_CR
06703
06704 /* Bit definition for Ethernet MMC Receive Interrupt Register */
                                                            ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter
06705 #define ETH MMCRIR RGUFS
          reaches half the maximum value */
06706 #define ETH_MMCRIR_RFAES
                                                            ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches
         half the maximum value */
06707 #define ETH_MMCRIR_RFCES
                                                            ((uint32 t)0x00000020) /* Set when Rx crc error counter reaches half the
         maximum value */
06708
06709 /* Bit definition for Ethernet MMC Transmit Interrupt Register */
                                                            ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches
06710 #define ETH_MMCTIR_TGFS
          half the maximum value */
06711 #define ETH_MMCTIR_TGFMSCS
                                                             ((uint32\_t)0x00008000) /* Set when Tx good multi col counter reaches
         half the maximum value */
06712 #define ETH_MMCTIR_TGFSCS
                                                            ((uint32 t)0x00004000) /* Set when Tx good single col counter reaches
         half the maximum value */
06713
06714 /\star Bit definition for Ethernet MMC Receive Interrupt Mask Register \star/
06715 #define ETH_MMCRIMR_RGUFM
                                                           ((uint32\_t)0x00020000) /* Mask the interrupt when Rx good unicast frames
          counter reaches half the maximum value */
06716 #define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment
          error counter reaches half the maximum value */
06717 #define ETH_MMCRIMR_RFCEM
                                                           ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter
          reaches half the maximum value \star/
06718
06719 /\star Bit definition for Ethernet MMC Transmit Interrupt Mask Register \star/
06720 #define ETH_MMCTIMR_TGFM
                                                          ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count
          counter reaches half the maximum value */
06721 #define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col
          counter reaches half the maximum value \star/
06722 \ \# define \ ETH\_MMCTIMR\_TGFSCM \qquad ((uint32\_t)0x00004000) \quad /* \ Mask \ the \ interrupt \ when \ Tx \ good \ single \ collaboration \ for \ define \ 
          counter reaches half the maximum value \star/
06723
06724 /\star Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register \star/
06725 #define ETH_MMCTGFSCCR_TGFSCC
                                                                    ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames
          after a single collision in Half-duplex mode. */
06726
06727 /* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter
          Register */
06728 #define ETH MMCTGFMSCCR TGFMSCC
                                                                 ((uint32 t)0xFFFFFFFF)
                                                                                                             /* Number of successfully transmitted frames
         after more than a single collision in Half-duplex mode. */
06730 /* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
06731 #define ETH_MMCTGFCR_TGFC
                                                          ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. */
06732
06733 /* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
06734 #define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. */
06736 /\star Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register \star/
06737 #define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment
          (dribble) error */
06738
06739 /* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
06740 #define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. */
06741
06743 /*
                                      Ethernet PTP Registers bits definition
06745
06746 /* Bit definition for Ethernet PTP Time Stamp Contol Register \star/
                                                              ((uint32_t))0x00030000) /* Time stamp clock node type */
((uint32_t))0x0008000) /* Time stamp snapshot for message relevant to
06747 #define ETH_PTPTSCR_TSCNT
06748 #define ETH_PTPTSSR_TSSMRME
         master enable */
06749 #define ETH_PTPTSSR_TSSEME
                                                                 ((uint32_t)0x00004000) /* Time stamp snapshot for event message
          enable */
06750 #define ETH_PTPTSSR_TSSIPV4FE
                                                                ((uint32 t)0x00002000) /* Time stamp snapshot for IPv4 frames enable
06751 #define ETH_PTPTSSR_TSSIPV6FE
                                                                 ((uint32_t)0x00001000) /* Time stamp snapshot for IPv6 frames enable
06752 \ \# define \ ETH\_PTPTSSR\_TSSPTPOEFE \quad ((uint32\_t)0x00000800) \quad /* \ Time \ stamp \ snapshot \ for \ PTP \ over \ ethernet \ for \ eth
          frames enable */
06753 #define ETH_PTPTSSR_TSPTPPSV2E ((uint32_t)0x00000400) /* Time stamp PTP packet snooping for version2
          format enable */
                                                                 06754 #define ETH_PTPTSSR_TSSSR
06755 #define ETH_PTPTSSR_TSSARFE
          enable */
06756
06757 #define ETH PTPTSCR TSARU
                                                            ((uint32_t)0x00000020) /* Addend register update */
06758 #define ETH_PTPTSCR_TSITE
                                                            ((uint32_t)0x00000010)
                                                                                                     /* Time stamp interrupt trigger enable */
                                                                                                     /* Time stamp update */
06759 #define ETH_PTPTSCR_TSSTU
                                                            ((uint32_t)0x00000008)
06760 #define ETH_PTPTSCR_TSSTI
                                                             ((uint32_t)0x00000004)
                                                                                                      /* Time stamp initialize */
06761 #define ETH_PTPTSCR_TSFCU
                                                            ((uint32_t)0x00000002)
                                                                                                     /\star Time stamp fine or coarse update \star/
                                                                                                     /* Time stamp enable */
06762 #define ETH PTPTSCR TSE
                                                            ((uint32 t)0x00000001)
06763
```

```
06764 /* Bit definition for Ethernet PTP Sub-Second Increment Register */
06765 #define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value */
06766
06767 /\star Bit definition for Ethernet PTP Time Stamp High Register \star/
06768 #define ETH PTPTSHR STS
                                    ((uint32 t) 0xFFFFFFFF) /* System Time second */
06769
06770 /* Bit definition for Ethernet PTP Time Stamp Low Register */
06771 #define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */
06772 #define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds */
06773
06774 /\star Bit definition for Ethernet PTP Time Stamp High Update Register \star/
06775 #define ETH_PTPTSHUR_TSUS
                                   ((uint32 t)0xFFFFFFFF) /* Time stamp update seconds */
06776
06777 /* Bit definition for Ethernet PTP Time Stamp Low Update Register */
06778 #define ETH_PTPTSLUR_TSUBNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */
06779 #define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds */
06780
06781 /\star Bit definition for Ethernet PTP Time Stamp Addend Register \star/
                                   ((uint32_t)0xFFFFFFFF) /* Time stamp addend */
06782 #define ETH_PTPTSAR_TSA
06784 /\star Bit definition for Ethernet PTP Target Time High Register \star/
06785 #define ETH_PTPTTHR_TTSH
                                    ((uint32_t)0xFFFFFFFF) /* Target time stamp high */
06786
06787 /\star Bit definition for Ethernet PTP Target Time Low Register \star/
06788 #define ETH_PTPTTLR_TTSL
                                   ((uint32_t)0xFFFFFFFF) /* Target time stamp low */
06790 /\star Bit definition for Ethernet PTP Time Stamp Status Register \star/
06791 #define ETH_PTPTSSR_TSTTR ((uint32_t)0x00000020) /* Time stamp target time reached */ 06792 #define ETH_PTPTSSR_TSSO ((uint32_t)0x00000010) /* Time stamp seconds overflow */
06793
Ethernet DMA Registers bits definition
06797
06798 /\star Bit definition for Ethernet DMA Bus Mode Register \star/
                               06799 #define ETH_DMABMR_AAB
06800 #define ETH_DMABMR_FPM
                                    ((uint32_t)0x00800000) /* Use separate PBL */
((uint32_t)0x007E0000) /* RxDMA PBL */
06801 #define ETH_DMABMR_USP
06802 #define ETH_DMABMR_RDP
       #define ETH_DMABMR_RDP_1Beat
                                          ((uint32_t)0x00020000) /* maximum number of beats to be transferred
      in one RxDMA transaction is 1 \star/
       #define ETH_DMABMR_RDP_2Beat
06804
                                          ((uint32 t)0x00040000) /* maximum number of beats to be transferred
      in one RxDMA transaction is 2 */
06805
       #define ETH_DMABMR_RDP_4Beat
                                          ((uint32_t)0x00080000) /* maximum number of beats to be transferred
      in one RxDMA transaction is 4 \star/
06806
        #define ETH_DMABMR_RDP_8Beat
                                          ((uint32_t)0x00100000) /* maximum number of beats to be transferred
      in one RxDMA transaction is 8 \star/
06807
       #define ETH_DMABMR_RDP_16Beat
                                          ((uint32_t)0x00200000) /* maximum number of beats to be transferred
      in one RxDMA transaction is 16 */
06808
       #define ETH DMABMR RDP 32Beat
                                         ((uint32 t)0x00400000) /* maximum number of beats to be transferred
      in one RxDMA transaction is 32 */
        #define ETH_DMABMR_RDP_4xPBL_4Beat
                                               ((uint32_t)0x01020000) /* maximum number of beats to be
      transferred in one RxDMA transaction is 4 \star/
06810
       #define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be
     transferred in one RxDMA transaction is 8 */
       #define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be
06811
      transferred in one RxDMA transaction is 16 \star/
        06812
      transferred in one RxDMA transaction is 32 \star/
06813
        \#define ETH\_DMABMR\_RDP\_4xPBL\_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be
     transferred in one RxDMA transaction is 64 */
06814 #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
                              06815 #define ETH_DMABMR_FB
06816 #define ETH_DMABMR_RTPR
      #define ETH_DMABMR_RTPR_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_2 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_3 ((uint32_t)0x00004000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_3 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
06817
06818
06819
06820
                                  ((uint32_t)0x00003F00)
06821 #define ETH_DMABMR_PBL
                                                          /* Programmable burst length */
       #define ETH_DMABMR_PBL_1Beat
                                         ((uint32_t)0x00000100) /* maximum number of beats to be transferred
      in one TxDMA (or both) transaction is 1 \star/
06823
       #define ETH_DMABMR_PBL_2Beat
                                         ((uint32_t)0x00000200) /* maximum number of beats to be transferred
      in one TxDMA (or both) transaction is 2 */
        #define ETH_DMABMR_PBL_4Beat
                                         ((uint32_t)0x00000400) /* maximum number of beats to be transferred
06824
      in one TxDMA (or both) transaction is 4 */
06825
        #define ETH_DMABMR_PBL_8Beat
                                         ((uint32_t)0x00000800) /* maximum number of beats to be transferred
      in one TxDMA (or both) transaction is 8 */
06826
        \#define ETH\_DMABMR\_PBL\_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred
      in one TxDMA (or both) transaction is 16 */
       #define ETH DMABMR PBL 32Beat ((uint32 t)0x00002000) /* maximum number of beats to be transferred
06827
      in one TxDMA (or both) transaction is 32 \star/
       #define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be
     transferred in one TxDMA (or both) transaction is 4 \star/
06829
       \texttt{\#define ETH\_DMABMR\_PBL\_4xPBL\_8Beat} \qquad ((\texttt{uint32\_t}) \, \texttt{0x01000200}) \quad / \star \, \texttt{maximum number of beats to be}
     transferred in one TxDMA (or both) transaction is 8 \star/
       #define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be
```

7.24 stm32f4xx.h 1223

```
transferred in one TxDMA (or both) transaction is 16 \star/
       transferred in one TxDMA (or both) transaction is 32 \star/
      06832
     transferred in one TxDMA (or both) transaction is 64 \star/
       #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be
06833
     transferred in one TxDMA (or both) transaction is 128 \star/
06834 #define ETH_DMABMR_EDE
                                 ((uint32_t)0x00000080) /* Enhanced Descriptor Enable */
06835 #define ETH_DMABMR_DSL
                                   ((uint32_t)0x0000007C) /* Descriptor Skip Length */
06836 #define ETH DMABMR DA
                                   ((uint32_t)0x00000002) /\star DMA arbitration scheme \star/
06837 #define ETH DMABMR SR
                                  ((uint32 t)0x00000001) /* Software reset */
06838
06839 /\star Bit definition for Ethernet DMA Transmit Poll Demand Register \star/
                                 ((uint32_t)0xFFFFFFFF) /* Transmit poll demand */
06840 #define ETH_DMATPDR_TPD
06841
06842 /\star Bit definition for Ethernet DMA Receive Poll Demand Register \star/
06843 #define ETH_DMARPDR_RPD
                                ((uint32_t)0xFFFFFFFF) /* Receive poll demand */
06844
06845 /\star Bit definition for Ethernet DMA Receive Descriptor List Address Register \star/
06846 #define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list */
06847
06848 /\star Bit definition for Ethernet DMA Transmit Descriptor List Address Register \star/
06849 #define ETH_DMATDLAR_STL
                                 ((uint32_t)0xFFFFFFFF) /* Start of transmit list */
06850
06851 /* Bit definition for Ethernet DMA Status Register */
06852 #define ETH_DMASR_TSTS ((uint32_t)0x2000000) /* Time-stamp trigger status */
06853 #define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */
                             ((uint32_t)0x08000000) /* MMC status */
06854 #define ETH_DMASR_MMCS
                                   ((uint32_t)0x03800000) /* Error bits status */
06855 #define ETH_DMASR_EBS
      /* combination with EBS[2:0] for GetFlagStatus function */
06856
       #define ETH DMASR EBS DescAccess
                                             ((uint32 t)0x02000000) /* Error bits 0-data buffer, 1-desc.
06857
     access */
06858
       #define ETH_DMASR_EBS_ReadTransf
                                             ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read
     transfr */
06859
       #define ETH_DMASR_EBS_DataTransfTx
                                             ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */
                                  ((uint32_t)0x00700000) /* Transmit process state */
06860 #define ETH DMASR TPS
       #define ETH_DMASR_TPS_Stopped
                                             ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command
06861
     issued */
06862
        #define ETH_DMASR_TPS_Fetching
                                              ((uint32 t)0x00100000) /* Running - fetching the Tx
     descriptor */
                                             06863 #define ETH_DMASR_TPS_Waiting
       #define ETH_DMASR_TPS_Reading
06864
     host memory */
06865
       #define ETH_DMASR_TPS_Suspended
                                             ((uint32_t)0x00600000) /* Suspended - Tx Descriptor
     unavailabe */
       #define ETH_DMASR_TPS_Closing
06866
                                              ((uint32_t)0x00700000) /* Running - closing Rx descriptor */
06867 #define ETH_DMASR_RPS
                                 ((uint32_t)0x000E0000) /* Receive process state */
06868
      #define ETH_DMASR_RPS_Stopped
                                              ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command
     issued */
       #define ETH_DMASR_RPS_Fetching
06869
                                              ((uint32 t)0x00020000) /* Running - fetching the Rx
     descriptor */
06870 #define ETH_DMASR_RPS_Waiting
06871 #define ETH_DMASR_RPS_Suspended
                                             ((uint32_t)0x00060000) /* Running - waiting for packet */ ((uint32_t)0x00080000) /* Suspended - Rx Descriptor
     unavailable */
                                             ((uint32_t)0x000A0000) /* Running - closing descriptor */
((uint32_t)0x000E0000) /* Running - queuing the recieve frame
06872 #define ETH_DMASR_RPS_Closing
       #define ETH_DMASR_RPS_Queuing
06873
     into host memory */
06874 #define ETH_DMASR_NIS
                                   ((uint32_t)0x00010000) /* Normal interrupt summary */
06875 #define ETH_DMASR_AIS
                                   ((uint32_t)0x00008000)
                                                          /* Abnormal interrupt summary */
06876 #define ETH_DMASR_ERS
                                   ((uint32_t)0x00004000)
                                                          /* Early receive status */
06877 #define ETH_DMASR_FBES
                                   ((uint32_t)0x00002000)
                                                          /* Fatal bus error status */
                                   ((uint32_t)0x00000400)
06878 #define ETH DMASR ETS
                                                          /* Early transmit status */
                                                          /* Receive watchdog timeout status */
06879 #define ETH_DMASR_RWTS
                                   ((uint32_t)0x00000200)
06880 #define ETH_DMASR_RPSS
                                   ((uint32_t)0x00000100)
                                                          /* Receive process stopped status */
06881 #define ETH_DMASR_RBUS
                                   ((uint32_t)0x00000080)
                                                          /* Receive buffer unavailable status */
06882 #define ETH_DMASR_RS
                                   ((uint32_t)0x00000040)
                                                          /* Receive status */
06883 #define ETH DMASR TUS
                                   ((uint32_t)0x00000020)
                                                          /* Transmit underflow status */
                                                          /* Receive overflow status */
                                   ((uint32 t)0x00000010)
06884 #define ETH DMASR ROS
06885 #define ETH_DMASR_TJTS
                                   ((uint32_t)0x00000008)
                                                          /* Transmit jabber timeout status */
                                                          /* Transmit buffer unavailable status */
06886 #define ETH_DMASR_TBUS
                                   ((uint32_t)0x00000004)
06887 #define ETH_DMASR_TPSS
                                   ((uint32_t)0x00000002)
                                                          /* Transmit process stopped status */
06888 #define ETH DMASR TS
                                   ((uint32_t)0x00000001)
                                                          /* Transmit status */
06889
06890 /\star Bit definition for Ethernet DMA Operation Mode Register \star/
                                 ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error
06891 #define ETH DMAOMR DTCEFD
     frames */
06892 #define ETH_DMAOMR_RSF
                                   ((uint32_t)0x02000000) /* Receive store and forward */
06893 #define ETH_DMAOMR_DFRF
                                   ((uint32_t)0x01000000)
                                                          /* Disable flushing of received frames */
06894 #define ETH DMAOMR TSF
                                   ((uint32_t)0x00200000)
                                                          /* Transmit store and forward */
                                                          /* Flush transmit FIFO */
06895 #define ETH_DMAOMR_FTF
                                  ((uint32_t)0x00100000)
                                   ((uint32_t)0x0001C000)
                                                          /* Transmit threshold control */
06896 #define ETH DMAOMR TTC
                                             ((uint32_t)0x00000000) /* threshold level of the MTL Transmit
       #define ETH_DMAOMR_TTC_64Bytes
     FIFO is 64 Bytes */
06898
       #define ETH_DMAOMR_TTC_128Bytes
                                            ((uint32_t)0x00004000) /* threshold level of the MTL Transmit
     FIFO is 128 Bytes */
06899
                                          ((uint32 t)0x00008000) /* threshold level of the MTL Transmit
       #define ETH_DMAOMR_TTC_192Bytes
     FIFO is 192 Bytes */
```

```
06900
        #define ETH_DMAOMR_TTC_256Bytes
                                               ((uint32 t)0x0000C000) /* threshold level of the MTL Transmit
      FIFO is 256 Bytes */
06901
        #define ETH_DMAOMR_TTC_40Bytes
                                               ((uint32_t)0x00010000) /* threshold level of the MTL Transmit
      FIFO is 40 Bytes */
06902
        #define ETH DMAOMR TTC 32Bytes
                                               ((uint32 t)0x00014000) /* threshold level of the MTL Transmit
      FIFO is 32 Bytes */
        #define ETH_DMAOMR_TTC_24Bytes
                                               ((uint32 t) 0x00018000) /* threshold level of the MTL Transmit
      FIFO is 24 Bytes */
06904
       #define ETH_DMAOMR_TTC_16Bytes
                                               ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit
     FIFO is 16 Bytes */
06905 #define ETH_DMAOMR_ST
                                    ((uint32_t)0x00002000) /* Start/stop transmission command */
                                    ((uint32_t)0x00000080) /* Forward error frames */
06906 #define ETH_DMAOMR FEF
                                   ((uint32_t)0x00000000) /* Forward undersized good frames */
((uint32_t)0x00000018) /* receive threshold control */
06907 #define ETH_DMAOMR_FUGF
06908 #define ETH_DMAOMR_RTC
06909
       #define ETH_DMAOMR_RTC_64Bytes
                                               ((uint32_t)0x00000000) /* threshold level of the MTL Receive
      FIFO is 64 Bytes */
                                              ((uint32 t) 0x00000008) /* threshold level of the MTL Receive
06910
        #define ETH DMAOMR RTC 32Bvtes
     FIFO is 32 Bytes */
        #define ETH_DMAOMR_RTC_96Bytes
                                              ((uint32_t)0x00000010) /* threshold level of the MTL Receive
     FIFO is 96 Bytes */
06912
        #define ETH_DMAOMR_RTC_128Bytes
                                               ((uint32 t)0x00000018) /* threshold level of the MTL Receive
     FIFO is 128 Bytes */
06913 #define ETH_DMAOMR_OSF
                                    ((uint32_t)0x00000004) /* operate on second frame */
                                    ((uint32_t)0x00000002) /* Start/stop receive */
06914 #define ETH DMAOMR SR
06915
06916 /* Bit definition for Ethernet DMA Interrupt Enable Register */
06917 #define ETH_DMAIER_NISE
                                    ((uint32_t)0x00010000)
                                                            /* Normal interrupt summary enable */
06918 #define ETH_DMAIER_AISE
                                    ((uint32_t)0x00008000)
                                                             /* Abnormal interrupt summary enable */
06919 #define ETH_DMAIER_ERIE
                                    ((uint32_t)0x00004000)
                                                             /* Early receive interrupt enable */
06920 #define ETH_DMAIER_FBEIE
                                    ((uint32_t)0x00002000)
                                                             /* Fatal bus error interrupt enable */
                                                             /* Early transmit interrupt enable */
06921 #define ETH DMAIER ETIE
                                    ((uint32_t)0x00000400)
06922 #define ETH_DMAIER_RWTIE
                                    ((uint32_t)0x00000200)
                                                             /* Receive watchdog timeout interrupt enable */
06923 #define ETH_DMAIER_RPSIE
                                    ((uint32_t)0x00000100)
                                                             /* Receive process stopped interrupt enable */
06924 #define ETH_DMAIER_RBUIE
                                    ((uint32_t)0x00000080)
                                                             /\star Receive buffer unavailable interrupt enable \star/
06925 #define ETH_DMAIER_RIE
                                    ((uint32_t)0x00000040)
                                                             /\star Receive interrupt enable \star/
                                                             /\star Transmit Underflow interrupt enable \star/
06926 #define ETH_DMAIER_TUIE
                                    ((uint32_t)0x00000020)
06927 #define ETH_DMAIER_ROIE
                                    ((uint32_t)0x00000010)
                                                             /* Receive Overflow interrupt enable */
06928 #define ETH_DMAIER_TJTIE
                                                             /* Transmit jabber timeout interrupt enable */
                                    ((uint32_t)0x00000008)
06929 #define ETH DMAIER TBUIE
                                    ((uint32 t)0x00000004)
                                                             /* Transmit buffer unavailable interrupt enable
06930 #define ETH_DMAIER_TPSIE
                                    ((uint32_t)0x00000002)
                                                            /* Transmit process stopped interrupt enable */
06931 #define ETH DMAIER TIE
                                    ((uint32 t)0x00000001) /* Transmit interrupt enable */
06932
06933 /* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
                                   ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */
06934 #define ETH_DMAMFBOCR_OFOC
06935 #define ETH_DMAMFBOCR_MFA
                                    ((uint32_t)0x0FFE0000)
                                                             /\star Number of frames missed by the application \star/
06936 #define ETH_DMAMFBOCR_OMFC
                                    ((uint32_t)0x00010000)
                                                            /* Overflow bit for missed frame counter */
06937 #define ETH_DMAMFBOCR_MFC
                                    ((uint32_t)0x0000FFFF)
                                                             /* Number of frames missed by the controller */
06938
06939 /* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
06940 #define ETH_DMACHTDR_HTDAP
                                    ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer */
06941
06942 /\star Bit definition for Ethernet DMA Current Host Receive Descriptor Register \star/
06943 #define ETH_DMACHRDR_HRDAP
                                    ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer */
06944
06945 /* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
                                   ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer */
06946 #define ETH DMACHTBAR HTBAP
06947
06948 /\star Bit definition for Ethernet DMA Current Host Receive Buffer Address Register \star/
06949 #define ETH_DMACHRBAR_HRBAP
                                    ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */
06950
06959 #ifdef USE_STDPERIPH_DRIVER
06960 #include "stm32f4xx_conf.h"
06961 #endif /* USE_STDPERIPH_DRIVER */
06962
06967 #define SET_BIT(REG, BIT)
                                     ((REG) |= (BIT))
06968
06969 #define CLEAR BIT(REG, BIT)
                                     ((REG) &= ~(BIT))
06970
06971 #define READ_BIT(REG, BIT)
                                     ((REG) & (BIT))
06972
06973 #define CLEAR REG(REG)
                                     ((REG) = (0x0))
06974
06975 #define WRITE REG(REG, VAL)
                                     ((REG) = (VAL))
06976
06977 #define READ_REG(REG)
                                     ((REG))
06978
06979 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |
      (SETMASK)))
06980
06985 #ifdef __cplusplus
06987 #endif /* __cplusplus */
06988
06989 #endif /* ___STM32F4xx_H */
06990
06999 /******************** (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

7.25 stm32f4xx\_conf.h 1225

## 7.25 stm32f4xx conf.h

```
00001
00022 /* Define to prevent recursive inclusion ------*/
00023 #ifndef __STM32F4xx_CONF_H
00024 #define __STM32F4xx_CONF_H
00027 /\star Uncomment the line below to enable peripheral header file inclusion \star/
00028 /*#include "stm32f4xx_adc.h"
00029 #include "stm32f4xx_can.h"
00030 #include "stm32f4xx_crc.h"
00031 #include "stm32f4xx_cryp.h"
00032 #include "stm32f4xx_dac.h"
00033 #include "stm32f4xx_dbgmcu.h"
00034 #include "stm32f4xx_dcmi.h"
00035 #include "stm32f4xx_dma.h"
00036 #include "stm32f4xx_exti.h"
00030 #include stm32f4xx_flash.h"
00037 #include "stm32f4xx_flash.h"
00038 #include "stm32f4xx_fsmc.h"
00038 #include "stm32f4xx_hash.h"
00040 #include "stm32f4xx_pgio.h"
00041 #include "stm32f4xx_ize.h"
00042 #include "stm32f4xx_ize.h"
00043 #include "stm32f4xx_iwdg.h"
00044 #include "stm32f4xx_rcc.h"
00045 #include "stm32f4xx_rng.h"
00046 #include "stm32f4xx_rtc.h"
00046 #include "stm32f4xx_ftc.n"
00047 #include "stm32f4xx_sdio.h"
00048 #include "stm32f4xx_spi.h"
00049 #include "stm32f4xx_syscfg.h'
00050 #include "stm32f4xx_tim.h"
00051 #include "stm32f4xx_usart.h"
00052 #include "stm32f4xx_wwdg.h"
00053 #include "misc.h"*/
00054 /\star High level functions for NVIC and SysTick (add-on to CMSIS functions) \star/
00055
00056 /* Exported types ------*/
00057 /* Exported constants -----*/
00058
00059 /\star If an external clock source is used, then the value of the following define
00060 should be set to the value of the external clock source, else, if no external
00061 clock is used, keep this define commented \star/ 00062 /*#define I2S_EXTERNAL_CLOCK_VAL 12288000 \star/ /* Value of the external clock in Hz \star/
00064
00065 /\star Uncomment the line below to expanse the "assert_param" macro in the
00066
          Standard Peripheral Library drivers code */
00067 /* #define USE_FULL_ASSERT
00068
00070 #ifdef USE_FULL_ASSERT
00071
08000
          #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__))
00081 /* Exported functions --
00082
         void assert_failed(uint8_t* file, uint32_t line);
00083 #else
00084
         #define assert_param(expr) ((void)0)
00085 #endif /* USE_FULL_ASSERT */
00086
00087 #endif /* __STM32F4xx_CONF_H */
00088
00089 /************************ (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

# 7.26 CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_dma.h File Reference

This file contains all the functions prototypes for the DMA firmware library.

```
#include "stm32f4xx.h"
```

## **Data Structures**

struct DMA\_InitTypeDef

DMA Init structure definition.

## **Macros**

- #define IS DMA ALL PERIPH(PERIPH)
- #define IS DMA ALL CONTROLLER(CONTROLLER)
- #define DMA Channel 0 ((uint32 t)0x00000000)
- #define DMA Channel 1 ((uint32 t)0x02000000)
- #define DMA Channel 2 ((uint32 t)0x04000000)
- #define DMA Channel 3 ((uint32 t)0x06000000)
- #define DMA\_Channel\_4 ((uint32\_t)0x08000000)
- #define DMA Channel 5 ((uint32 t)0x0A000000)
- #define DMA Channel 6 ((uint32 t)0x0C000000)
- #define DMA Channel 7 ((uint32 t)0x0E000000)
- #define IS\_DMA\_CHANNEL(CHANNEL)
- #define DMA\_DIR\_PeripheralToMemory ((uint32\_t)0x00000000)
- #define DMA DIR MemoryToPeripheral ((uint32 t)0x00000040)
- #define DMA\_DIR\_MemoryToMemory ((uint32\_t)0x00000080)
- #define IS DMA DIRECTION(DIRECTION)
- #define IS\_DMA\_BUFFER\_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))</li>
- #define DMA PeripheralInc Enable ((uint32 t)0x00000200)
- #define DMA PeripheralInc Disable ((uint32 t)0x00000000)
- #define IS DMA PERIPHERAL INC STATE(STATE)
- #define DMA\_MemoryInc\_Enable ((uint32\_t)0x00000400)
- #define DMA\_MemoryInc\_Disable ((uint32\_t)0x00000000)
- #define IS DMA MEMORY INC STATE(STATE)
- #define DMA PeripheralDataSize Byte ((uint32 t)0x00000000)
- #define DMA\_PeripheralDataSize\_HalfWord ((uint32\_t)0x00000800)
- #define DMA\_PeripheralDataSize\_Word ((uint32\_t)0x00001000)
- #define IS DMA PERIPHERAL DATA SIZE(SIZE)
- #define DMA MemoryDataSize Byte ((uint32 t)0x00000000)
- #define DMA MemoryDataSize HalfWord ((uint32 t)0x00002000)
- #define DMA\_MemoryDataSize\_Word ((uint32\_t)0x00004000)
- #define IS\_DMA\_MEMORY\_DATA\_SIZE(SIZE)
- #define DMA Mode Normal ((uint32 t)0x0000000)
- #define DMA Mode Circular ((uint32 t)0x00000100)
- #define IS\_DMA\_MODE(MODE)
- #define DMA\_Priority\_Low ((uint32\_t)0x00000000)
- #define DMA\_Priority\_Medium ((uint32\_t)0x00010000)
- #define DMA Priority High ((uint32 t)0x00020000)
- #define DMA\_Priority\_VeryHigh ((uint32\_t)0x00030000)
- #define IS DMA PRIORITY(PRIORITY)
- #define DMA\_FIFOMode\_Disable ((uint32\_t)0x00000000)
- #define DMA\_FIFOMode\_Enable ((uint32\_t)0x00000004)
- #define IS\_DMA\_FIFO\_MODE\_STATE(STATE)
- #define DMA FIFOThreshold 1QuarterFull ((uint32 t)0x00000000)
- #define DMA\_FIFOThreshold\_HalfFull ((uint32\_t)0x00000001)
- #define DMA\_FIFOThreshold\_3QuartersFull ((uint32\_t)0x00000002)
- #define DMA FIFOThreshold Full ((uint32 t)0x00000003)
- #define IS DMA FIFO THRESHOLD(THRESHOLD)
- #define DMA MemoryBurst Single ((uint32 t)0x00000000)
- #define DMA\_MemoryBurst\_INC4 ((uint32\_t)0x00800000)
- #define DMA\_MemoryBurst\_INC8 ((uint32\_t)0x01000000)
- #define DMA\_MemoryBurst\_INC16 ((uint32\_t)0x01800000)
- #define IS DMA MEMORY BURST(BURST)
- #define DMA PeripheralBurst Single ((uint32 t)0x00000000)
- #define DMA PeripheralBurst INC4 ((uint32 t)0x00200000)

- #define DMA\_PeripheralBurst\_INC8 ((uint32\_t)0x00400000)
- #define DMA PeripheralBurst INC16 ((uint32 t)0x00600000)
- #define IS\_DMA\_PERIPHERAL\_BURST(BURST)
- #define DMA\_FIFOStatus\_Less1QuarterFull ((uint32\_t)0x00000000 << 3)
- #define DMA FIFOStatus 1QuarterFull ((uint32 t)0x00000001 << 3)</li>
- #define DMA\_FIFOStatus\_HalfFull ((uint32\_t)0x00000002 << 3)</li>
- #define DMA\_FIFOStatus\_3QuartersFull ((uint32\_t)0x00000003 << 3)</li>
- #define DMA\_FIFOStatus\_Empty ((uint32\_t)0x00000004 << 3)</li>
- #define DMA FIFOStatus Full ((uint32 t)0x00000005 << 3)</li>
- #define IS DMA FIFO STATUS(STATUS)
- #define DMA FLAG FEIF0 ((uint32 t)0x10800001)
- #define DMA\_FLAG\_DMEIF0 ((uint32\_t)0x10800004)
- #define DMA\_FLAG\_TEIF0 ((uint32\_t)0x10000008)
- #define DMA\_FLAG\_HTIF0 ((uint32\_t)0x10000010)
- #define DMA\_FLAG\_TCIF0 ((uint32\_t)0x10000020)
- #define **DMA FLAG FEIF1** ((uint32 t)0x10000040)
- #define DMA\_FLAG\_DMEIF1 ((uint32\_t)0x10000100)
- #define DMA FLAG TEIF1 ((uint32 t)0x10000200)
- #define DMA\_FLAG\_HTIF1 ((uint32\_t)0x10000400)
- #define DMA FLAG TCIF1 ((uint32 t)0x10000800)
- #define DMA\_FLAG\_FEIF2 ((uint32\_t)0x10010000)
- #define DMA FLAG DMEIF2 ((uint32 t)0x10040000)
- #define DMA FLAG TEIF2 ((uint32 t)0x10080000)
- #define DMA FLAG HTIF2 ((uint32 t)0x10100000)
- #define DMA FLAG TCIF2 ((uint32 t)0x10200000)
- #define DMA\_FLAG\_FEIF3 ((uint32\_t)0x10400000)
- #define DMA FLAG DMEIF3 ((uint32 t)0x11000000)
- #define DMA\_FLAG\_DMEIF3 ((uint32\_t)0x11000000)
   #define DMA\_FLAG\_TEIF3 ((uint32\_t)0x12000000)
- #define **DMA FLAG HTIF3** ((uint32 t)0x14000000)
- #define DMA\_FLAG\_TCIF3 ((uint32\_t)0x18000000)
- #define DWA\_1 LAG\_1011 3 ((dinto2\_t)0x10000000)
- #define **DMA\_FLAG\_FEIF4** ((uint32\_t)0x20000001)
- #define DMA\_FLAG\_DMEIF4 ((uint32\_t)0x20000004)
- #define DMA\_FLAG\_TEIF4 ((uint32\_t)0x20000008)
- #define DMA\_FLAG\_HTIF4 ((uint32\_t)0x20000010)
   #define DMA\_FLAG\_TCIF4 ((uint32\_t)0x20000020)
- #define DMA FLAG FEIF5 ((uint32 t)0x20000040)
- #define DMA\_FLAG\_DMEIF5 ((uint32\_t)0x20000100)
- #define DMA\_FLAG\_TEIF5 ((uint32\_t)0x20000200)
- #define DMA\_FLAG\_HTIF5 ((uint32\_t)0x20000400)
- #define DMA\_FLAG\_TCIF5 ((uint32\_t)0x20000800)
- #define DMA FLAG FEIF6 ((uint32 t)0x20010000)
- #define DMA\_FLAG\_DMEIF6 ((uint32\_t)0x20040000)
- #define DMA\_FLAG\_TEIF6 ((uint32\_t)0x20080000)
- #define DMA\_FLAG\_HTIF6 ((uint32\_t)0x20100000)
- #define DMA\_FLAG\_TCIF6 ((uint32\_t)0x20200000)
- #define DMA FLAG FEIF7 ((uint32 t)0x20400000)
- #define DMA FLAG DMEIF7 ((uint32 t)0x21000000)
- #define DMA\_FLAG\_TEIF7 ((uint32\_t)0x22000000)
- #define DMA FLAG HTIF7 ((uint32 t)0x24000000)
- #define DMA\_FLAG\_TCIF7 ((uint32\_t)0x28000000)
- #define IS DMA CLEAR FLAG(FLAG)
- #define IS\_DMA\_GET\_FLAG(FLAG)
- #define DMA\_IT\_TC ((uint32\_t)0x00000010)
- #define DMA\_IT\_HT ((uint32\_t)0x00000008)
- #define DMA\_IT\_TE ((uint32\_t)0x00000004)

- #define DMA IT DME ((uint32 t)0x00000002)
- #define DMA\_IT\_FE ((uint32\_t)0x00000080)
- #define IS DMA CONFIG IT(IT) ((((IT) & 0xFFFFFF61) == 0x00) && ((IT) != 0x00))
- #define DMA\_IT\_FEIF0 ((uint32\_t)0x90000001)
- #define DMA\_IT\_DMEIF0 ((uint32\_t)0x10001004)
- #define DMA\_IT\_TEIF0 ((uint32\_t)0x10002008)
- #define DMA\_IT\_HTIF0 ((uint32\_t)0x10004010)
- #define DMA\_IT\_TCIF0 ((uint32 t)0x10008020)
- #define DMA IT FEIF1 ((uint32 t)0x90000040)
- #define DMA\_IT\_DMEIF1 ((uint32\_t)0x10001100)
- #define DMA\_IT\_TEIF1 ((uint32 t)0x10002200)
- #define DMA\_IT\_HTIF1 ((uint32\_t)0x10004400)
- #define DMA\_IT\_TCIF1 ((uint32\_t)0x10008800)
- #define DMA\_IT\_FEIF2 ((uint32\_t)0x90010000)
- #define DMA\_IT\_DMEIF2 ((uint32\_t)0x10041000)
- #define DMA IT TEIF2 ((uint32 t)0x10082000)
- #define DMA\_IT\_HTIF2 ((uint32\_t)0x10104000)
- #define DMA\_IT\_TCIF2 ((uint32\_t)0x10208000)
- #define DMA\_IT\_FEIF3 ((uint32\_t)0x90400000)
- #define DMA\_IT\_DMEIF3 ((uint32\_t)0x11001000)
- #define DMA IT TEIF3 ((uint32 t)0x12002000)
- #define DMA\_IT\_HTIF3 ((uint32\_t)0x14004000)
- #define DMA\_IT\_TCIF3 ((uint32\_t)0x18008000)
- #define DMA\_IT\_FEIF4 ((uint32\_t)0xA0000001)
- #define DMA\_IT\_DMEIF4 ((uint32\_t)0x20001004)
- #define **DMA IT TEIF4** ((uint32 t)0x20002008)
- #define DMA\_IT\_HTIF4 ((uint32\_t)0x20004010)
- #define DMA\_IT\_TCIF4 ((uint32\_t)0x20008020)
- #define DMA\_IT\_FEIF5 ((uint32\_t)0xA0000040)
- #define DMA\_IT\_DMEIF5 ((uint32\_t)0x20001100)
- #define DMA\_IT\_TEIF5 ((uint32\_t)0x20002200)
- #define DMA\_IT\_HTIF5 ((uint32\_t)0x20004400)
- #define DMA\_IT\_TCIF5 ((uint32\_t)0x20008800)
- #define DMA\_IT\_FEIF6 ((uint32\_t)0xA0010000)
- #define DMA\_IT\_DMEIF6 ((uint32\_t)0x20041000)
- #define DMA\_IT\_TEIF6 ((uint32 t)0x20082000)
- #define DMA\_IT\_HTIF6 ((uint32\_t)0x20104000)
- #define DMA\_IT\_TCIF6 ((uint32\_t)0x20208000)
- #define DMA\_IT\_FEIF7 ((uint32\_t)0xA0400000)
- #define DMA\_IT\_DMEIF7 ((uint32\_t)0x21001000)
- #define **DMA\_IT\_TEIF7** ((uint32\_t)0x22002000)
- #define DMA\_IT\_HTIF7 ((uint32\_t)0x24004000)
- #define DMA\_IT\_TCIF7 ((uint32\_t)0x28008000)
- #define IS\_DMA\_CLEAR\_IT(IT)
- #define IS\_DMA\_GET\_IT(IT)
- #define DMA\_PINCOS\_Psize ((uint32\_t)0x00000000)
- #define DMA\_PINCOS\_WordAligned ((uint32\_t)0x00008000)
- #define IS\_DMA\_PINCOS\_SIZE(SIZE)
- #define DMA FlowCtrl Memory ((uint32 t)0x00000000)
- #define DMA\_FlowCtrl\_Peripheral ((uint32\_t)0x00000020)
- #define IS\_DMA\_FLOW\_CTRL(CTRL)
- #define DMA\_Memory\_0 ((uint32\_t)0x00000000)
- #define **DMA\_Memory\_1** ((uint32\_t)0x00080000)
- #define IS DMA CURRENT MEM(MEM) (((MEM) == DMA Memory 0) || ((MEM) == DMA Memory 1))

### **Functions**

void DMA\_DeInit (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Deinitialize the DMAy Streamx registers to their default reset values.

void DMA\_Init (DMA\_Stream\_TypeDef \*DMAy\_Streamx, DMA\_InitTypeDef \*DMA\_InitStruct)

Initializes the DMAy Streamx according to the specified parameters in the DMA\_InitStruct structure.

void DMA\_StructInit (DMA\_InitTypeDef \*DMA\_InitStruct)

Fills each DMA\_InitStruct member with its default value.

• void DMA\_Cmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the specified DMAy Streamx.

void DMA\_PeriphIncOffsetSizeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_Pincos)

Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).

void DMA\_FlowControllerConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_FlowCtrl)

Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).

void DMA\_SetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint16\_t Counter)

Writes the number of data units to be transferred on the DMAy Streamx.

uint16\_t DMA\_GetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the number of remaining data units in the current DMAy Streamx transfer.

 void DMA\_DoubleBufferModeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t Memory1BaseAddr, uint32\_t DMA\_CurrentMemory)

Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.

• void DMA\_DoubleBufferModeCmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the double buffer mode for the selected DMA stream.

• void DMA\_MemoryTargetConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t MemoryBaseAddr, uint32\_t DMA MemoryTarget)

Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.

uint32 t DMA GetCurrentMemoryTarget (DMA Stream TypeDef \*DMAy Streamx)

Returns the current memory target used by double buffer transfer.

FunctionalState DMA\_GetCmdStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the status of EN bit for the specified DMAy Streamx.

uint32\_t DMA\_GetFIFOStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the current DMAy Streamx FIFO filled level.

FlagStatus DMA GetFlagStatus (DMA Stream TypeDef \*DMAy Streamx, uint32 t DMA FLAG)

Checks whether the specified DMAy Streamx flag is set or not.

void DMA ClearFlag (DMA Stream TypeDef \*DMAy Streamx, uint32 t DMA FLAG)

Clears the DMAy Streamx's pending flags.

void DMA\_ITConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT, FunctionalState NewState)
 Enables or disables the specified DMAy Streamx interrupts.

ITStatus DMA\_GetITStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Checks whether the specified DMAy Streamx interrupt has occurred or not.

void DMA\_ClearITPendingBit (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Clears the DMAy Streamx's interrupt pending bits.

## 7.26.1 Detailed Description

This file contains all the functions prototypes for the DMA firmware library.

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

## © COPYRIGHT 2011 STMicroelectronics

## 7.27 stm32f4xx dma.h

### Go to the documentation of this file.

```
00023 /* Define to prevent recursive inclusion ------/*
00024 #ifndef ___STM32F4xx_DMA_H
00025 #define __STM32F4xx_DMA_H
00026
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Includes ----
00032 #include "stm32f4xx.h"
00033
00042 /* Exported types -----*/
00043
00048 typedef struct
00049 {
      uint32_t DMA_Channel;
00050
       uint32_t DMA_PeripheralBaseAddr;
00053
00055
       uint32_t DMA_Memory0BaseAddr;
00059
       uint32_t DMA_DIR;
00063
      uint32_t DMA_BufferSize;
      uint32_t DMA_PeripheralInc;
uint32_t DMA_MemoryInc;
00067
00070
00073 uint32_t DMA_PeripheralDataSize;
00076 uint32_t DMA_MemoryDataSize;
```

7.27 stm32f4xx dma.h 1231

```
00079
        uint32_t DMA_Mode;
00084
        uint32_t DMA_Priority;
00087
        uint32_t DMA_FIFOMode;
        uint32_t DMA_FIFOThreshold;
00092
        uint32_t DMA_MemoryBurst;
uint32_t DMA_PeripheralBurst;
00095
00100
00104 }DMA_InitTypeDef;
00105
00106 /* Exported constants -----
00107
00112 #define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Stream0) ||
                                             ((PERIPH) == DMA1_Stream1) ||
00113
00114
                                             ((PERIPH) == DMA1_Stream2) ||
                                             ((PERIPH) == DMA1_Stream3)
00115
00116
                                             ((PERIPH) == DMA1_Stream4)
00117
                                             ((PERIPH) == DMA1_Stream5) ||
                                             ((PERIPH) == DMA1_Stream6) ||
00118
                                             ((PERIPH) == DMA1_Stream7) ||
00119
00120
                                             ((PERIPH) == DMA2_Stream0) ||
00121
                                             ((PERIPH) == DMA2_Stream1) ||
                                             ((PERIPH) == DMA2_Stream2)
00122
00123
                                             ((PERIPH) == DMA2_Stream3) ||
                                             ((PERIPH) == DMA2_Stream4) ||
00124
                                             ((PERIPH) == DMA2_Stream5) ||
((PERIPH) == DMA2_Stream6) ||
00125
00126
                                             ((PERIPH) == DMA2 Stream7))
00128
00129 #define IS_DMA_ALL_CONTROLLER(CONTROLLER) (((CONTROLLER) == DMA1) || \
00130
                                                      ((CONTROLLER) == DMA2))
00131
                                                     ((uint32_t)0x00000000)
((uint32_t)0x02000000)
00135 #define DMA_Channel_0
00136 #define DMA_Channel_1
00137 #define DMA_Channel_2
                                                     ((uint32_t)0x04000000)
00138 #define DMA_Channel_3
                                                     ((uint32_t)0x06000000)
00139 #define DMA_Channel_4
                                                     ((uint32_t)0x08000000)
00140 #define DMA_Channel_5
                                                     ((uint32_t)0x0A000000)
00141 #define DMA_Channel_6
                                                     ((uint32_t)0x0C000000)
00142 #define DMA_Channel_7
                                                     ((uint32_t)0x0E000000)
00143
00144 #define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_Channel_0) ||
                                           ((CHANNEL) == DMA_Channel_1) ||
((CHANNEL) == DMA_Channel_2) ||
00145
00146
                                           ((CHANNEL) == DMA_Channel_3) ||
00147
00148
                                           ((CHANNEL) == DMA_Channel_4) ||
                                           ((CHANNEL) == DMA_Channel_5) ||
00149
00150
                                           ((CHANNEL) == DMA_Channel_6) ||
00151
                                           ((CHANNEL) == DMA_Channel_7))
00160 #define DMA_DIR_PeripheralToMemory
00161 #define DMA_DIR_MemoryToPeripheral
                                                   ((uint32_t)0x00000000)
((uint32_t)0x00000040)
00162 #define DMA_DIR_MemoryToMemory
                                                    ((uint32_t)0x00000080)
00163
{\tt 00164~\#define~IS\_DMA\_DIRECTION(DIRECTION)~(((DIRECTION)~==~DMA\_DIR\_PeripheralToMemory~)~||}
00165
                                               ((DIRECTION) == DMA_DIR_MemoryToPeripheral) || \
                                                ((DIRECTION) == DMA_DIR_MemoryToMemory))
00166
00175 #define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
                                                    ((uint32_t)0x00000200)
((uint32_t)0x00000000)
00184 #define DMA_PeripheralInc_Enable
00185 #define DMA_PeripheralInc_Disable
00186
00187 #define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || \
                                                    ((STATE) == DMA_PeripheralInc_Disable))
((uint32_t)0x00000400)
00188
00197 #define DMA MemoryInc Enable
00198 #define DMA_MemoryInc_Disable
                                                     ((uint32_t)0x00000000)
00199
00200 #define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || \
00201
                                                 ((STATE) == DMA_MemoryInc_Disable))
00210 #define DMA_PeripheralDataSize_Byte
                                                     ((uint32_t)0x00000000)
                                                     ((uint32_t)0x00000800)
00211 #define DMA_PeripheralDataSize_HalfWord
00212 #define DMA_PeripheralDataSize_Word
                                                    ((uint32 t)0x00001000)
00213
00214 #define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte)
00215
                                                      ((SIZE) == DMA_PeripheralDataSize_HalfWord) || \
00216
                                                      ((SIZE) == DMA_PeripheralDataSize_Word))
                                                     ((uint32_t)0x00000000)
((uint32_t)0x00002000)
00225 #define DMA_MemoryDataSize_Byte
00226 #define DMA_MemoryDataSize_HalfWord
00227 #define DMA_MemoryDataSize_Word
                                                     ((uint32_t)0x00004000)
00228
00229 #define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \
00230
                                                  ((SIZE) == DMA_MemoryDataSize_HalfWord) || \
                                                  ((SIZE) == DMA_MemoryDataSize_Word ))
00231
                                                     ((uint32_t)0x00000000)
00240 #define DMA Mode Normal
00241 #define DMA Mode Circular
                                                     ((uint32 t)0x00000100)
00242
00243 #define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Normal ) | | 
00244
                                    ((MODE) == DMA_Mode_Circular))
00253 #define DMA_Priority_Low
                                               ((uint32_t)0x00000000)
00254 #define DMA_Priority_Medium
00255 #define DMA_Priority_High
                                                     ((uint32_t)0x00010000)
((uint32_t)0x00020000)
```

```
00256 #define DMA_Priority_VeryHigh
                                                                                 ((uint32 t)0x00030000)
00258 #define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_Low))
                                                                      ((PRIORITY) == DMA_Priority_Medium) ||
00259
                                                                      ((PRIORITY) == DMA_Priority_High) ||
((PRIORITY) == DMA_Priority_VeryHigh))
00260
00261
                                                                                  ((uint32_t)0x00000000)
00270 #define DMA_FIFOMode_Disable
00271 #define DMA_FIFOMode_Enable
                                                                                  ((uint32_t)0x00000004)
00272
((uint32_t)0x00000000)
00283 #define DMA FIFOThreshold 10uarterFull
00284 #define DMA_FIFOThreshold_HalfFull
                                                                                  ((uint32_t)0x00000001)
00285 #define DMA_FIFOThreshold_3QuartersFull
                                                                                  ((uint32_t)0x00000002)
00286 #define DMA_FIFOThreshold_Full
                                                                                  ((uint32_t)0x00000003)
00287
((THRESHOLD) == DMA_FIFOThreshold_Full))
00291
                                                                                  ((uint32_t)0x00000000)
00300 #define DMA_MemoryBurst_Single
00301 #define DMA_MemoryBurst_INC4
                                                                                  ((uint32_t)0x00800000)
00302 #define DMA_MemoryBurst_INC8
                                                                                 ((uint32_t)0x01000000)
00303 #define DMA_MemoryBurst_INC16
                                                                                 ((uint32 t)0x01800000)
00304
00305 #define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MemoryBurst_Single) ||
                                                                        ((BURST) == DMA_MemoryBurst_INC4) || \
((BURST) == DMA_MemoryBurst_INC8) || \
00306
00307
00308
                                                                        ((BURST) == DMA_MemoryBurst_INC16))
                                                                                 ((uint32_t)0x00000000)
00317 #define DMA_PeripheralBurst_Single
                                                                                 ((uint32_t)0x00200000)
((uint32_t)0x00400000)
00318 #define DMA_PeripheralBurst_INC4
00319 #define DMA_PeripheralBurst_INC8
00320 #define DMA_PeripheralBurst_INC16
                                                                                  ((uint32_t)0x00600000)
00321
\tt 00322 \ \#define \ IS\_DMA\_PERIPHERAL\_BURST(BURST) \ (((BURST) == DMA\_PeripheralBurst\_Single) \ || \ \backslash ((BURST) == DMA\_PERIPHERALBURS
                                                                              ((BURST) == DMA_PeripheralBurst_INC4) || \
((BURST) == DMA_PeripheralBurst_INC8) || \
00323
00324
                                                                               ((BURST) == DMA_PeripheralBurst_INC16))
00334 #define DMA_FIFOStatus_Less1QuarterFull
                                                                                  ((uint32_t)0x00000000 « 3)
00335 #define DMA_FIFOStatus_1QuarterFull
                                                                                  ((uint32_t)0x00000001 « 3)
00336 #define DMA_FIFOStatus_HalfFull
00337 #define DMA_FIFOStatus_3QuartersFull
00338 #define DMA_FIFOStatus_Empty
                                                                                  ((uint32_t)0x00000002 \ll 3)
                                                                                 ((uint32_t)0x00000003 « 3)
((uint32_t)0x00000004 « 3)
00339 #define DMA_FIFOStatus_Full
                                                                                  ((uint32_t)0x00000005 « 3)
00341 #define IS_DMA_FIFO_STATUS(STATUS) (((STATUS) == DMA_FIFOStatus_Less1QuarterFull ) ||
                                                                       ((STATUS) == DMA_FIFOStatus_HalfFull)
((STATUS) == DMA_FIFOStatus_IQuarterFull)
((STATUS) == DMA_FIFOStatus_3QuartersFull)
((STATUS) == DMA_FIFOStatus_Full)
00342
00343
00344
00345
                                                                        ((STATUS) == DMA_FIFOStatus_Empty))
00346
00354 #define DMA_FLAG_FEIF0
                                                                                  ((uint32_t)0x10800001)
00355 #define DMA_FLAG_DMEIF0
                                                                                  ((uint32_t)0x10800004)
                                                                                  ((uint32_t)0x10000008)
((uint32_t)0x10000010)
00356 #define DMA_FLAG_TEIF0
00357 #define DMA_FLAG_HTIF0
00358 #define DMA_FLAG_TCIF0
                                                                                  ((uint32_t)0x10000020)
00359 #define DMA_FLAG_FEIF1
                                                                                  ((uint32_t)0x10000040)
00360 #define DMA_FLAG_DMEIF1
                                                                                  ((uint32_t)0x10000100)
00361 #define DMA_FLAG_TEIF1
                                                                                  ((uint32_t)0x10000200)
00362 #define DMA_FLAG_HTIF1
                                                                                  ((uint32_t)0x10000400)
00363 #define DMA_FLAG_TCIF1
                                                                                  ((uint32_t)0x10000800)
                                                                                  ((uint32_t)0x10010000)
((uint32_t)0x10040000)
00364 #define DMA_FLAG_FEIF2
00365 #define DMA_FLAG_DMEIF2
00366 #define DMA_FLAG_TEIF2
                                                                                  ((uint32_t)0x10080000)
00367 #define DMA_FLAG_HTIF2
                                                                                  ((uint32_t)0x10100000)
00368 #define DMA_FLAG_TCIF2
                                                                                  ((uint32_t)0x10200000)
00369 #define DMA_FLAG_FEIF3
                                                                                  ((uint32_t)0x10400000)
00370 #define DMA_FLAG_DMEIF3
                                                                                  ((uint32_t)0x11000000)
00371 #define DMA_FLAG_TEIF3
                                                                                  ((uint32_t)0x12000000)
00372 #define DMA_FLAG_HTIF3
                                                                                  ((uint32_t)0x14000000)
00373 #define DMA_FLAG_TCIF3
                                                                                  ((uint32_t)0x18000000)
00374 #define DMA_FLAG_FEIF4
                                                                                  ((uint32_t)0x20000001)
00375 #define DMA_FLAG_DMEIF4
                                                                                  ((uint32_t)0x20000004)
00376 #define DMA_FLAG_TEIF4
                                                                                  ((uint32_t)0x20000008)
00377 #define DMA_FLAG_HTIF4
                                                                                  ((uint32_t)0x20000010)
00378 #define DMA_FLAG_TCIF4
                                                                                  ((uint32_t)0x20000020)
00379 #define DMA_FLAG_FEIF5
                                                                                  ((uint32_t)0x20000040)
00380 #define DMA_FLAG_DMEIF5
                                                                                  ((uint32_t)0x20000100)
00381 #define DMA_FLAG_TEIF5
                                                                                  ((uint32_t)0x20000200)
00382 #define DMA_FLAG_HTIF5
                                                                                  ((uint32_t)0x20000400)
00383 #define DMA_FLAG_TCIF5
                                                                                  ((uint32_t)0x20000800)
00384 #define DMA_FLAG_FEIF6
                                                                                  ((uint32_t)0x20010000)
00385 #define DMA_FLAG_DMEIF6
                                                                                  ((uint32_t)0x20040000)
00386 #define DMA_FLAG_TEIF6
                                                                                  ((uint32_t)0x20080000)
00387 #define DMA_FLAG_HTIF6
                                                                                  ((uint32_t)0x20100000)
00388 #define DMA_FLAG_TCIF6
                                                                                  ((uint32_t)0x20200000)
((uint32_t)0x20400000)
00389 #define DMA_FLAG_FEIF7
```

7.27 stm32f4xx dma.h 1233

```
00390 #define DMA_FLAG_DMEIF7
                                                   ((uint32_t)0x21000000)
00391 #define DMA_FLAG_TEIF7
                                                   ((uint32_t)0x22000000)
00392 #define DMA_FLAG_HTIF7
                                                   ((uint32_t)0x24000000)
00393 #define DMA FLAG TCIF7
                                                   ((uint32_t)0x28000000)
00394
00395 #define IS_DMA_CLEAR_FLAG(FLAG) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0)
00396
                                         (((FLAG) \& 0xC082F082) == 0x00) \&\& ((FLAG) != 0x00))
00397
00398 #define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA_FLAG_TCIF0) || ((FLAG) == DMA_FLAG_HTIF0)
                                       ((FLAG) == DMA_FLAG_TEIF0) || ((FLAG) == DMA_FLAG_DMEIF0) ||
00399
                                       ((FLAG) == DMA_FLAG_FEIF0) || ((FLAG) == DMA_FLAG_TCIF1) ||
00400
00401
                                       ((FLAG) == DMA_FLAG_HTIF1)
                                                                     || ((FLAG) == DMA_FLAG_TEIF1)
                                       ((FLAG) == DMA_FLAG_DMEIF1) ||
                                                                        ((FLAG) == DMA_FLAG_FEIF1)
00402
00403
                                       ((FLAG) == DMA_FLAG_TCIF2)
                                                                        ((FLAG) == DMA_FLAG_HTIF2)
00404
                                       ((FLAG) == DMA_FLAG_TEIF2)
                                                                        ((FLAG) == DMA_FLAG_DMEIF2) ||
                                       ((FLAG) == DMA_FLAG_FEIF2)
                                                                     || ((FLAG) == DMA_FLAG_TCIF3)
00405
                                       ((FLAG) == DMA_FLAG_HTIF3)
                                                                     || ((FLAG) == DMA_FLAG_TEIF3)
00406
00407
                                       ((FLAG) == DMA_FLAG_DMEIF3) ||
                                                                        ((FLAG) == DMA_FLAG_FEIF3)
00408
                                       ((FLAG) == DMA_FLAG_TCIF4) || ((FLAG) == DMA_FLAG_HTIF4)
                                       ((FLAG) == DMA_FLAG_TEIF4)
                                                                        ((FLAG) == DMA_FLAG_DMEIF4) ||
00409
00410
                                       ((FLAG) == DMA_FLAG_FEIF4)
                                                                        ((FLAG) == DMA_FLAG_TCIF5) ||
                                       ((FLAG) == DMA_FLAG_HTIF5) || ((FLAG) == DMA_FLAG_TEIF5) ||
00411
                                       ((FLAG) == DMA_FLAG_DMEIF5) || ((FLAG) == DMA_FLAG_FEIF5)
00412
                                       ((FLAG) == DMA_FLAG_TEIF6) || ((FLAG) == DMA_FLAG_HTIF6) ||
((FLAG) == DMA_FLAG_TEIF6) || ((FLAG) == DMA_FLAG_DMEIF6) ||
00413
00414
                                       ((FLAG) == DMA_FLAG_FEIF6)
                                                                    || ((FLAG) == DMA_FLAG_TCIF7)
00415
00416
                                        ((FLAG) == DMA_FLAG_HTIF7) || ((FLAG) == DMA_FLAG_TEIF7)
00417
                                       ((FLAG) == DMA_FLAG_DMEIF7) || ((FLAG) == DMA_FLAG_FEIF7))
                                                   ((uint32_t)0x00000010)
00426 #define DMA_IT_TC
00427 #define DMA_IT_HT
                                                   ((uint32 t)0x00000008)
00428 #define DMA_IT_TE
                                                   ((uint32_t)0x00000004)
00429 #define DMA_IT_DME
                                                   ((uint32_t)0x00000002)
00430 #define DMA_IT_FE
                                                   ((uint32_t)0x00000080)
00431
00432 \ \texttt{#define IS\_DMA\_CONFIG\_IT(IT)} \ ((((IT) \ \& \ 0xFFFFFF61) \ == \ 0x00) \ \&\& \ ((IT) \ != \ 0x00))
00441 #define DMA_IT_FEIF0
                                                  ((uint32 t)0x90000001)
00442 #define DMA_IT_DMEIF0
                                                   ((uint32_t)0x10001004)
00443 #define DMA_IT_TEIF0
                                                   ((uint32_t)0x10002008)
00444 #define DMA_IT_HTIF0
                                                   ((uint32_t)0x10004010)
00445 #define DMA_IT_TCIF0
                                                   ((uint32_t)0x10008020)
00446 #define DMA_IT_FEIF1
                                                   ((uint32_t)0x90000040)
00447 #define DMA_IT_DMEIF1
                                                   ((uint32_t)0x10001100)
00448 #define DMA_IT_TEIF1
                                                   ((uint32_t)0x10002200)
00449 #define DMA_IT_HTIF1
                                                   ((uint32_t)0x10004400)
00450 #define DMA_IT_TCIF1
                                                   ((uint32_t)0x10008800)
00451 #define DMA_IT_FEIF2
                                                   ((uint32_t)0x90010000)
00452 #define DMA_IT_DMEIF2
                                                   ((uint32_t)0x10041000)
00453 #define DMA_IT_TEIF2
                                                   ((uint32 t)0x10082000)
00454 #define DMA IT HTIF2
                                                   ((uint32 t)0x10104000)
00455 #define DMA_IT_TCIF2
                                                   ((uint32_t)0x10208000)
00456 #define DMA_IT_FEIF3
                                                   ((uint32_t)0x90400000)
00457 #define DMA_IT_DMEIF3
                                                   ((uint32_t)0x11001000)
00458 #define DMA_IT_TEIF3
                                                   ((uint32_t)0x12002000)
00459 #define DMA_IT_HTIF3
                                                   ((uint32_t)0x14004000)
00460 #define DMA_IT_TCIF3
                                                   ((uint32_t)0x18008000)
00461 #define DMA_IT_FEIF4
                                                   ((uint32_t)0xA0000001)
00462 #define DMA_IT_DMEIF4
                                                   ((uint32_t)0x20001004)
00463 #define DMA_IT_TEIF4
                                                   ((uint32_t)0x20002008)
00464 #define DMA_IT_HTIF4
                                                   ((uint32_t)0x20004010)
00465 #define DMA_IT_TCIF4
                                                   ((uint32_t)0x20008020)
00466 #define DMA_IT_FEIF5
                                                   ((uint32_t)0xA0000040)
00467 #define DMA_IT_DMEIF5
                                                   ((uint32_t)0x20001100)
00468 #define DMA_IT_TEIF5
                                                   ((uint32_t)0x20002200)
00469 #define DMA_IT_HTIF5
                                                   ((uint32_t)0x20004400)
00470 #define DMA_IT_TCIF5
                                                   ((uint32_t)0x20008800)
00471 #define DMA_IT_FEIF6
                                                   ((uint32_t)0xA0010000)
00472 #define DMA IT DMEIF6
                                                   ((uint32 t)0x20041000)
00473 #define DMA_IT_TEIF6
                                                   ((uint32_t)0x20082000)
00474 #define DMA_IT_HTIF6
                                                   ((uint32_t)0x20104000)
00475 #define DMA_IT_TCIF6
                                                   ((uint32_t)0x20208000)
00476 #define DMA_IT_FEIF7
                                                   ((uint32_t)0xA0400000)
00477 #define DMA_IT_DMEIF7
                                                   ((uint32_t)0x21001000)
                                                   ((uint32_t)0x22002000)
((uint32_t)0x24004000)
00478 #define DMA_IT_TEIF7
00479 #define DMA_IT_HTIF7
00480 #define DMA IT TCIF7
                                                   ((uint32 t)0x28008000
00481
00482 #define IS_DMA_CLEAR_IT(IT) ((((IT) & 0x30000000) != 0x30000000) && \
                                     (((IT) \& 0x30000000) != 0) \&\& ((IT) != 0x00) \&\& (((IT) \& 0x40820082) == 0x00))
00483
00484
00485
00486 \#define IS_DMA_GET_IT(IT) (((IT) == DMA_IT_TCIF0) || ((IT) == DMA_IT_HTIF0)
                                   ((IT) == DMA_IT_TEIF0) || ((IT) == DMA_IT_DMEIF0) ||
00487
00488
                                   ((IT) == DMA_IT_FEIF0) || ((IT) == DMA_IT_TCIF1) || \
00489
                                   ((IT) == DMA_IT_HTIF1) || ((IT) == DMA_IT_TEIF1) ||
                                   ((IT) == DMA_IT_DMEIF1) || ((IT) == DMA_IT_FEIF1)
((IT) == DMA_IT_TCIF2) || ((IT) == DMA_IT_HTIF2)
00490
00491
```

```
((IT) == DMA_IT_TEIF2) || ((IT) == DMA_IT_DMEIF2)
                                 ((IT) == DMA_IT_FEIF2) || ((IT) == DMA_IT_TCIF3)
00493
00494
                                 ((IT) == DMA_IT_HTIF3) || ((IT) == DMA_IT_TEIF3)
00495
                                 ((IT) == DMA_IT_DMEIF3) | | ((IT) == DMA_IT_FEIF3)
                                                                                   11 \
                                 ((IT) == DMA_IT_TCIF4) || ((IT) == DMA_IT_HTIF4) ||
((IT) == DMA_IT_TEIF4) || ((IT) == DMA_IT_DMEIF4) ||
00496
00497
                                 ((IT) == DMA_IT_FEIF4) || ((IT) == DMA_IT_TCIF5)
00498
00499
                                 ((IT) == DMA_IT_HTIF5) || ((IT) == DMA_IT_TEIF5)
00500
                                 ((IT) == DMA_IT_DMEIF5)|| ((IT) == DMA_IT_FEIF5)
                                 ((IT) == DMA_IT_TCIF6) || ((IT) == DMA_IT_HTIF6) ||
((IT) == DMA_IT_TEIF6) || ((IT) == DMA_IT_DMEIF6) ||
00501
00502
                                 ((IT) == DMA_IT_FEIF6) || ((IT) == DMA_IT_TCIF7) ||
((IT) == DMA_IT_HTIF7) || ((IT) == DMA_IT_TEIF7) ||
00503
00504
                                 ((IT) == DMA_IT_DMEIF7)|| ((IT) == DMA_IT_FEIF7))
00505
                                        ((uint32_t)0x00000000)
00514 #define DMA_PINCOS_Psize
00515 #define DMA_PINCOS_WordAligned
                                               ((uint32_t)0x00008000)
00516
00517 #define IS DMA PINCOS SIZE(SIZE) (((SIZE) == DMA PINCOS Psize) ||
                                       ((SIZE) == DMA_PINCOS_WordAligned))
                                               ((uint32_t)0x00000000)
00527 #define DMA_FlowCtrl_Memory
00528 #define DMA_FlowCtrl_Peripheral
                                                ((uint32 t)0x00000020)
00529
00530 #define IS_DMA_FLOW_CTRL(CTRL) (((CTRL) == DMA_FlowCtrl_Memory) || \
                                      ((CTRL) == DMA_FlowCtrl_Peripheral))
00531
00540 #define DMA_Memory_0
                                               ((uint32_t)0x00000000)
00541 #define DMA_Memory_1
                                                ((uint32_t)0x00080000)
00542
00543 #define IS_DMA_CURRENT_MEM(MEM) (((MEM) == DMA_Memory_0) || ((MEM) == DMA_Memory_1))
00552 /* Exported macro ----
00553 /* Exported functions ------*/
00554
         Function used to set the DMA configuration to the default reset state *****/
00556 void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx);
00557
00559 void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct);
00560 void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct);
00561 void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
00564 void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos);
00565 void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl);
00566
00568 void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);
00569 uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);
00570
00572 void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
                                     uint32_t DMA_CurrentMemory);
00573
00574 void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
00575 void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
00576
                                  uint32_t DMA_MemoryTarget);
00577 uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);
00578
00579 /* Interrupts and flags management functions *****************************
00580 FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx);
00581 uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx);
00582 FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
00583 void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
00584 void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);
00585 ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
00586 void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
00587
00588 #ifdef __cplusplus
00589 }
00590 #endif
00591
00592 #endif /*__STM32F4xx_DMA_H */
00603 /******************** (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

# 7.28 CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_gpio.h File Reference

This file contains all the functions prototypes for the GPIO firmware library.

```
#include "stm32f4xx.h"
```

### **Data Structures**

struct GPIO InitTypeDef

GPIO Init structure definition

## **Macros**

```
• #define IS GPIO ALL PERIPH(PERIPH)

    #define IS GPIO MODE(MODE)

    #define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))

    #define IS GPIO SPEED(SPEED)

    #define IS_GPIO_PUPD(PUPD)

#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))

    #define GPIO_Pin_0 ((uint16_t)0x0001) /* Pin 0 selected */

    #define GPIO Pin 1 ((uint16 t)0x0002) /* Pin 1 selected */

• #define GPIO_Pin_2 ((uint16_t)0x0004) /* Pin 2 selected */

    #define GPIO_Pin_3 ((uint16_t)0x0008) /* Pin 3 selected */

    #define GPIO_Pin_4 ((uint16_t)0x0010) /* Pin 4 selected */

    #define GPIO_Pin_5 ((uint16_t)0x0020) /* Pin 5 selected */

• #define GPIO_Pin_6 ((uint16 t)0x0040) /* Pin 6 selected */

    #define GPIO_Pin_7 ((uint16 t)0x0080) /* Pin 7 selected */

    #define GPIO_Pin_8 ((uint16_t)0x0100) /* Pin 8 selected */

    #define GPIO_Pin_9 ((uint16_t)0x0200) /* Pin 9 selected */

    #define GPIO_Pin_10 ((uint16_t)0x0400) /* Pin 10 selected */

#define GPIO_Pin_11 ((uint16_t)0x0800) /* Pin 11 selected */

    #define GPIO Pin 12 ((uint16 t)0x1000) /* Pin 12 selected */

    #define GPIO Pin 13 ((uint16 t)0x2000) /* Pin 13 selected */

    #define GPIO_Pin_14 ((uint16_t)0x4000) /* Pin 14 selected */

    #define GPIO Pin 15 ((uint16 t)0x8000) /* Pin 15 selected */

    #define GPIO_Pin_All ((uint16 t)0xFFFF) /* All pins selected */

• #define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00))
• #define IS GET GPIO PIN(PIN)
• #define GPIO_PinSource0 ((uint8 t)0x00)

    #define GPIO_PinSource1 ((uint8 t)0x01)

    #define GPIO_PinSource2 ((uint8_t)0x02)

    #define GPIO PinSource3 ((uint8 t)0x03)

    #define GPIO_PinSource4 ((uint8_t)0x04)

    #define GPIO PinSource5 ((uint8 t)0x05)

• #define GPIO PinSource6 ((uint8 t)0x06)

    #define GPIO PinSource7 ((uint8 t)0x07)

    #define GPIO_PinSource8 ((uint8_t)0x08)

    #define GPIO_PinSource9 ((uint8_t)0x09)

• #define GPIO_PinSource10 ((uint8 t)0x0A)

    #define GPIO_PinSource11 ((uint8 t)0x0B)

    #define GPIO_PinSource12 ((uint8 t)0x0C)

    #define GPIO_PinSource13 ((uint8 t)0x0D)

    #define GPIO PinSource14 ((uint8 t)0x0E)
```

#define GPIO AF MCO ((uint8 t)0x00) /\* MCO (MCO1 and MCO2) Alternate Function mapping \*/

• #define GPIO AF RTC 50Hz ((uint8 t)0x00) /\* RTC 50Hz Alternate Function mapping \*/

AF 0 selection

 #define GPIO\_PinSource15 ((uint8\_t)0x0F) • #define IS\_GPIO\_PIN\_SOURCE(PINSOURCE)

 #define GPIO\_AF\_TAMPER ((uint8\_t)0x00) /\* TAMPER (TAMPER\_1 and TAMPER\_2) Alternate Function mapping \*/

- #define GPIO AF SWJ ((uint8 t)0x00) /\* SWJ (SWD and JTAG) Alternate Function mapping \*/
- #define GPIO\_AF\_TRACE ((uint8\_t)0x00) /\* TRACE Alternate Function mapping \*/
- #define GPIO\_AF\_TIM1 ((uint8\_t)0x01) /\* TIM1 Alternate Function mapping \*/

AF 1 selection

- #define GPIO\_AF\_TIM2 ((uint8 t)0x01) /\* TIM2 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM3 ((uint8\_t)0x02) /\* TIM3 Alternate Function mapping \*/
   AF 2 selection
- #define GPIO\_AF\_TIM4 ((uint8\_t)0x02) /\* TIM4 Alternate Function mapping \*/
- #define GPIO AF TIM5 ((uint8 t)0x02) /\* TIM5 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM8 ((uint8\_t)0x03) /\* TIM8 Alternate Function mapping \*/

AF 3 selection

- #define GPIO\_AF\_TIM9 ((uint8\_t)0x03) /\* TIM9 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM10 ((uint8\_t)0x03) /\* TIM10 Alternate Function mapping \*/
- #define GPIO AF TIM11 ((uint8 t)0x03) /\* TIM11 Alternate Function mapping \*/
- #define GPIO\_AF\_I2C1 ((uint8\_t)0x04) /\* I2C1 Alternate Function mapping \*/

AF 4 selection

- #define GPIO AF\_I2C2 ((uint8 t)0x04) /\* I2C2 Alternate Function mapping \*/
- #define GPIO\_AF\_I2C3 ((uint8 t)0x04) /\* I2C3 Alternate Function mapping \*/
- #define GPIO\_AF\_SPI1 ((uint8\_t)0x05) /\* SPI1 Alternate Function mapping \*/ AF 5 selection
- #define GPIO AF SPI2 ((uint8 t)0x05) /\* SPI2/I2S2 Alternate Function mapping \*/
- #define GPIO\_AF\_SPI3 ((uint8\_t)0x06) /\* SPI3/I2S3 Alternate Function mapping \*/
   AF 6 selection
- #define GPIO\_AF\_USART1 ((uint8\_t)0x07) /\* USART1 Alternate Function mapping \*/ AF 7 selection
- #define GPIO AF USART2 ((uint8 t)0x07) /\* USART2 Alternate Function mapping \*/
- #define GPIO AF USART3 ((uint8 t)0x07) /\* USART3 Alternate Function mapping \*/
- #define GPIO AF I2S3ext ((uint8 t)0x07) /\* I2S3ext Alternate Function mapping \*/
- #define GPIO\_AF\_UART4 ((uint8\_t)0x08) /\* UART4 Alternate Function mapping \*/ AF 8 selection
- #define **GPIO AF UART5** ((uint8 t)0x08) /\* UART5 Alternate Function mapping \*/
- #define GPIO AF USART6 ((uint8 t)0x08) /\* USART6 Alternate Function mapping \*/
- #define GPIO\_AF\_CAN1 ((uint8\_t)0x09) /\* CAN1 Alternate Function mapping \*/ AF 9 selection.
- #define GPIO\_AF\_CAN2 ((uint8\_t)0x09) /\* CAN2 Alternate Function mapping \*/
- #define GPIO\_AF\_TIM12 ((uint8\_t)0x09) /\* TIM12 Alternate Function mapping \*/
- #define GPIO AF TIM13 ((uint8 t)0x09) /\* TIM13 Alternate Function mapping \*/
- #define GPIO AF TIM14 ((uint8 t)0x09) /\* TIM14 Alternate Function mapping \*/
- #define GPIO\_AF\_OTG\_FS ((uint8\_t)0xA) /\* OTG\_FS Alternate Function mapping \*/
   AF 10 selection
- #define GPIO\_AF\_OTG\_HS ((uint8\_t)0xA) /\* OTG\_HS Alternate Function mapping \*/
- #define GPIO\_AF\_ETH ((uint8\_t)0x0B) /\* ETHERNET Alternate Function mapping \*/

AF 11 selection

```
    #define GPIO_AF_FSMC ((uint8_t)0xC) /* FSMC Alternate Function mapping */
        AF 12 selection
```

- #define GPIO\_AF\_OTG\_HS\_FS ((uint8\_t)0xC) /\* OTG HS configured in FS, Alternate Function mapping \*/
- #define GPIO AF SDIO ((uint8 t)0xC) /\* SDIO Alternate Function mapping \*/
- #define GPIO\_AF\_DCMI ((uint8\_t)0x0D) /\* DCMI Alternate Function mapping \*/

AF 13 selection

#define GPIO\_AF\_EVENTOUT ((uint8\_t)0x0F) /\* EVENTOUT Alternate Function mapping \*/
 AF 15 selection

- #define IS GPIO\_AF(AF)
- #define GPIO\_Mode\_AIN GPIO\_Mode\_AN
- #define GPIO AF OTG1 FS GPIO AF OTG FS
- #define GPIO\_AF\_OTG2\_HS GPIO\_AF\_OTG\_HS
- · #define GPIO AF OTG2 FS GPIO AF OTG HS FS

## **Enumerations**

enum GPIOMode\_TypeDef { GPIO\_Mode\_IN = 0x00 , GPIO\_Mode\_OUT = 0x01 , GPIO\_Mode\_AF = 0x02 , GPIO\_Mode\_AN = 0x03 }

GPIO Configuration Mode enumeration.

- enum GPIOOType\_TypeDef { GPIO\_OType\_PP = 0x00 , GPIO\_OType\_OD = 0x01 }
  - GPIO Output type enumeration.
- enum GPIOSpeed\_TypeDef { GPIO\_Speed\_2MHz = 0x00 , GPIO\_Speed\_25MHz = 0x01 , GPIO\_Speed\_50MHz = 0x02 , GPIO\_Speed\_100MHz = 0x03 }

GPIO Output Maximum frequency enumeration.

enum GPIOPuPd\_TypeDef { GPIO\_PuPd\_NOPULL = 0x00 , GPIO\_PuPd\_UP = 0x01 , GPIO\_PuPd\_DOWN = 0x02 }

GPIO Configuration PullUp PullDown enumeration.

enum BitAction { Bit\_RESET = 0 , Bit\_SET }

GPIO Bit SET and Bit RESET enumeration.

## **Functions**

void GPIO\_DeInit (GPIO\_TypeDef \*GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO Init (GPIO TypeDef \*GPIOx, GPIO InitTypeDef \*GPIO InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO\_InitStruct.

void GPIO\_StructInit (GPIO\_InitTypeDef \*GPIO\_InitStruct)

Fills each GPIO\_InitStruct member with its default value.

void GPIO PinLockConfig (GPIO TypeDef \*GPIOx, uint16 t GPIO Pin)

Locks GPIO Pins configuration registers.

• uint8\_t GPIO\_ReadInputDataBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Reads the specified input port pin.

uint16 t GPIO ReadInputData (GPIO TypeDef \*GPIOx)

Reads the specified GPIO input data port.

uint8 t GPIO ReadOutputDataBit (GPIO TypeDef \*GPIOx, uint16 t GPIO Pin)

Reads the specified output data port bit.

uint16 t GPIO ReadOutputData (GPIO TypeDef \*GPIOx)

Reads the specified GPIO output data port.

```
• void GPIO_SetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
```

Sets the selected data port bits.

• void GPIO\_ResetBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Clears the selected data port bits.

void GPIO\_WriteBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO\_Write (GPIO\_TypeDef \*GPIOx, uint16\_t PortVal)

Writes data to the specified GPIO data port.

• void GPIO\_ToggleBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Toggles the specified GPIO pins..

void GPIO\_PinAFConfig (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_PinSource, uint8\_t GPIO\_AF)

Changes the mapping of the specified pin.

## 7.28.1 Detailed Description

This file contains all the functions prototypes for the GPIO firmware library.

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

7.29 stm32f4xx\_gpio.h 1239

#### © COPYRIGHT 2011 STMicroelectronics

# 7.29 stm32f4xx\_gpio.h

```
Go to the documentation of this file.
```

```
00001
00023 /* Define to prevent recursive inclusion -----*/
00024 #ifndef __STM32F4xx_GPIO_H
00025 #define __STM32F4xx_GPIO_H
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Includes -
00032 #include "stm32f4xx.h"
00033
00042 /* Exported types -----
00043
00044 #define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) ||
00045
                                             ((PERIPH) == GPIOB) ||
00047
                                             ((PERIPH) == GPIOD)
00048
                                             ((PERIPH) == GPIOE) | | 
00049
                                             ((PERIPH) == GPIOF) || \
00050
                                             ((PERIPH) == GPIOG) ||
                                             ((PERIPH) == GPIOH) || \
00051
                                             ((PERIPH) == GPIOI))
00053
00057 typedef enum
00058 {
00059
        GPIO\_Mode\_IN = 0x00,
        GPIO\_Mode\_OUT = 0x01,
00060
        GPIO_Mode_AF = 0x02,
GPIO_Mode_AN = 0x03
00063 }GPIOMode_TypeDef;
00066
00070 typedef enum
00071 {
00072
        GPIO_OType_PP = 0x00,
       GPIO_OType_OD = 0x01
00073
00074 }GPIOOType_TypeDef;
00075 #define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))
00076
00077
00081 typedef enum
00082 {
        \begin{array}{lll} \text{GPIO\_Speed\_2MHz} &=& 0\,\text{x}\,\text{00}\,\text{,} \\ \text{GPIO\_Speed\_25MHz} &=& 0\,\text{x}\,\text{01}\,\text{,} \\ \text{GPIO\_Speed\_50MHz} &=& 0\,\text{x}\,\text{02}\,\text{,} \\ \end{array}
00083
00084
00085
        GPIO\_Speed\_100MHz = 0x03
00087 }GPIOSpeed_TypeDef;
00090
00094 typedef enum
00095 {
00096 GPIO_PuPd_NOPULL = 0x00,
       GPIO_PuPd_UP = 0x01,
GPIO_PuPd_DOWN = 0x02
00097
00098
00099 }GPIOPuPd_TypeDef;
00100 #define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PUPd_NOPULL) || ((PUPD) == GPIO_PUPd_UP) || \
00101 ((PUPD) == GPIO_PUPd_DOWN))
00102
00106 typedef enum
00107 {
00108
        Bit_RESET = 0,
00109
        Bit SET
00110 }BitAction;
00111 #define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
00112
00113
00117 typedef struct
00118 {
       uint32_t GPIO_Pin;
00119
```

```
GPIOMode_TypeDef GPIO_Mode;
        GPIOSpeed_TypeDef GPIO_Speed;
00125
00128
        GPIOOType_TypeDef GPIO_OType;
00131
        GPIOPuPd_TypeDef GPIO_PuPd;
00133 }GPIO_InitTypeDef;
00134
00135 /* Exported constants -----
00136
                                           00144 #define GPIO_Pin_0
00145 #define GPIO_Pin_1
00146 #define GPIO_Pin_2
00147 #define GPIO_Pin_3
                                           ((uint16_t)0x0008) /* Pin 3 selected */
                                           ((uint16_t)0x0010) /* Pin 4 selected */
((uint16_t)0x0020) /* Pin 5 selected */
((uint16_t)0x0040) /* Pin 6 selected */
00148 #define GPIO_Pin_4
00149 #define GPIO_Pin_5
00150 #define GPIO_Pin_6
                                          ((uint16_t)0x0080) /* Pin 7 selected */
((uint16_t)0x0100) /* Pin 8 selected */
((uint16_t)0x0200) /* Pin 9 selected */
((uint16_t)0x0400) /* Pin 10 selected */
00151 #define GPIO_Pin_7
00152 #define GPIO_Pin_8
00153 #define GPIO_Pin_9
00154 #define GPIO_Pin_10
                                           ((uint16_t)0x0800) /* Pin 11 selected */
00155 #define GPIO_Pin_11
00156 #define GPIO_Pin_12
                                           ((uint16_t)0x1000) /* Pin 12 selected */
00157 #define GPIO_Pin_13
                                           ((uint16_t)0x2000) /* Pin 13 selected */
00158 #define GPIO_Pin_14
                                           ((uint16_t)0x4000) /* Pin 14 selected */
                                           ((uint16_t)0x8000) /* Pin 15 selected */
((uint16_t)0xFFFF) /* All pins selected */
00159 #define GPIO Pin 15
00160 #define GPIO_Pin_All
00161
00162 #define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00))
00163 \#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \
00164
                                       ((PIN) == GPIO_Pin_1) ||
                                       ((PIN) == GPIO_Pin_2) ||
00165
00166
                                       ((PIN) == GPIO Pin 3) ||
00167
                                       ((PIN) == GPIO_Pin_4) ||
00168
                                       ((PIN) == GPIO_Pin_5) ||
00169
                                       ((PIN) == GPIO_Pin_6) ||
                                       ((PIN) == GPIO_Pin_7) ||
00170
                                       ((PIN) == GPIO_Pin_8) ||
00171
                                       ((PIN) == GPIO_Pin_9) || \
00172
                                       ((PIN) == GPIO_Pin_10) ||
                                       ((PIN) == GPIO_Pin_11) ||
00174
00175
                                       ((PIN) == GPIO_Pin_12) ||
00176
                                       ((PIN) == GPIO_Pin_13) ||
                                       ((PIN) == GPIO_Pin_14) ||
00177
                                       ((PIN) == GPIO Pin 15))
00178
00187 #define GPIO_PinSource0
                                           ((uint8_t)0x00)
00188 #define GPIO_PinSource1
                                           ((uint8_t)0x01)
00189 #define GPIO_PinSource2
                                           ((uint8_t)0x02)
00190 #define GPIO_PinSource3
                                           ((uint8_t)0x03)
00191 #define GPIO_PinSource4
                                           ((uint8 t)0x04)
00192 #define GPIO_PinSource5
                                           ((uint8 t)0x05)
00193 #define GPIO_PinSource6
                                           ((uint8 t)0x06)
00194 #define GPIO_PinSource7
                                           ((uint8_t)0x07)
00195 #define GPIO_PinSource8
                                           ((uint8_t)0x08)
00196 #define GPIO_PinSource9
                                           ((uint8_t)0x09)
00197 #define GPIO_PinSource10
                                           ((uint8_t)0x0A)
00198 #define GPIO_PinSource11
                                           ((uint8_t)0x0B)
00199 #define GPIO_PinSource12
                                           ((uint8 t)0x0C)
00200 #define GPIO_PinSource13
                                           ((uint8_t)0x0D)
00201 #define GPIO_PinSource14
                                           ((uint8_t)0x0E)
00202 #define GPIO_PinSource15
                                           ((uint8_t)0x0F)
00203
00204 #define IS GPIO PIN SOURCE(PINSOURCE) (((PINSOURCE) == GPIO PinSource0) ||
                                                ((PINSOURCE) == GPIO_PinSource1) ||
00205
00206
                                                ((PINSOURCE) == GPIO_PinSource2) ||
                                                ((PINSOURCE) == GPIO_PinSource3)
00207
00208
                                                ((PINSOURCE) == GPIO_PinSource4) ||
00209
                                                ((PINSOURCE) == GPIO_PinSource5) ||
                                                ((PINSOURCE) == GPIO_PinSource6) ||
00210
                                                ((PINSOURCE) == GPIO_PinSource7) ||
00211
00212
                                                ((PINSOURCE) == GPIO_PinSource8) ||
                                                ((PINSOURCE) == GPIO_PinSource9)
00214
                                                ((PINSOURCE) == GPIO_PinSource10) ||
00215
                                                ((PINSOURCE) == GPIO_PinSource11) ||
                                                ((PINSOURCE) == GPIO_PinSource12) ||
00216
                                                ((PINSOURCE) == GPIO PinSource13) ||
00217
                                                ((PINSOURCE) == GPIO_PinSource14) ||
00218
                                                ((PINSOURCE) == GPIO_PinSource15))
00219
                                      00230 #define GPIO_AF_RTC_50Hz
00231 #define GPIO_AF_MCO
00232 #define GPIO_AF_TAMPER
     mapping */
00233 #define GPIO_AF_SWJ
                                      ((uint8_t)0x00)    /* SWJ (SWD and JTAG) Alternate Function mapping */ ((uint8_t)0x00)    /* TRACE Alternate Function mapping */
00234 #define GPIO_AF_TRACE
00235
00239 #define GPIO_AF_TIM1
                                      ((uint8_t)0x01) /* TIM1 Alternate Function mapping */
00240 #define GPIO_AF_TIM2
                                      ((uint8_t)0x01) /* TIM2 Alternate Function mapping */
00241
00245 #define GPIO_AF_TIM3
                                      ((uint8 t)0x02) /* TIM3 Alternate Function mapping */
```

7.29 stm32f4xx\_gpio.h 1241

```
((uint8_t)0x02) /* TIM4 Alternate Function mapping */ ((uint8_t)0x02) /* TIM5 Alternate Function mapping */
00246 #define GPIO_AF_TIM4
00247 #define GPIO_AF_TIM5
00248
00252 #define GPIO AF TIM8
                                       ((uint8_t)0x03) /\star TIM8 Alternate Function mapping \star/
00253 #define GPIO_AF_TIM9
00254 #define GPIO_AF_TIM10
                                      ((uint8_t)0x03)  /* TIM9 Alternate Function mapping */
((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
00255 #define GPIO_AF_TIM11
                                       ((uint8_t)0x03) /* TIM11 Alternate Function mapping */
00256
00260 #define GPIO_AF_I2C1
                                       ((uint8_t)0x04) /* I2C1 Alternate Function mapping */
                                      ((uint8_t)0x04) /* I2C2 Alternate Function mapping */
((uint8_t)0x04) /* I2C3 Alternate Function mapping */
00261 #define GPIO_AF_I2C2
00262 #define GPIO AF I2C3
00263
                                      ((uint8_t)0x05)  /* SPI1 Alternate Function mapping */
((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping */
00267 #define GPIO_AF_SPI1
00268 #define GPIO_AF_SPI2
00269
00273 #define GPIO_AF_SPI3
                                      ((uint8_t)0x06) /* SPI3/I2S3 Alternate Function mapping */
00274
00278 #define GPIO AF USART1
                                       ((uint8 t)0x07)
                                                        /* USART1 Alternate Function mapping */
00279 #define GPIO_AF_USART2
                                       ((uint8_t)0x07) /* USART2 Alternate Function mapping */
00280 #define GPIO_AF_USART3
                                       ((uint8_t)0x07)
                                                        /* USART3 Alternate Function mapping */
00281 #define GPIO AF I2S3ext
                                       ((uint8 t) 0x07) /* I2S3ext Alternate Function mapping */
00282
00286 #define GPIO_AF_UART4
                                       ((uint8\_t)0x08) /* UART4 Alternate Function mapping */
00287 #define GPIO_AF_UART5
                                      ((uint8_t)0x08) /* UART5 Alternate Function mapping */
((uint8_t)0x08) /* USART6 Alternate Function mapping */
00288 #define GPIO_AF_USART6
00293 #define GPIO_AF_CAN1
                                       ((uint8_t)0x09) /* CAN1 Alternate Function mapping */
00294 #define GPIO_AF_CAN2
                                       ((uint8_t)0x09) /* CAN2 Alternate Function mapping */
00295 #define GPIO_AF_TIM12
                                       ((uint8_t)0x09) /* TIM12 Alternate Function mapping */
                                      ((uint8_t)0x09) /* TIM13 Alternate Function mapping */
((uint8_t)0x09) /* TIM14 Alternate Function mapping */
00296 #define GPIO AF TIM13
00297 #define GPIO_AF_TIM14
00298
00302 #define GPIO_AF_OTG_FS
                                       ((uint8_t)0xA) /* OTG_FS Alternate Function mapping */ ((uint8_t)0xA) /* OTG_HS Alternate Function mapping */
00303 #define GPIO_AF_OTG_HS
00304
00308 #define GPIO AF ETH
                                        ((uint8 t)0x0B) /* ETHERNET Alternate Function mapping */
00309
00313 #define GPIO_AF_FSMC
                                        ((uint8_t)0xC) /* FSMC Alternate Function mapping */
00314 #define GPIO_AF_OTG_HS_FS
                                        ((uint8_t)0xC) /* OTG HS configured in FS, Alternate Function mapping
00315 #define GPIO_AF_SDIO
                                        ((uint8_t)0xC) /* SDIO Alternate Function mapping */
00316
                                      ((uint8_t)0x0D) /* DCMI Alternate Function mapping */
00320 #define GPTO AF DCMT
00321
00325 #define GPIO_AF_EVENTOUT
                                      ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */
00326
00327 #define IS_GPIO_AF(AF)
                                 (((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14)
                                  00328
00329
00330
00331
                                   ((AF) == GPIO\_AF\_TIM3)
                                                                || ((AF) == GPIO_AF_TIM4)
                                   ((AF) == GPIO_AF_TIM5)
                                                               || ((AF) == GPIO_AF_TIM8)
00332
00333
                                   ((AF) == GPIO\_AF\_I2C1)
                                                               || ((AF) == GPIO_AF_I2C2)
                                                               || ((AF) == GPIO_AF_SPI1)
00334
                                   ((AF) == GPIO\_AF\_I2C3)
                                                               || ((AF) == GPIO_AF_TIM13)
                                   ((AF) == GPIO_AF_SPI2)
00335
                                  ((AF) == GPIO\_AF\_SPI3)
                                                               | | ((AF) == GPIO\_AF\_TIM14)
00336
                                   ((AF) == GPIO_AF_USART1)
                                                               || ((AF) == GPIO_AF_USART2)
                                   ((AF) == GPIO_AF_USART3)
                                                                || ((AF) == GPIO_AF_UART4)
00338
00339
                                   ((AF) == GPIO_AF_UART5)
                                                                || ((AF) == GPIO_AF_USART6) ||
                                                                00340
                                   ((AF) == GPIO\_AF\_CAN1)
                                  ((AF) == GPIO_AF_OTG_FS)
                                                                || ((AF) == GPIO_AF_OTG_HS) ||
00341
                                                                || ((AF) == GPIO_AF_FSMC)
00342
                                  ((AF) == GPIO AF ETH)
00343
                                  ((AF) == GPIO_AF_OTG_HS_FS) || ((AF) == GPIO_AF_SDIO)
                                  ((AF) == GPIO_AF_DCMI)
                                                                || ((AF) == GPIO_AF_EVENTOUT))
00344
00353 #define GPIO_Mode_AIN
                                        GPIO_Mode_AN
00354
00355 #define GPIO_AF_OTG1_FS
                                        GPIO_AF_OTG_FS
GPIO_AF_OTG_HS
00356 #define GPIO_AF_OTG2_HS
00357 #define GPIO_AF_OTG2_FS
                                        GPIO AF OTG HS FS
00367 /* Exported macro --
00368 /* Exported functions -----*/
00369
00370 /\star Function used to set the GPIO configuration to the default reset state ****/
00371 void GPIO_DeInit(GPIO_TypeDef* GPIOx);
00374 void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);
00375 void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);
00376 void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00377
00378 /* GPIO Read and Write functions ********************
00379 uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00380 uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx);
00381 uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00382 uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);
00383 void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
```

# 7.30 CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_rcc.h File Reference

This file contains all the functions prototypes for the RCC firmware library.

```
#include "stm32f4xx.h"
```

#### **Data Structures**

struct RCC ClocksTypeDef

### **Macros**

- #define RCC HSE OFF ((uint8 t)0x00)
- #define RCC HSE ON ((uint8 t)0x01)
- #define RCC\_HSE\_Bypass ((uint8\_t)0x05)
- #define IS\_RCC\_HSE(HSE)
- #define RCC\_PLLSource\_HSI ((uint32\_t)0x00000000)
- #define RCC PLLSource HSE ((uint32 t)0x00400000)
- #define IS RCC PLL SOURCE(SOURCE)
- #define IS RCC PLLM VALUE(VALUE) ((VALUE) <= 63)
- #define IS\_RCC\_PLLN\_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))</li>
- #define IS\_RCC\_PLLP\_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))
- #define IS\_RCC\_PLLQ\_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))</li>
- #define IS\_RCC\_PLLI2SN\_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))</li>
- #define IS\_RCC\_PLLI2SR\_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))</li>
- #define RCC\_SYSCLKSource\_HSI ((uint32\_t)0x00000000)
- #define RCC\_SYSCLKSource\_HSE ((uint32\_t)0x00000001)
- #define RCC SYSCLKSource PLLCLK ((uint32 t)0x00000002)
- #define IS RCC SYSCLK SOURCE(SOURCE)
- #define RCC SYSCLK Div1 ((uint32 t)0x00000000)
- #define RCC SYSCLK Div2 ((uint32 t)0x00000080)
- #define RCC\_SYSCLK\_Div4 ((uint32\_t)0x00000090)
- #define RCC\_SYSCLK\_Div8 ((uint32\_t)0x000000A0)
- #define RCC\_SYSCLK\_Div16 ((uint32\_t)0x000000B0)
- #define RCC\_SYSCLK\_Div64 ((uint32\_t)0x000000C0)
- #define RCC\_SYSCLK\_Div128 ((uint32\_t)0x000000D0)
- #define RCC\_SYSCLK\_Div256 ((uint32\_t)0x000000E0)
- #define RCC\_SYSCLK\_Div512 ((uint32\_t)0x000000F0)

- #define IS\_RCC\_HCLK(HCLK)
  #define RCC\_HCLK\_Div1 ((uint32\_t)0x00000000)
  #define RCC\_HCLK\_Div2 ((uint32\_t)0x00001000)
  #define RCC\_HCLK\_Div2 ((uint32\_t)0x00001400)
- #define RCC\_HCLK\_Div4 ((uint32\_t)0x00001400)
- #define RCC HCLK Div8 ((uint32 t)0x00001800)
- #define RCC\_HCLK\_Div16 ((uint32\_t)0x00001C00)
- #define IS\_RCC\_PCLK(PCLK)
- #define RCC\_IT\_LSIRDY ((uint8\_t)0x01)
- #define RCC\_IT\_LSERDY ((uint8\_t)0x02)
- #define RCC\_IT\_HSIRDY ((uint8\_t)0x04)
- #define RCC\_IT\_HSERDY ((uint8\_t)0x08)
- #define RCC\_IT\_PLLRDY ((uint8\_t)0x10)
- #define RCC\_IT\_PLLI2SRDY ((uint8\_t)0x20)
- #define RCC\_IT\_CSS ((uint8\_t)0x80)
- #define IS\_RCC\_IT(IT) ((((IT) & (uint8\_t)0xC0) == 0x00) && ((IT) != 0x00))
- #define IS RCC GET IT(IT)
- #define IS RCC CLEAR IT(IT) ((((IT) & (uint8 t)0x40) == 0x00) && ((IT) != 0x00))
- #define RCC\_LSE\_OFF ((uint8\_t)0x00)
- #define RCC LSE ON ((uint8 t)0x01)
- #define RCC\_LSE\_Bypass ((uint8\_t)0x04)
- #define IS RCC LSE(LSE)
- #define RCC RTCCLKSource LSE ((uint32 t)0x00000100)
- #define RCC RTCCLKSource LSI ((uint32 t)0x00000200)
- #define RCC\_RTCCLKSource\_HSE\_Div2 ((uint32\_t)0x00020300)
- #define RCC RTCCLKSource HSE Div3 ((uint32 t)0x00030300)
- #define RCC\_RTCCLKSource\_HSE\_Div4 ((uint32\_t)0x00040300)
- #define RCC\_RTCCLKSource\_HSE\_Div5 ((uint32\_t)0x00050300)
- #define RCC\_RTCCLKSource\_HSE\_Div6 ((uint32\_t)0x00060300)
- #define RCC RTCCLKSource HSE Div7 ((uint32 t)0x00070300)
- #define RCC\_RTCCLKSource\_HSE\_Div8 ((uint32\_t)0x00080300)
- #define RCC RTCCLKSource HSE Div9 ((uint32 t)0x00090300)
- #define RCC\_RTCCLKSource\_HSE\_Div10 ((uint32\_t)0x000A0300)
- #define RCC\_RTCCLKSource\_HSE\_Div11 ((uint32\_t)0x000B0300)
- #define RCC\_RTCCLKSource\_HSE\_Div12 ((uint32\_t)0x000C0300)
- #define RCC\_RTCCLKSource\_HSE\_Div13 ((uint32\_t)0x000D0300)
- #define RCC\_RTCCLKSource\_HSE\_Div14 ((uint32\_t)0x000E0300)
- #define RCC\_RTCCLKSource\_HSE\_Div15 ((uint32\_t)0x000F0300)
- #define RCC\_RTCCLKSource\_HSE\_Div16 ((uint32\_t)0x00100300)
- #define RCC\_RTCCLKSource\_HSE\_Div17 ((uint32\_t)0x00110300)
- #define RCC RTCCLKSource HSE Div18 ((uint32 t)0x00120300)
- #define RCC RTCCLKSource HSE Div19 ((uint32 t)0x00130300)
- #define RCC\_RTCCLKSource\_HSE\_Div20 ((uint32\_t)0x00140300)
- #define RCC RTCCLKSource HSE Div21 ((uint32 t)0x00150300)
- #define RCC\_RTCCLKSource\_HSE\_Div22 ((uint32\_t)0x00160300)
- #define RCC RTCCLKSource HSE Div23 ((uint32 t)0x00170300)
- #define RCC RTCCLKSource HSE Div24 ((uint32 t)0x00180300)
- #define RCC RTCCLKSource HSE Div25 ((uint32 t)0x00190300)
- #define RCC\_RTCCLKSource\_HSE\_Div26 ((uint32\_t)0x001A0300)
- #define RCC\_RTCCLKSource\_HSE\_Div27 ((uint32\_t)0x001B0300)
- #define RCC\_RTCCLKSource\_HSE\_Div28 ((uint32\_t)0x001C0300)
- #define RCC\_RTCCLKSource\_HSE\_Div29 ((uint32\_t)0x001D0300)
- #define RCC\_RTCCLKSource\_HSE\_Div30 ((uint32\_t)0x001E0300)
- #define RCC\_RTCCLKSource\_HSE\_Div31 ((uint32\_t)0x001F0300)
- #define IS\_RCC\_RTCCLK\_SOURCE(SOURCE)
- #define RCC\_I2S2CLKSource\_PLLI2S ((uint8\_t)0x00)

- #define RCC I2S2CLKSource Ext ((uint8 t)0x01)
- #define IS RCC I2SCLK SOURCE(SOURCE) (((SOURCE) == RCC I2S2CLKSource PLLI2S) ((SOURCE) == RCC\_I2S2CLKSource\_Ext))
- #define RCC AHB1Periph GPIOA ((uint32 t)0x00000001)
- #define RCC AHB1Periph GPIOB ((uint32 t)0x00000002)
- #define RCC AHB1Periph GPIOC ((uint32 t)0x00000004)
- #define RCC AHB1Periph GPIOD ((uint32 t)0x00000008)
- #define RCC AHB1Periph GPIOE ((uint32 t)0x00000010)
- #define RCC AHB1Periph GPIOF ((uint32 t)0x00000020)
- #define RCC AHB1Periph GPIOG ((uint32 t)0x00000040)
- #define RCC AHB1Periph\_GPIOH ((uint32\_t)0x00000080)
- #define RCC AHB1Periph GPIOI ((uint32 t)0x00000100)
- #define RCC AHB1Periph CRC ((uint32 t)0x00001000)
- #define RCC\_AHB1Periph\_FLITF ((uint32\_t)0x00008000)
- #define RCC\_AHB1Periph\_SRAM1 ((uint32\_t)0x00010000)
- #define RCC AHB1Periph SRAM2 ((uint32 t)0x00020000)
- #define RCC AHB1Periph BKPSRAM ((uint32 t)0x00040000)
- #define RCC AHB1Periph CCMDATARAMEN ((uint32 t)0x00100000)
- #define RCC AHB1Periph DMA1 ((uint32 t)0x00200000)
- #define RCC\_AHB1Periph\_DMA2 ((uint32\_t)0x00400000)
- #define RCC AHB1Periph ETH MAC ((uint32 t)0x02000000)
- #define RCC AHB1Periph ETH MAC Tx ((uint32 t)0x04000000)
- #define RCC AHB1Periph ETH MAC Rx ((uint32 t)0x08000000)
- #define RCC AHB1Periph ETH MAC PTP ((uint32 t)0x10000000)
- #define RCC AHB1Periph OTG HS ((uint32 t)0x20000000)
- #define RCC\_AHB1Periph\_OTG\_HS\_ULPI ((uint32\_t)0x40000000)
- #define IS\_RCC\_AHB1\_CLOCK\_PERIPH(PERIPH) ((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS RCC AHB1 RESET PERIPH(PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS RCC AHB1 LPMODE PERIPH(PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))
- #define RCC\_AHB2Periph\_DCMI ((uint32 t)0x00000001)
- #define RCC AHB2Periph CRYP ((uint32 t)0x00000010)
- #define RCC AHB2Periph HASH ((uint32 t)0x00000020)
- #define RCC AHB2Periph RNG ((uint32 t)0x00000040)
- #define RCC AHB2Periph OTG FS ((uint32 t)0x00000080)
- #define IS\_RCC\_AHB2\_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFF0E) == 0x00) && ((PERIPH) != 0x00))
- #define RCC\_AHB3Periph\_FSMC ((uint32\_t)0x00000001)
- #define IS RCC AHB3 PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00))
- #define RCC\_APB1Periph\_TIM2 ((uint32 t)0x00000001)
- #define RCC\_APB1Periph\_TIM3 ((uint32 t)0x00000002)
- #define RCC\_APB1Periph\_TIM4 ((uint32\_t)0x00000004)
- #define RCC APB1Periph TIM5 ((uint32 t)0x00000008)
- #define RCC\_APB1Periph\_TIM6 ((uint32\_t)0x00000010)
- #define RCC\_APB1Periph\_TIM7 ((uint32\_t)0x00000020) #define RCC APB1Periph TIM12 ((uint32 t)0x00000040)
- #define RCC APB1Periph TIM13 ((uint32 t)0x00000080)
- #define RCC\_APB1Periph\_TIM14 ((uint32\_t)0x00000100) #define RCC\_APB1Periph\_WWDG ((uint32\_t)0x00000800)
- #define RCC\_APB1Periph\_SPI2 ((uint32\_t)0x00004000)
- #define RCC APB1Periph SPI3 ((uint32 t)0x00008000)
- #define RCC\_APB1Periph\_USART2 ((uint32\_t)0x00020000)
- #define RCC APB1Periph USART3 ((uint32 t)0x00040000)
- #define RCC\_APB1Periph\_UART4 ((uint32\_t)0x00080000)

- #define RCC APB1Periph UART5 ((uint32 t)0x00100000)
- #define RCC\_APB1Periph\_I2C1 ((uint32\_t)0x00200000)
- #define RCC\_APB1Periph\_I2C2 ((uint32\_t)0x00400000)
- #define RCC APB1Periph I2C3 ((uint32 t)0x00800000)
- #define RCC\_APB1Periph\_CAN1 ((uint32\_t)0x02000000)
- #define RCC\_APB1Periph\_CAN2 ((uint32\_t)0x04000000)
- #define RCC APB1Periph PWR ((uint32 t)0x10000000)
- #define RCC APB1Periph DAC ((uint32 t)0x20000000)
- #define IS RCC APB1 PERIPH(PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))
- #define RCC APB2Periph\_TIM1 ((uint32 t)0x00000001)
- #define RCC\_APB2Periph\_TIM8 ((uint32 t)0x00000002)
- #define RCC APB2Periph USART1 ((uint32 t)0x00000010)
- #define RCC\_APB2Periph\_USART6 ((uint32\_t)0x00000020)
- #define RCC APB2Periph ADC ((uint32 t)0x00000100)
- #define RCC\_APB2Periph\_ADC1 ((uint32\_t)0x00000100)
- #define RCC APB2Periph ADC2 ((uint32 t)0x00000200)
- #define RCC\_APB2Periph\_ADC3 ((uint32\_t)0x00000400)
- #define RCC APB2Periph SDIO ((uint32 t)0x00000800)
- #define RCC APB2Periph SPI1 ((uint32 t)0x00001000)
- #define RCC\_APB2Periph\_SYSCFG ((uint32\_t)0x00004000)
- #define RCC\_APB2Periph\_TIM9 ((uint32\_t)0x00010000)
- #define RCC\_APB2Periph\_TIM10 ((uint32\_t)0x00020000)
- #define RCC APB2Periph TIM11 ((uint32 t)0x00040000)
- #define IS RCC APB2 PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
- #define IS\_RCC\_APB2\_RESET\_PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH) != 0x00))
- #define RCC MCO1Source HSI ((uint32 t)0x00000000)
- #define RCC\_MCO1Source\_LSE ((uint32\_t)0x00200000)
- #define RCC\_MCO1Source\_HSE ((uint32\_t)0x00400000)
- #define RCC MCO1Source PLLCLK ((uint32 t)0x00600000)
- #define RCC MCO1Div 1 ((uint32 t)0x00000000)
- #define RCC\_MCO1Div\_2 ((uint32\_t)0x04000000)
- #define RCC\_MCO1Div\_3 ((uint32\_t)0x05000000)
- #define RCC\_MCO1Div\_4 ((uint32\_t)0x06000000)
- #define RCC\_MCO1Div\_5 ((uint32\_t)0x07000000)
- #define IS\_RCC\_MCO1SOURCE(SOURCE)
- #define IS\_RCC\_MCO1DIV(DIV)
- #define RCC MCO2Source SYSCLK ((uint32 t)0x00000000)
- #define RCC MCO2Source PLLI2SCLK ((uint32 t)0x40000000)
- #define RCC MCO2Source HSE ((uint32 t)0x80000000)
- #define RCC MCO2Source PLLCLK ((uint32 t)0xC0000000)
- #define RCC\_MCO2Div\_1 ((uint32\_t)0x00000000)
- #define RCC MCO2Div 2 ((uint32 t)0x20000000)
- #define RCC\_MCO2Div\_3 ((uint32\_t)0x28000000)
- #define RCC\_MCO2Div\_4 ((uint32\_t)0x30000000)
- #define RCC MCO2Div 5 ((uint32 t)0x38000000)
- #define IS RCC MCO2SOURCE(SOURCE)
- #define IS RCC MCO2DIV(DIV)
- #define RCC FLAG HSIRDY ((uint8 t)0x21)
- #define RCC\_FLAG\_HSERDY ((uint8\_t)0x31)
- #define RCC\_FLAG\_PLLRDY ((uint8\_t)0x39)
- #define RCC\_FLAG\_PLLI2SRDY ((uint8\_t)0x3B)
- #define RCC\_FLAG\_LSERDY ((uint8\_t)0x41)
- #define RCC\_FLAG\_LSIRDY ((uint8\_t)0x61)
- #define RCC\_FLAG\_BORRST ((uint8\_t)0x79)

- #define RCC FLAG PINRST ((uint8 t)0x7A)
- #define RCC FLAG PORRST ((uint8 t)0x7B)
- #define RCC\_FLAG\_SFTRST ((uint8\_t)0x7C)
- #define RCC FLAG IWDGRST ((uint8 t)0x7D)
- #define RCC\_FLAG\_WWDGRST ((uint8\_t)0x7E)
- #define RCC\_FLAG\_LPWRRST ((uint8\_t)0x7F)
- #define IS RCC FLAG(FLAG)
- #define IS\_RCC\_CALIBRATION\_VALUE(VALUE) ((VALUE) <= 0x1F)

#### **Functions**

· void RCC\_DeInit (void)

Resets the RCC clock configuration to the default reset state.

• void RCC\_HSEConfig (uint8\_t RCC\_HSE)

Configures the External High Speed oscillator (HSE).

ErrorStatus RCC WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC AdjustHSICalibrationValue (uint8 t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC\_LSEConfig (uint8\_t RCC\_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC\_LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC\_PLLConfig (uint32\_t RCC\_PLLSource, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP, uint32\_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

• void RCC\_PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC\_PLLI2SConfig (uint32\_t PLLI2SN, uint32\_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

• void RCC\_PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC\_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC\_MCO1Config (uint32\_t RCC\_MCO1Source, uint32\_t RCC\_MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

void RCC MCO2Config (uint32 t RCC MCO2Source, uint32 t RCC MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

void RCC SYSCLKConfig (uint32 t RCC SYSCLKSource)

Configures the system clock (SYSCLK).

uint8\_t RCC\_GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC\_HCLKConfig (uint32\_t RCC\_SYSCLK)

Configures the AHB clock (HCLK).

void RCC\_PCLK1Config (uint32\_t RCC\_HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC PCLK2Config (uint32 t RCC HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC\_GetClocksFreq (RCC\_ClocksTypeDef \*RCC\_Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

void RCC RTCCLKConfig (uint32 t RCC RTCCLKSource)

Configures the RTC clock (RTCCLK).

void RCC RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC\_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC I2SCLKConfig (uint32 t RCC I2SCLKSource)

Configures the I2S clock source (I2SCLK).

void RCC\_AHB1PeriphClockCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
 Enables or disables the AHB1 peripheral clock.

- void RCC\_AHB2PeriphClockCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)
   Enables or disables the AHB2 peripheral clock.
- void RCC\_AHB3PeriphClockCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Enables or disables the AHB3 peripheral clock.
- void RCC\_APB1PeriphClockCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)
   Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC\_APB2PeriphClockCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC\_AHB1PeriphResetCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
   Forces or releases AHB1 peripheral reset.
- void RCC\_AHB2PeriphResetCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)
   Forces or releases AHB2 peripheral reset.
- void RCC\_AHB3PeriphResetCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Forces or releases AHB3 peripheral reset.
- void RCC\_APB1PeriphResetCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState) Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC\_APB2PeriphResetCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Forces or releases High Speed APB (APB2) peripheral reset.
- void RCC\_AHB1PeriphClockLPModeCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState) Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB2PeriphClockLPModeCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)

  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB3PeriphClockLPModeCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)

  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB1PeriphClockLPModeCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)

  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB2PeriphClockLPModeCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)

  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
- void RCC ITConfig (uint8 t RCC IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

• FlagStatus RCC\_GetFlagStatus (uint8\_t RCC\_FLAG)

Checks whether the specified RCC flag is set or not.

void RCC\_ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC\_FLAG\_PINRST, RCC\_FLAG\_PORRST, RCC\_FLAG\_SFTRST, RCC\_FLAG\_IWDGRST, RCC\_FLAG\_WWDGRST, RCC\_FLAG\_LPWRRST.

ITStatus RCC\_GetITStatus (uint8\_t RCC\_IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC\_ClearITPendingBit (uint8\_t RCC\_IT)

Clears the RCC's interrupt pending bits.

## 7.30.1 Detailed Description

This file contains all the functions prototypes for the RCC firmware library.

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

## © COPYRIGHT 2011 STMicroelectronics

## 7.31 stm32f4xx rcc.h

### Go to the documentation of this file.

```
00022 /\star Define to prevent recursive inclusion -----\star/
00023 #ifndef ___STM32F4xx_RCC_H
00024 #define __STM32F4xx_RCC_H
00025
00026 #ifdef __cplusplus
00027 extern "C" {
00028 #endif
00029
00030 /* Includes -----
00031 #include "stm32f4xx.h"
00032
00041 /* Exported types -----*/
00042 typedef struct
00043 {
00044 uint32_t SYSCLK_Frequency;
00045 uint32_t HCLK_Frequency;
00046 uint32_t PCLK1_Frequency;
00047 uint32_t PCLK2_Frequency;
00048 }RCC_ClocksTypeDef;
00049
00050 /* Exported constants -----*/
00051
00059 #define RCC_HSE_OFF
                                              ((uint8_t)0x00)
00060 #define RCC_HSE_ON
                                              ((uint8_t)0x01)
```

7.31 stm32f4xx rcc.h 1249

```
00061 #define RCC_HSE_Bypass
                                                 ((uint8_t)0x05)
00062 #define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
00063
                                 ((HSE) == RCC_HSE_Bypass))
00071 #define RCC_PLLSource_HSI
                                                 ((uint32_t)0x00000000)
00072 #define RCC_PLLSource_HSE
((SOURCE) == RCC_PLLSource_HSE))
00075 #define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63)
00076 #define IS_RCC_PLLN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
00077 #define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) ==
      8))
00078 #define IS RCC PLLO VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))
00079
00080 #define IS_RCC_PLLI2SN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
00081 \#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))
00089 #define RCC_SYSCLKSource_HSI
                                                 ((uint32_t)0x00000000)
00090 #define RCC_SYSCLKSource_HSE
00091 #define RCC_SYSCLKSource_PLLCLK
                                                  ((uint32_t)0x00000001)
                                                  ((uint32_t)0x00000002)
00092 #define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) ||
                                               ((SOURCE) == RCC_SYSCLKSource_HSE) || \
00093
                                               ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
00094
00102 #define RCC_SYSCLK_Div1
                                                  ((uint32_t)0x00000000)
00103 #define RCC_SYSCLK_Div2
00104 #define RCC_SYSCLK_Div4
00105 #define RCC_SYSCLK_Div8
                                                 ((uint32_t) 0x00000080)
((uint32_t) 0x00000090)
                                                  ((uint32_t)0x000000A0)
00106 #define RCC_SYSCLK_Div16
                                                  ((uint32_t)0x000000B0)
00107 #define RCC_SYSCLK_Div64
                                                  ((uint32_t)0x000000C0)
00108 #define RCC_SYSCLK_Div128
                                                  ((uint32_t)0x000000D0)
00109 #define RCC_SYSCLK_Div256
00110 #define RCC_SYSCLK_Div512
                                                  ((uint32_t)0x000000E0)
                                                  ((uint32 t)0x000000F0)
00114
                                   ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) ||
00115
                                   ((HCLK) == RCC_SYSCLK_Div512))
                                                  ((uint32_t)0x00000000)
00123 #define RCC_HCLK_Div1
00124 #define RCC_HCLK_Div2
                                                  ((uint32_t)0x00001000)
00125 #define RCC_HCLK_Div4
                                                  ((uint32_t)0x00001400)
00126 #define RCC_HCLK_Div8
                                                  ((uint32_t)0x00001800)
00127 #define RCC_HCLK_Div16
                                                  ((uint32_t)0x00001C00)
((PCLK) == RCC HCLK Div16))
00130
                                                  ((uint8_t)0x01)
00138 #define RCC_IT_LSIRDY
00139 #define RCC_IT_LSERDY
                                                  ((uint8_t)0x02)
00140 #define RCC_IT_HSIRDY
                                                  ((uint8_t)0x04)
00141 #define RCC_IT_HSERDY
                                                  ((uint8_t)0x08)
00142 #define RCC_IT_PLLRDY
00143 #define RCC_IT_PLLI2SRDY
                                                  ((uint8_t)0x10)
                                                  ((uint8_t)0x20)
00144 #define RCC_IT_CSS
                                                  ((uint8_t)0x80)
00145 #define IS_RCC_IT(IT) ((((IT) & (uint8_t)0xC0) == 0x00) && ((IT) != 0x00))
((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \
((IT) == RCC_IT_PLLI2SRDY))
00148
00149
00150 #define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x40) == 0x00) && ((IT) != 0x00))
00158 #define RCC_LSE_OFF
                                                 ((uint8_t)0x00)
00159 #define RCC_LSE_ON
                                                  ((uint8_t)0x01)
00160 #define RCC_LSE_Bypass
                                                 ((uint8_t)0x04)
00161 #define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
                                ((LSE) == RCC_LSE_Bypass))
00162
                                                 ((uint32_t)0x00000100)
((uint32_t)0x00000200)
00170 #define RCC_RTCCLKSource_LSE
00171 #define RCC_RTCCLKSource_LSI
00172 #define RCC_RTCCLKSource_HSE_Div2
                                                  ((uint32_t)0x00020300)
00173 #define RCC_RTCCLKSource_HSE_Div3
                                                  ((uint32_t)0x00030300)
00174 #define RCC_RTCCLKSource_HSE_Div4
                                                  ((uint32_t)0x00040300)
00175 #define RCC_RTCCLKSource_HSE_Div5
00176 #define RCC_RTCCLKSource_HSE_Div6
                                                  ((uint32_t)0x00050300)
                                                  ((uint32_t)0x00060300)
00177 #define RCC_RTCCLKSource_HSE_Div7
                                                  ((uint32_t)0x00070300)
00178 #define RCC_RTCCLKSource_HSE_Div8
                                                  ((uint32_t)0x00080300)
00179 #define RCC_RTCCLKSource_HSE_Div9
                                                  ((uint32_t)0x00090300)
00180 #define RCC_RTCCLKSource_HSE_Div10
                                                  ((uint32_t)0x000A0300)
00181 #define RCC_RTCCLKSource_HSE_Div11 00182 #define RCC_RTCCLKSource_HSE_Div12
                                                  ((uint32_t)0x000B0300)
                                                  ((uint32_t)0x000C0300)
00183 #define RCC_RTCCLKSource_HSE_Div13
                                                  ((uint32_t)0x000D0300)
00184 #define RCC_RTCCLKSource_HSE_Div14
                                                  ((uint32_t)0x000E0300)
00185 #define RCC_RTCCLKSource_HSE_Div15
                                                  ((uint32_t)0x000F0300)
00186 #define RCC_RTCCLKSource_HSE_Div16
                                                  ((uint32_t)0x00100300)
00187 #define RCC_RTCCLKSource_HSE_Div17 00188 #define RCC_RTCCLKSource_HSE_Div18
                                                  ((uint32_t)0x00110300)
                                                  ((uint32_t)0x00120300)
00189 #define RCC_RTCCLKSource_HSE_Div19
                                                  ((uint32_t)0x00130300)
00190 #define RCC_RTCCLKSource_HSE_Div20
                                                  ((uint32_t)0x00140300)
00191 #define RCC_RTCCLKSource_HSE_Div21
                                                  ((uint32_t)0x00150300)
00192 #define RCC_RTCCLKSource_HSE_Div22
                                                  ((uint32_t)0x00160300)
00193 #define RCC_RTCCLKSource_HSE_Div23
00194 #define RCC_RTCCLKSource_HSE_Div24
00195 #define RCC_RTCCLKSource_HSE_Div25
                                                  ((uint32_t)0x00170300)
                                                 ((uint32_t)0x00180300)
((uint32_t)0x00190300)
```

```
00196 #define RCC_RTCCLKSource_HSE_Div26
                                                       ((uint32_t)0x001A0300)
                                                       ((uint32_t)0x001B0300)
00197 #define RCC_RTCCLKSource_HSE_Div27
00198 #define RCC_RTCCLKSource_HSE_Div28
                                                       ((uint32_t)0x001C0300)
00199 #define RCC_RTCCLKSource_HSE_Div29
                                                       ((uint32_t)0x001D0300)
00200 #define RCC_RTCCLKSource_HSE_Div30 00201 #define RCC_RTCCLKSource_HSE_Div31
                                                       ((uint32_t)0x001E0300)
                                                       ((uint32_t)0x001F0300)
00202 #define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) ||
                                                   ((SOURCE) == RCC_RTCCLKSource_LSI) || \
00203
00204
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div2)
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div3) ||
((SOURCE) == RCC_RTCCLKSource_HSE_Div4) ||
00205
00206
00207
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div5) ||
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div6) ||
00208
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div7)
00209
00210
                                                    (SOURCE) == RCC_RTCCLKSource_HSE_Div8) ||
00211
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div9) ||
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div10) ||
00212
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div11) ||
00213
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div12) ||
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div13) ||
00215
00216
                                                    (SOURCE) == RCC_RTCCLKSource_HSE_Div14)
00217
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div15)
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div16) ||
00218
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div17) ||
00219
00220
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div18) ||
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div19)
                                                    (SOURCE) == RCC_RTCCLKSource_HSE_Div20)
00222
00223
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div21)
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div22) ||
((SOURCE) == RCC_RTCCLKSource_HSE_Div23) ||
00224
00225
00226
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div24) ||
00227
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div25) ||
                                                    (SOURCE) == RCC_RTCCLKSource_HSE_Div26)
00228
00229
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div27)
00230
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div28)
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div29) ||
00231
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div30) ||
00232
                                                   ((SOURCE) == RCC_RTCCLKSource_HSE_Div31))
00241 #define RCC I2S2CLKSource PLLI2S
                                                           ((uint8_t)0x00)
00242 #define RCC_I2S2CLKSource_Ext
                                                           ((uint8_t)0x01)
00243
00244 #define IS RCC I2SCLK SOURCE(SOURCE) (((SOURCE) == RCC I2S2CLKSource PLLI2S) || ((SOURCE) ==
      RCC_I2S2CLKSource_Ext))
00252 #define RCC_AHB1Periph_GPIOA
                                                      ((uint32_t)0x00000001)
00253 #define RCC_AHB1Periph_GPIOB
                                                       ((uint32_t)0x00000002)
00254 #define RCC_AHB1Periph_GPIOC
                                                       ((uint32_t)0x00000004)
00255 #define RCC_AHB1Periph_GPIOD
                                                       ((uint32_t)0x00000008)
00256 #define RCC_AHB1Periph_GPIOE 00257 #define RCC_AHB1Periph_GPIOF
                                                      ((uint32_t)0x00000010)
                                                      ((uint32_t)0x00000020)
00258 #define RCC_AHB1Periph_GPIOG
                                                      ((uint32_t)0x00000040)
00259 #define RCC_AHB1Periph_GPIOH
                                                      ((uint32_t)0x00000080)
00260 #define RCC_AHB1Periph_GPIOI
                                                       ((uint32_t)0x00000100)
00261 #define RCC_AHB1Periph_CRC
                                                       ((uint32_t)0x00001000)
00262 #define RCC_AHB1Periph_FLITF
00263 #define RCC_AHB1Periph_SRAM1
00264 #define RCC_AHB1Periph_SRAM2
                                                       ((uint32_t)0x00008000)
                                                       (uint32_t)0x00010000)
                                                       ((uint32_t)0x00020000)
00265 #define RCC_AHB1Periph_BKPSRAM
                                                       ((uint32_t)0x00040000)
00266 #define RCC_AHB1Periph_CCMDATARAMEN
                                                       ((uint32_t)0x00100000)
00267 #define RCC_AHB1Periph_DMA1
                                                       ((uint32_t)0x00200000)
00268 #define RCC_AHB1Periph_DMA2
00269 #define RCC_AHB1Periph_ETH_MAC
00270 #define RCC_AHB1Periph_ETH_MAC_Tx
                                                       ((uint32_t)0x00400000)
                                                       ((uint32_t)0x02000000)
                                                      ((uint32_t)0x04000000)
((uint32_t)0x08000000)
00271 #define RCC_AHB1Periph_ETH_MAC_Rx
00272 #define RCC_AHB1Periph_ETH_MAC_PTP
                                                       ((uint32_t)0x10000000)
00273 #define RCC_AHB1Periph_OTG_HS
                                                       ((uint32_t)0x20000000)
00274 #define RCC_AHB1Periph_OTG_HS_ULPI
                                                       ((uint32_t)0x40000000)
00275 #define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) ((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
00276 #define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
00277 #define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))
00285 #define RCC_AHB2Periph_DCMI
                                                      ((uint32_t)0x00000001)
00286 #define RCC_AHB2Periph_CRYP
                                                       ((uint32_t)0x00000010)
00287 #define RCC_AHB2Periph_HASH
                                                       ((uint32_t)0x00000020)
00298 #define RCC_AHB3Periph_FSMC
                                                        ((uint32_t)0x00000001)
00299 #define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00))
00307 #define RCC_APB1Periph_TIM2
                                                       ((uint32_t)0x00000001)
00308 #define RCC_APB1Periph_TIM3
00309 #define RCC_APB1Periph_TIM4
                                                       ((uint32_t)0x00000002)
                                                       ((uint32_t)0x00000004)
00310 #define RCC_APB1Periph_TIM5
                                                      ((uint32_t)0x00000008)
00311 #define RCC_APB1Periph_TIM6
                                                       ((uint32_t)0x00000010)
00312 #define RCC_APB1Periph_TIM7
                                                       ((uint32_t)0x00000020)
00313 #define RCC_APB1Periph_TIM12
                                                       ((uint32_t)0x00000040)
00314 #define RCC_APB1Periph_TIM13
00315 #define RCC_APB1Periph_TIM14
00316 #define RCC_APB1Periph_WWDG
                                                      ((uint32_t)0x00000080)
                                                      ((uint32_t)0x00000100)
((uint32_t)0x00000800)
```

7.31 stm32f4xx rcc.h 1251

```
00317 #define RCC_APB1Periph_SPI2
                                                    ((uint32_t)0x00004000)
00318 #define RCC_APB1Periph_SPI3
                                                     ((uint32_t)0x00008000)
00319 #define RCC_APB1Periph_USART2
                                                     ((uint32_t)0x00020000)
00320 #define RCC_APB1Periph_USART3
                                                    ((uint32_t)0x00040000)
00321 #define RCC_APB1Periph_UART4
00322 #define RCC_APB1Periph_UART5
                                                    ((uint32_t)0x00080000)
                                                    ((uint32_t)0x00100000)
00323 #define RCC_APB1Periph_I2C1
                                                    ((uint32_t)0x00200000)
00324 #define RCC_APB1Periph_I2C2
                                                    ((uint32_t)0x00400000)
00325 #define RCC_APB1Periph_I2C3
                                                    ((uint32_t)0x00800000)
00326 #define RCC_APB1Periph_CAN1 00327 #define RCC_APB1Periph_CAN2
                                                    ((uint32_t)0x02000000)
                                                    ((uint32_t)0x04000000)
00328 #define RCC_APB1Periph_PWR
                                                    ((uint32_t)0x10000000)
00329 #define RCC_APB1Periph_DAC
                                                     ((uint32_t)0x20000000)
00330 #define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))
00338 #define RCC_APB2Periph_TIM1
                                           ((uint32_t)0x0000001)
00339 #define RCC_APB2Periph_TIM8
00340 #define RCC_APB2Periph_USART1
00341 #define RCC_APB2Periph_USART6
                                                    ((uint32_t)0x00000002)
                                                    ((uint32_t)0x00000010)
                                                    ((uint32_t)0x00000020)
00342 #define RCC_APB2Periph_ADC
                                                   ((uint32_t)0x00000100)
00343 #define RCC_APB2Periph_ADC1
                                                    ((uint32_t)0x00000100)
00344 #define RCC_APB2Periph_ADC2
                                                   ((uint32_t)0x00000200)
00345 #define RCC_APB2Periph_ADC3
00346 #define RCC_APB2Periph_SDIO
00347 #define RCC_APB2Periph_SPI1
00348 #define RCC_APB2Periph_SYSCFG
                                                    ((uint32_t)0x00000400)
                                                    ((uint32_t)0x00000800)
                                                    ((uint32_t)0x00001000)
                                                    ((uint32_t)0x00004000)
00349 #define RCC_APB2Periph_TIM9
                                                    ((uint32_t)0x00010000)
00350 #define RCC_APB2Periph_TIM10
                                                    ((uint32_t)0x00020000)
00351 #define RCC_APB2Periph_TIM11
                                                    ((uint32_t)0x00040000)
00351 #define RCC_AFB2_FERIPH_ITM1 ((UTRICS_C).0X00040000)
00352 #define IS_RCC_APB2_PERIPH(PERIPH) (((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
00363 #define IS_RCC_APB2_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH) != 0x00))
00361 #define RCC_MC01Source_HSI ((uint32_t)0x00000000)
00362 #define RCC_MC01Source_LSE ((uint32_t)0x00200000)
00363 #define RCC_MCO1Source_HSE
                                                     ((uint32_t)0x00400000)
00364 #define RCC_MCO1Source_PLLCLK
                                                    ((uint32_t)0x00600000)
00365 #define RCC_MC01Div_1
                                                    ((uint32_t)0x00000000)
00366 #define RCC_MC01Div_2
00367 #define RCC_MC01Div_3
                                                     ((uint32_t)0x04000000)
                                                     ((uint32 t)0x05000000)
00368 #define RCC_MCO1Div_4
                                                    ((uint32_t)0x06000000)
00369 #define RCC_MCO1Div_5
                                                     ((uint32_t)0x07000000)
00370 #define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MC01Source_HSI) || ((SOURCE) ==
      RCC_MCO1Source_LSE) || \
00371
                                            ((SOURCE) == RCC MCO1Source HSE) || ((SOURCE) ==
      RCC MCO1Source PLLCLK))
00372
00373 #define IS_RCC_MCO1DIV(DIV) (((DIV) == RCC_MCO1Div_1) || ((DIV) == RCC_MCO1Div_2) ||
                          ((DIV) == RCC_MCO1Div_3) || ((DIV) == RCC_MCO1Div_4) || \
00374
00375
                                       ((DIV) == RCC_MCO1Div_5))
                                               ((uint32_t)0x00000000)
((uint32_t)0x40000000)
00383 #define RCC_MCO2Source_SYSCLK
00384 #define RCC_MCO2Source_PLLI2SCLK
00385 #define RCC_MCO2Source_HSE
                                                   ((uint32 t)0x80000000)
00386 #define RCC_MCO2Source_PLLCLK
                                                    ((uint32_t)0xC0000000)
00387 #define RCC_MCO2Div_1
                                                    ((uint32_t)0x00000000)
00388 #define RCC_MCO2Div_2
                                                    ((uint32_t)0x20000000)
00389 #define RCC_MCO2Div_3
00390 #define RCC_MCO2Div_4
                                                    ((uint32_t)0x28000000)
                                                    ((uint32_t)0x30000000)
00391 #define RCC_MCO2Div_5
                                                     ((uint32 t)0x38000000)
00392 #define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2Source_SYSCLK) || ((SOURCE) ==
      RCC_MCO2Source_PLLI2SCLK) | | \
00393
                                             ((SOURCE) == RCC_MCO2Source_HSE) || ((SOURCE) ==
      RCC_MCO2Source_PLLCLK))
00394
((DIV) == RCC_MCO2Div_5))
00405 #define RCC_FLAG_HSIRDY
                                                     ((uint8_t)0x21)
00406 #define RCC_FLAG_HSERDY
                                                    ((uint8_t)0x31)
00407 #define RCC_FLAG_PLLRDY
00408 #define RCC_FLAG_PLLI2SRDY
                                                    ((uint8_t)0x39)
                                                    ((uint8_t)0x3B)
00409 #define RCC_FLAG_LSERDY
                                                    ((uint8 t)0x41)
00410 #define RCC_FLAG_LSIRDY
                                                    ((uint8_t)0x61)
00411 #define RCC_FLAG_BORRST
                                                    ((uint8_t)0x79)
00412 #define RCC_FLAG_PINRST
                                                    ((uint8_t)0x7A)
00413 #define RCC_FLAG_PORRST
00414 #define RCC_FLAG_SFTRST
                                                    ((uint8_t)0x7B)
                                                    ((uint8_t)0x7C)
00415 #define RCC_FLAG_IWDGRST
                                                    ((uint8 t)0x7D)
00416 #define RCC_FLAG_WWDGRST
                                                    ((uint8_t)0x7E)
00417 #define RCC_FLAG_LPWRRST
                                                    ((uint8_t)0x7F)
((FLAG) == RCC_FLAG_ESTRST) || ((FLAG) == RCC_FLAG_EORRST) || ((FLAG) == RCC_FLAG_EORRST) ||
00421
00422
                                     ((FLAG) == RCC_FLAG_WWDGRST)|| ((FLAG) == RCC_FLAG_LPWRRST)||
00423
                                     ((FLAG) == RCC_FLAG_PLLI2SRDY))
00424
00425 #define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
00434 /* Exported macro -----*/
00435 /* Exported functions -----*/
```

```
00437 /* Function used to set the RCC clock configuration to the default reset state */
00438 void RCC_DeInit (void);
00439
00440 /* Internal/external clocks, PLL, CSS and MCO configuration functions ********/
00441 void RCC_HSEConfig(uint8_t RCC_HSE);
00442 ErrorStatus RCC_WaitForHSEStartUp(void);
00443 void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue);
00444 void RCC_HSICmd(FunctionalState NewState);
00445 void RCC_LSEConfig(uint8_t RCC_LSE);
00446 void RCC_LSICmd(FunctionalState NewState);
00447
00448 void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLM, uint32_t PLLM, uint32_t PLLM,
     PLLQ);
00449 void RCC_PLLCmd(FunctionalState NewState);
00450 void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR);
00451 void RCC PLLI2SCmd(FunctionalState NewState);
00452
00453 void RCC_ClockSecuritySystemCmd(FunctionalState NewState);
00454 void RCC_MCOlConfig(uint32_t RCC_MCOlSource, uint32_t RCC_MCOlDiv);
00455 void RCC_MC02Config(uint32_t RCC_MC02Source, uint32_t RCC_MC02Div);
00456
00457 /* System, AHB and APB busses clocks configuration functions *******************************
00458 void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource);
00459 uint8_t RCC_GetSYSCLKSource(void);
00460 void RCC_HCLKConfig(uint32_t RCC_SYSCLK);
00461 void RCC_PCLK1Config(uint32_t RCC_HCLK);
00462 void RCC_PCLK2Config(uint32_t RCC_HCLK);
00463 void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
00464
00466 void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource);
00467 void RCC_RTCCLKCmd(FunctionalState NewState);
00468 void RCC_BackupResetCmd(FunctionalState NewState);
00469 void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource);
00470
00471 void RCC AHB1PeriphClockCmd(uint32 t RCC AHB1Periph, FunctionalState NewState);
00472 void RCC_AHB2PeriphClockCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState);
00473 void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState);
00474 void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
00475 void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
00476
00477 void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState);
00478 void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState);
00479 void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState);
00480 void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
00481 void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
00482
00483 void RCC AHB1PeriphClockLPModeCmd(uint32 t RCC AHB1Periph, FunctionalState NewState);
00484 void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState);
00485 void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState);
00486 void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
00487 void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
00488
00490 void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState);
00491 FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG);
00492 void RCC_ClearFlag(void);
00493 ITStatus RCC_GetITStatus(uint8_t RCC_IT);
00494 void RCC_ClearITPendingBit(uint8_t RCC_IT);
00495
00496 #ifdef __cplusplus
00497
00498 #endif
00499
00500 #endif /* ___STM32F4xx_RCC_H */
00501
00510 /************************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

# 7.32 CUBE\_IDE/VGA/Core/Inc/stm32f4xx\_tim.h File Reference

This file contains all the functions prototypes for the TIM firmware library.

```
#include "stm32f4xx.h"
```

### **Data Structures**

struct TIM\_TimeBaseInitTypeDef

TIM Time Base Init structure definition

struct TIM\_OCInitTypeDef

TIM Output Compare Init structure definition

struct TIM ICInitTypeDef

TIM Input Capture Init structure definition

struct TIM BDTRInitTypeDef

BDTR structure definition.

#### **Macros**

- #define IS TIM ALL PERIPH(PERIPH)
- #define IS TIM LIST1 PERIPH(PERIPH)
- #define IS\_TIM\_LIST2\_PERIPH(PERIPH)
- #define IS\_TIM\_LIST3\_PERIPH(PERIPH)
- #define IS\_TIM\_LIST4\_PERIPH(PERIPH)
- #define IS\_TIM\_LIST5\_PERIPH(PERIPH)
- #define IS TIM LIST6 PERIPH(TIMx)
- #define TIM\_OCMode\_Timing ((uint16 t)0x0000)
- #define TIM OCMode Active ((uint16 t)0x0010)
- #define TIM\_OCMode\_Inactive ((uint16\_t)0x0020)
- #define TIM\_OCMode\_Toggle ((uint16\_t)0x0030)
- #define TIM\_OCMode\_PWM1 ((uint16\_t)0x0060)
- #define TIM\_OCMode\_PWM2 ((uint16\_t)0x0070)
- #define IS TIM OC MODE(MODE)
- #define IS TIM OCM(MODE)
- #define TIM\_OPMode\_Single ((uint16\_t)0x0008)
- #define TIM OPMode Repetitive ((uint16 t)0x0000)
- #define IS TIM OPM MODE(MODE)
- #define TIM\_Channel\_1 ((uint16\_t)0x0000)
- #define TIM Channel 2 ((uint16 t)0x0004)
- #define TIM\_Channel\_3 ((uint16\_t)0x0008)
- #define TIM Channel 4 ((uint16 t)0x000C)
- #define IS\_TIM\_CHANNEL(CHANNEL)
- #define IS TIM PWMI CHANNEL(CHANNEL)
- #define IS TIM COMPLEMENTARY CHANNEL(CHANNEL)
- #define TIM\_CKD\_DIV1 ((uint16\_t)0x0000)
- #define TIM\_CKD\_DIV2 ((uint16\_t)0x0100)
- #define TIM\_CKD\_DIV4 ((uint16\_t)0x0200)
- #define IS TIM CKD DIV(DIV)
- #define TIM\_CounterMode\_Up ((uint16\_t)0x0000)
- #define **TIM\_CounterMode\_Down** ((uint16\_t)0x0010)
- #define TIM\_CounterMode\_CenterAligned1 ((uint16\_t)0x0020)
- #define TIM\_CounterMode\_CenterAligned2 ((uint16\_t)0x0040)
- #define TIM CounterMode CenterAligned3 ((uint16 t)0x0060)
- #define IS TIM COUNTER MODE(MODE)
- #define TIM\_OCPolarity\_High ((uint16\_t)0x0000)
- #define TIM\_OCPolarity\_Low ((uint16\_t)0x0002)

- #define IS TIM OC POLARITY(POLARITY)
- #define TIM\_OCNPolarity\_High ((uint16\_t)0x0000)
- #define TIM\_OCNPolarity\_Low ((uint16\_t)0x0008)
- #define IS TIM OCN POLARITY(POLARITY)
- #define TIM\_OutputState\_Disable ((uint16\_t)0x0000)
- #define TIM\_OutputState\_Enable ((uint16\_t)0x0001)
- #define IS\_TIM\_OUTPUT\_STATE(STATE)
- #define TIM\_OutputNState\_Disable ((uint16\_t)0x0000)
- #define TIM OutputNState Enable ((uint16 t)0x0004)
- #define IS TIM OUTPUTN STATE(STATE)
- #define TIM\_CCx\_Enable ((uint16\_t)0x0001)
- #define TIM CCx Disable ((uint16 t)0x0000)
- #define IS TIM CCX(CCX)
- #define TIM CCxN Enable ((uint16 t)0x0004)
- #define TIM\_CCxN\_Disable ((uint16\_t)0x0000)
- #define IS TIM CCXN(CCXN)
- #define **TIM Break Enable** ((uint16 t)0x1000)
- #define TIM Break Disable ((uint16 t)0x0000)
- #define IS TIM BREAK STATE(STATE)
- #define TIM BreakPolarity Low ((uint16 t)0x0000)
- #define TIM\_BreakPolarity\_High ((uint16\_t)0x2000)
- #define IS TIM BREAK POLARITY(POLARITY)
- #define TIM AutomaticOutput Enable ((uint16 t)0x4000)
- #define TIM AutomaticOutput Disable ((uint16 t)0x0000)
- #define IS TIM AUTOMATIC OUTPUT STATE(STATE)
- #define **TIM\_LOCKLevel\_OFF** ((uint16\_t)0x0000)
- #define TIM LOCKLevel 1 ((uint16 t)0x0100)
- #define TIM\_LOCKLevel\_2 ((uint16\_t)0x0200)
- #define TIM\_LOCKLevel\_3 ((uint16\_t)0x0300)
- #define IS TIM LOCK LEVEL(LEVEL)
- #define TIM OSSIState Enable ((uint16 t)0x0400)
- #define TIM OSSIState Disable ((uint16 t)0x0000)
- #define IS\_TIM\_OSSI\_STATE(STATE)
- #define TIM\_OSSRState\_Enable ((uint16\_t)0x0800)
- #define TIM\_OSSRState\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_OSSR\_STATE(STATE)
- #define TIM\_OCIdleState\_Set ((uint16\_t)0x0100)
- #define TIM OCIdleState Reset ((uint16 t)0x0000)
- #define IS TIM OCIDLE STATE(STATE)
- #define TIM OCNIdleState Set ((uint16 t)0x0200)
- #define TIM OCNIdleState Reset ((uint16 t)0x0000)
- #define IS TIM OCNIDLE STATE(STATE)
- #define TIM\_ICPolarity\_Rising ((uint16\_t)0x0000)
- #define TIM\_ICPolarity\_Falling ((uint16\_t)0x0002)
- #define TIM ICPolarity BothEdge ((uint16 t)0x000A)
- #define IS\_TIM\_IC\_POLARITY(POLARITY)
- #define TIM ICSelection DirectTI ((uint16 t)0x0001)
- #define TIM ICSelection IndirectTI ((uint16 t)0x0002)
- #define TIM\_ICSelection\_TRC ((uint16\_t)0x0003)
- #define IS\_TIM\_IC\_SELECTION(SELECTION)
- #define TIM\_ICPSC\_DIV1 ((uint16\_t)0x0000)
- #define TIM\_ICPSC\_DIV2 ((uint16\_t)0x0004)
- #define TIM\_ICPSC\_DIV4 ((uint16\_t)0x0008)
- #define TIM ICPSC DIV8 ((uint16 t)0x000C)
- #define IS\_TIM\_IC\_PRESCALER(PRESCALER)

- #define TIM\_IT\_Update ((uint16\_t)0x0001)
- #define TIM IT CC1 ((uint16 t)0x0002)
- #define TIM\_IT\_CC2 ((uint16\_t)0x0004)
- #define TIM IT CC3 ((uint16 t)0x0008)
- #define TIM\_IT\_CC4 ((uint16\_t)0x0010)
- #define TIM\_IT\_COM ((uint16\_t)0x0020)
- #define TIM\_IT\_Trigger ((uint16\_t)0x0040)
- #define TIM\_IT\_Break ((uint16\_t)0x0080)
- #define IS TIM IT(IT) ((((IT) & (uint16 t)0xFF00) == 0x0000) && ((IT) != 0x0000))
- #define IS TIM GET IT(IT)
- #define TIM DMABase CR1 ((uint16 t)0x0000)
- #define TIM\_DMABase\_CR2 ((uint16\_t)0x0001)
- #define TIM DMABase SMCR ((uint16 t)0x0002)
- #define TIM DMABase DIER ((uint16 t)0x0003)
- #define TIM\_DMABase\_SR ((uint16\_t)0x0004)
- #define TIM\_DMABase\_EGR ((uint16\_t)0x0005)
- #define TIM DMABase CCMR1 ((uint16 t)0x0006)
- #define TIM DMABase CCMR2 ((uint16 t)0x0007)
- #define TIM DMABase CCER ((uint16 t)0x0008)
- #define **TIM DMABase CNT** ((uint16 t)0x0009)
- #define TIM\_DMABase\_PSC ((uint16\_t)0x000A)
- #define TIM DMABase ARR ((uint16 t)0x000B)
- #define TIM DMABase RCR ((uint16 t)0x000C)
- #define TIM\_DMABase\_CCR1 ((uint16\_t)0x000D)
- #define TIM DMABase CCR2 ((uint16 t)0x000E)
- #define TIM\_DMABase\_CCR3 ((uint16\_t)0x000F)
- #define TIM DMABase CCR4 ((uint16 t)0x0010)
- #define TIM\_DMABase\_BDTR ((uint16\_t)0x0011)
- #define TIM\_DMABase\_DCR ((uint16\_t)0x0012)
- #define TIM DMABase OR ((uint16 t)0x0013)
- #define IS TIM DMA BASE(BASE)
- #define TIM\_DMABurstLength\_1Transfer ((uint16\_t)0x0000)
- #define TIM\_DMABurstLength\_2Transfers ((uint16\_t)0x0100)
- #define TIM\_DMABurstLength\_3Transfers ((uint16\_t)0x0200)
- #define TIM\_DMABurstLength\_4Transfers ((uint16\_t)0x0300)
   #define TIM\_DMABurstLength\_5Transfers ((uint16\_t)0x0400)
- #define TIM DMABurstLength 6Transfers ((uint16 t)0x0500)
- #define TIM\_DMABurstLength\_7Transfers ((uint16\_t)0x0600)
- #define TIM\_DMABurstLength\_8Transfers ((uint16\_t)0x0700)
- #define TIM DMABurstLength 9Transfers ((uint16 t)0x0800)
- #define TIM DMABurstLength 10Transfers ((uint16 t)0x0900)
- #define TIM\_DMABurstLength\_11Transfers ((uint16\_t)0x0A00)
- #define TIM\_DMABurstLength\_12Transfers ((uint16\_t)0x0B00)
- #define TIM\_DMABurstLength\_13Transfers ((uint16\_t)0x0C00)
   #define TIM\_DMABurstLength\_14Transfers ((uint16\_t)0x0D00)
- #define TIM DMABurstLength 15Transfers ((uint16 t)0x0E00)
- #define TIM DMABurstLength 16Transfers ((uint16 t)0x0F00)
- #define TIM\_DMABurstLength\_17Transfers ((uint16\_t)0x1000)
- #define TIM\_DMABurstLength\_18Transfers ((uint16\_t)0x1100)
- #define IS\_TIM\_DMA\_LENGTH(LENGTH)
- #define TIM DMA Update ((uint16 t)0x0100)
- #define TIM\_DMA\_CC1 ((uint16\_t)0x0200)
- #define TIM DMA CC2 ((uint16 t)0x0400)
- #define TIM DMA CC3 ((uint16 t)0x0800)
- #define TIM DMA CC4 ((uint16 t)0x1000)

- #define TIM DMA COM ((uint16 t)0x2000)
- #define TIM\_DMA\_Trigger ((uint16\_t)0x4000)
- #define IS\_TIM\_DMA\_SOURCE(SOURCE) ((((SOURCE) & (uint16\_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000))
- #define TIM ExtTRGPSC OFF ((uint16 t)0x0000)
- #define TIM ExtTRGPSC DIV2 ((uint16 t)0x1000)
- #define TIM ExtTRGPSC DIV4 ((uint16 t)0x2000)
- #define TIM ExtTRGPSC DIV8 ((uint16 t)0x3000)
- #define IS TIM EXT PRESCALER(PRESCALER)
- #define TIM\_TS\_ITR0 ((uint16 t)0x0000)
- #define TIM TS ITR1 ((uint16 t)0x0010)
- #define TIM\_TS\_ITR2 ((uint16\_t)0x0020)
- #define TIM TS ITR3 ((uint16 t)0x0030)
- #define TIM TS TI1F ED ((uint16 t)0x0040)
- #define TIM\_TS\_TI1FP1 ((uint16\_t)0x0050)
- #define TIM TS TI2FP2 ((uint16 t)0x0060)
- #define TIM TS ETRF ((uint16 t)0x0070)
- #define IS TIM TRIGGER SELECTION(SELECTION)
- #define IS TIM INTERNAL TRIGGER SELECTION(SELECTION)
- #define TIM\_TIxExternalCLK1Source\_TI1 ((uint16\_t)0x0050)
- #define TIM\_TIxExternalCLK1Source\_TI2 ((uint16\_t)0x0060)
- #define TIM TIXExternalCLK1Source TI1ED ((uint16 t)0x0040)
- #define TIM ExtTRGPolarity Inverted ((uint16 t)0x8000)
- #define TIM\_ExtTRGPolarity\_NonInverted ((uint16\_t)0x0000)
- #define IS TIM EXT POLARITY(POLARITY)
- #define TIM\_PSCReloadMode\_Update ((uint16\_t)0x0000)
- #define TIM PSCReloadMode Immediate ((uint16 t)0x0001)
- #define IS TIM PRESCALER RELOAD(RELOAD)
- #define TIM ForcedAction Active ((uint16 t)0x0050)
- #define TIM\_ForcedAction\_InActive ((uint16\_t)0x0040)
- #define IS TIM FORCED ACTION(ACTION)
- #define TIM\_EncoderMode\_TI1 ((uint16\_t)0x0001)
- #define TIM\_EncoderMode\_TI2 ((uint16\_t)0x0002)
- #define TIM\_EncoderMode\_TI12 ((uint16\_t)0x0003)
- #define IS\_TIM\_ENCODER\_MODE(MODE)
- #define TIM\_EventSource\_Update ((uint16\_t)0x0001)
- #define TIM\_EventSource\_CC1 ((uint16\_t)0x0002)
- #define TIM\_EventSource\_CC2 ((uint16\_t)0x0004)
- #define TIM\_EventSource\_CC3 ((uint16\_t)0x0008)
- #define TIM\_EventSource\_CC4 ((uint16\_t)0x0010)
- #define TIM\_EventSource\_COM ((uint16\_t)0x0020)
- #define TIM\_EventSource\_Trigger ((uint16\_t)0x0040)
- #define TIM\_EventSource\_Break ((uint16\_t)0x0080)
- #define IS\_TIM\_EVENT\_SOURCE(SOURCE) (((((SOURCE) & (uint16\_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000))
- #define TIM UpdateSource Global ((uint16 t)0x0000)
- #define TIM UpdateSource Regular ((uint16 t)0x0001)
- #define IS TIM UPDATE SOURCE(SOURCE)
- #define TIM OCPreload Enable ((uint16 t)0x0008)
- #define TIM\_OCPreload\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_OCPRELOAD\_STATE(STATE)
- #define TIM\_OCFast\_Enable ((uint16\_t)0x0004)
- #define TIM\_OCFast\_Disable ((uint16\_t)0x0000)
- #define IS\_TIM\_OCFAST\_STATE(STATE)
- #define TIM\_OCClear\_Enable ((uint16\_t)0x0080)

- #define **TIM\_OCClear\_Disable** ((uint16\_t)0x0000)
- #define IS TIM OCCLEAR STATE(STATE)
- #define TIM\_TRGOSource\_Reset ((uint16\_t)0x0000)
- #define TIM TRGOSource Enable ((uint16 t)0x0010)
- #define TIM TRGOSource Update ((uint16 t)0x0020)
- #define TIM\_TRGOSource\_OC1 ((uint16\_t)0x0030)
- #define TIM TRGOSource OC1Ref ((uint16 t)0x0040)
- #define TIM\_TRGOSource\_OC2Ref ((uint16\_t)0x0050)
- #define TIM\_TRGOSource\_OC3Ref ((uint16\_t)0x0060)
- #define TIM TRGOSource OC4Ref ((uint16 t)0x0070)
- #define IS TIM TRGO SOURCE(SOURCE)
- #define TIM SlaveMode Reset ((uint16 t)0x0004)
- #define TIM\_SlaveMode\_Gated ((uint16\_t)0x0005)
- #define TIM SlaveMode Trigger ((uint16 t)0x0006)
- #define **TIM\_SlaveMode\_External1** ((uint16\_t)0x0007)
- #define IS TIM SLAVE MODE(MODE)
- #define TIM\_MasterSlaveMode\_Enable ((uint16\_t)0x0080)
- #define TIM MasterSlaveMode Disable ((uint16 t)0x0000)
- #define IS TIM MSM STATE(STATE)
- #define TIM2 TIM8 TRGO ((uint16 t)0x0000)
- #define TIM2\_ETH\_PTP ((uint16\_t)0x0400)
- #define TIM2 USBFS SOF ((uint16 t)0x0800)
- #define TIM2 USBHS SOF ((uint16 t)0x0C00)
- #define TIM5 GPIO ((uint16 t)0x0000)
- #define TIM5\_LSI ((uint16\_t)0x0040)
- #define TIM5\_LSE ((uint16\_t)0x0080)
- #define TIM5 RTC ((uint16 t)0x00C0)
- #define TIM11 GPIO ((uint16 t)0x0000)
- #define TIM11\_HSE ((uint16\_t)0x0002)
- #define IS TIM REMAP(TIM REMAP)
- #define TIM FLAG Update ((uint16 t)0x0001)
- #define TIM FLAG CC1 ((uint16 t)0x0002)
- #define TIM\_FLAG\_CC2 ((uint16\_t)0x0004)
- #define TIM\_FLAG\_CC3 ((uint16\_t)0x0008)
- #define TIM\_FLAG\_CC4 ((uint16\_t)0x0010)
- #define TIM\_FLAG\_COM ((uint16\_t)0x0020)
- #define TIM\_FLAG\_Trigger ((uint16\_t)0x0040)
- #define TIM\_FLAG\_Break ((uint16\_t)0x0080)
- #define TIM\_FLAG\_CC10F ((uint16\_t)0x0200)
- #define TIM\_FLAG\_CC2OF ((uint16\_t)0x0400)
   #define TIM FLAG CC3OF ((uint16\_t)0x0800)
- #define TIM\_T LAG\_0000T ((dintro\_t)0x0000)
- #define TIM FLAG CC4OF ((uint16 t)0x1000)
- #define IS\_TIM\_GET\_FLAG(FLAG)
- #define IS\_TIM\_IC\_FILTER(ICFILTER) ((ICFILTER) <= 0xF)</li>
- #define IS\_TIM\_EXT\_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF)
- #define TIM\_DMABurstLength\_1Byte TIM\_DMABurstLength\_1Transfer
- #define TIM\_DMABurstLength\_2Bytes TIM\_DMABurstLength\_2Transfers
- #define TIM\_DMABurstLength\_3Bytes TIM\_DMABurstLength\_3Transfers
- #define TIM\_DMABurstLength\_4Bytes TIM\_DMABurstLength\_4Transfers
   #define TIM\_DMABurstLength\_5Bytes TIM\_DMABurstLength\_5Transfers
- #define TIM DMABurstLength 6Bytes TIM DMABurstLength 6Transfers
- #define TIM DMABurstLength 7Bytes TIM DMABurstLength 7Transfers
- #define TIM DMABurstLength 8Bytes TIM DMABurstLength 8Transfers
- #define TIM DMABurstLength 9Bytes TIM DMABurstLength 9Transfers
- #define TIM\_DMABurstLength\_10Bytes TIM\_DMABurstLength\_10Transfers

- #define TIM\_DMABurstLength\_11Bytes TIM\_DMABurstLength\_11Transfers
- #define TIM\_DMABurstLength\_12Bytes TIM\_DMABurstLength\_12Transfers
- #define TIM DMABurstLength 13Bytes TIM DMABurstLength 13Transfers
- #define TIM\_DMABurstLength\_14Bytes TIM\_DMABurstLength\_14Transfers
- #define TIM\_DMABurstLength\_15Bytes TIM\_DMABurstLength\_15Transfers
- #define TIM\_DMABurstLength\_16Bytes TIM\_DMABurstLength\_16Transfers
- #define TIM DMABurstLength 17Bytes TIM DMABurstLength 17Transfers
- #define TIM DMABurstLength 18Bytes TIM DMABurstLength 18Transfers

#### **Functions**

void TIM\_DeInit (TIM\_TypeDef \*TIMx)

Deinitializes the TIMx peripheral registers to their default reset values.

void TIM\_TimeBaseInit (TIM\_TypeDef \*TIMx, TIM\_TimeBaseInitTypeDef \*TIM\_TimeBaseInitStruct)

Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\_TimeBaseInitStruct.

void TIM TimeBaseStructInit (TIM TimeBaseInitTypeDef \*TIM TimeBaseInitStruct)

Fills each TIM TimeBaseInitStruct member with its default value.

void TIM\_PrescalerConfig (TIM\_TypeDef \*TIMx, uint16\_t Prescaler, uint16\_t TIM\_PSCReloadMode)
 Configures the TIMx Prescaler.

void TIM CounterModeConfig (TIM TypeDef \*TIMx, uint16 t TIM CounterMode)

Specifies the TIMx Counter Mode to be used.

void TIM\_SetCounter (TIM\_TypeDef \*TIMx, uint32\_t Counter)

Sets the TIMx Counter Register value.

void TIM\_SetAutoreload (TIM\_TypeDef \*TIMx, uint32\_t Autoreload)

Sets the TIMx Autoreload Register value.

uint32\_t TIM\_GetCounter (TIM\_TypeDef \*TIMx)

Gets the TIMx Counter value.

uint16\_t TIM\_GetPrescaler (TIM\_TypeDef \*TIMx)

Gets the TIMx Prescaler value.

void TIM\_UpdateDisableConfig (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or Disables the TIMx Update event.

void TIM\_UpdateRequestConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_UpdateSource)

Configures the TIMx Update Request Interrupt source.

void TIM\_ARRPreloadConfig (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables TIMx peripheral Preload register on ARR.

• void TIM\_SelectOnePulseMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OPMode)

Selects the TIMx's One Pulse Mode.

void TIM\_SetClockDivision (TIM\_TypeDef \*TIMx, uint16\_t TIM\_CKD)

Sets the TIMx Clock Division value.

• void TIM\_Cmd (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the specified TIM peripheral.

void TIM\_OC1Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel1 according to the specified parameters in the TIM\_OCInitStruct.

void TIM OC2Init (TIM TypeDef \*TIMx, TIM OCInitTypeDef \*TIM OCInitStruct)

Initializes the TIMx Channel2 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC3Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel3 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC4Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel4 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OCStructInit (TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Fills each TIM OCInitStruct member with its default value.

void TIM\_SelectOCxM (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_OCMode)
 Selects the TIM Output Compare Mode.

void TIM SetCompare1 (TIM TypeDef \*TIMx, uint32 t Compare1)

Sets the TIMx Capture Compare1 Register value.

void TIM SetCompare2 (TIM TypeDef \*TIMx, uint32 t Compare2)

Sets the TIMx Capture Compare2 Register value.

void TIM SetCompare3 (TIM TypeDef \*TIMx, uint32 t Compare3)

Sets the TIMx Capture Compare3 Register value.

void TIM\_SetCompare4 (TIM\_TypeDef \*TIMx, uint32\_t Compare4)

Sets the TIMx Capture Compare4 Register value.

void TIM\_ForcedOC1Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 1 waveform to active or inactive level.

void TIM\_ForcedOC2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 2 waveform to active or inactive level.

void TIM\_ForcedOC3Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 3 waveform to active or inactive level.

void TIM\_ForcedOC4Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)
 Forces the TIMx output 4 waveform to active or inactive level.

• void TIM\_OC1PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR1.

• void TIM\_OC2PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR2.

• void TIM\_OC3PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR3.

void TIM\_OC4PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR4.

void TIM\_OC1FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 1 Fast feature.

void TIM OC2FastConfig (TIM TypeDef \*TIMx, uint16 t TIM OCFast)

Configures the TIMx Output Compare 2 Fast feature.

void TIM\_OC3FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 3 Fast feature.

• void TIM\_OC4FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 4 Fast feature.

void TIM\_ClearOC1Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF1 signal on an external event.

void TIM\_ClearOC2Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF2 signal on an external event.

void TIM\_ClearOC3Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF3 signal on an external event.

void TIM ClearOC4Ref (TIM TypeDef \*TIMx, uint16 t TIM OCClear)

Clears or safeguards the OCREF4 signal on an external event.

void TIM\_OC1PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 1 polarity.

• void TIM\_OC1NPolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCNPolarity)

Configures the TIMx Channel 1N polarity.

• void TIM\_OC2PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 2 polarity.

• void TIM\_OC2NPolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCNPolarity)

Configures the TIMx Channel 2N polarity.

 void TIM\_OC3PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity) Configures the TIMx channel 3 polarity. void TIM OC3NPolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCNPolarity) Configures the TIMx Channel 3N polarity. void TIM\_OC4PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity) Configures the TIMx channel 4 polarity. void TIM CCxCmd (TIM TypeDef \*TIMx, uint16 t TIM Channel, uint16 t TIM CCx) Enables or disables the TIM Capture Compare Channel x. • void TIM\_CCxNCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_CCxN) Enables or disables the TIM Capture Compare Channel xN. void TIM ICInit (TIM TypeDef \*TIMx, TIM ICInitTypeDef \*TIM ICInitStruct) Initializes the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct. void TIM\_ICStructInit (TIM\_ICInitTypeDef \*TIM\_ICInitStruct) Fills each TIM\_ICInitStruct member with its default value. void TIM PWMIConfig (TIM TypeDef \*TIMx, TIM ICInitTypeDef \*TIM ICInitStruct) Configures the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct to measure an external PWM signal. uint32\_t TIM\_GetCapture1 (TIM\_TypeDef \*TIMx) Gets the TIMx Input Capture 1 value. uint32\_t TIM\_GetCapture2 (TIM\_TypeDef \*TIMx) Gets the TIMx Input Capture 2 value. uint32 t TIM GetCapture3 (TIM TypeDef \*TIMx) Gets the TIMx Input Capture 3 value. uint32 t TIM GetCapture4 (TIM TypeDef \*TIMx) Gets the TIMx Input Capture 4 value. void TIM\_SetIC1Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC) Sets the TIMx Input Capture 1 prescaler. void TIM\_SetIC2Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC) Sets the TIMx Input Capture 2 prescaler. void TIM\_SetIC3Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC) Sets the TIMx Input Capture 3 prescaler. void TIM\_SetIC4Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC) Sets the TIMx Input Capture 4 prescaler. void TIM BDTRConfig (TIM TypeDef \*TIMx, TIM BDTRInitTypeDef \*TIM BDTRInitStruct) Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable). void TIM BDTRStructInit (TIM BDTRInitTypeDef \*TIM BDTRInitStruct) Fills each TIM\_BDTRInitStruct member with its default value. void TIM CtrlPWMOutputs (TIM TypeDef \*TIMx, FunctionalState NewState) Enables or disables the TIM peripheral Main Outputs. void TIM\_SelectCOM (TIM\_TypeDef \*TIMx, FunctionalState NewState) Selects the TIM peripheral Commutation event. void TIM CCPreloadControl (TIM TypeDef \*TIMx, FunctionalState NewState) Sets or Resets the TIM peripheral Capture Compare Preload Control bit. void TIM\_ITConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT, FunctionalState NewState) Enables or disables the specified TIM interrupts. void TIM GenerateEvent (TIM TypeDef \*TIMx, uint16 t TIM EventSource) Configures the TIMx event to be generate by software. FlagStatus TIM GetFlagStatus (TIM TypeDef \*TIMx, uint16 t TIM FLAG) Checks whether the specified TIM flag is set or not.

void TIM ClearFlag (TIM TypeDef \*TIMx, uint16 t TIM FLAG)

Clears the TIMx's pending flags.

• ITStatus TIM\_GetITStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT)

Checks whether the TIM interrupt has occurred or not.

void TIM ClearITPendingBit (TIM TypeDef \*TIMx, uint16 t TIM IT)

Clears the TIMx's interrupt pending bits.

void TIM\_DMAConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMABase, uint16\_t TIM\_DMABurstLength)

Configures the TIMx's DMA interface.

void TIM\_DMACmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMASource, FunctionalState NewState)

Enables or disables the TIMx's DMA Requests.

void TIM\_SelectCCDMA (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Selects the TIMx peripheral Capture Compare DMA source.

void TIM\_InternalClockConfig (TIM\_TypeDef \*TIMx)

Configures the TIMx internal Clock.

• void TIM\_ITRxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_InputTriggerSource)

Configures the TIMx Internal Trigger as External Clock.

void TIM\_TIxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TIxExternalCLKSource, uint16\_
 t TIM\_ICPolarity, uint16\_t ICFilter)

Configures the TIMx Trigger as External Clock.

void TIM\_ETRClockMode1Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 —
 TRGPolarity, uint16 t ExtTRGFilter)

Configures the External clock Mode1.

void TIM\_ETRClockMode2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 — TRGPolarity, uint16 t ExtTRGFilter)

Configures the External clock Mode2.

void TIM SelectInputTrigger (TIM TypeDef \*TIMx, uint16 t TIM InputTriggerSource)

Selects the Input Trigger source.

void TIM\_SelectOutputTrigger (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TRGOSource)

Selects the TIMx Trigger Output Mode.

void TIM\_SelectSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_SlaveMode)

Selects the TIMx Slave Mode.

void TIM\_SelectMasterSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_MasterSlaveMode)

Sets or Resets the TIMx Master/Slave Mode.

 void TIM\_ETRConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_ExtTRGPolarity, uint16\_t ExtTRGFilter)

Configures the TIMx External Trigger (ETR).

 void TIM\_EncoderInterfaceConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_EncoderMode, uint16\_t TIM\_IC1← Polarity, uint16 t TIM IC2Polarity)

Configures the TIMx Encoder Interface.

void TIM\_SelectHallSensor (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the TIMx's Hall sensor interface.

void TIM\_RemapConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Remap)

Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.

#### 7.32.1 Detailed Description

This file contains all the functions prototypes for the TIM firmware library.

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

#### © COPYRIGHT 2011 STMicroelectronics

# 7.33 stm32f4xx tim.h

### Go to the documentation of this file.

```
00023 /* Define to prevent recursive inclusion -----*/
00024 #ifndef __STM32F4xx_TIM_H
00025 #define __STM32F4xx_TIM_H
00026
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Includes -----
00032 #include "stm32f4xx.h"
00033
00042 /* Exported types -----
00043
00049 typedef struct
00050 {
00051 uint16_t TIM_Prescaler;
        uint16_t TIM_CounterMode;
uint32_t TIM_Period;
00054
00057
00061 uint16_t TIM_ClockDivision;
        uint8_t TIM_RepetitionCounter;
00064
00072 } TIM_TimeBaseInitTypeDef;
00073
00078 typedef struct
00079 {
08000
        uint16_t TIM_OCMode;
00083
        uint16_t TIM_OutputState;
00086
        uint16_t TIM_OutputNState;
00090
        uint32_t TIM_Pulse;
00093
        uint16_t TIM_OCPolarity;
00096 uintl6_t TIM_OCNPolarity;
00100 uintl6_t TIM_OCIdleState;
00104 uintl6_t TIM_OCNIdleState;
00107 } TIM_OCInitTypeDef;
00108
00113 typedef struct
00114 {
00115
00116 uint16_t TIM_Channel;
00119 uint16_t TIM_ICPolarity;
```

7.33 stm32f4xx tim.h 1263

```
uint16_t TIM_ICSelection;
00125
        uint16_t TIM_ICPrescaler;
00128
        uint16_t TIM_ICFilter;
00130 } TIM_ICInitTypeDef;
00131
00137 typedef struct
00138 {
00139
00140
        uint16_t TIM_OSSRState;
00143
       uint16_t TIM_OSSIState;
       uint16_t TIM_LOCKLevel;
00146
       uint16 t TIM DeadTime:
00149
00153
       uint16_t TIM_Break;
00156
       uint16_t TIM_BreakPolarity;
00159
        uint16_t TIM_AutomaticOutput;
00161 } TIM_BDTRInitTypeDef;
00162
00163 /* Exported constants -----
00164
00169 #define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) ||
00170
                                           ((PERIPH) == TIM2) ||
                                           ((PERIPH) == TIM3) ||
00171
00172
                                           ((PERIPH) == TIM4) | |
                                           ((PERTPH) == TIM5) ||
00173
00174
                                           ((PERIPH) == TIM6) ||
00175
                                           ((PERIPH) == TIM7) ||
00176
                                           ((PERIPH) == TIM8) ||
                                           ((PERIPH) == TIM9) ||
00177
                                           ((PERIPH) == TIM10) ||
00178
                                           ((PERIPH) == TIM11) ||
00179
00180
                                           ((PERIPH) == TIM12)
00181
                                           (((PERIPH) == TIM13) ||
                                           ((PERIPH) == TIM14)))
00182
00183 /* LIST1: TIM1, TIM2, TIM3, TIM4, TIM5, TIM8, TIM9, TIM10, TIM11, TIM12, TIM13 and TIM14 \star/
00184 #define IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1)
00185
                                             ((PERIPH) == TIM2) ||
                                             ((PERIPH) == TIM3)
                                             ((PERIPH) == TIM4)
00187
00188
                                             ((PERIPH) == TIM5)
00189
                                             ((PERIPH) == TIM8)
                                             ((PERIPH) == TIM9) ||
00190
                                             ((PERTPH) == TIM10) ||
00191
00192
                                             ((PERIPH) == TIM11) ||
00193
                                             ((PERIPH) == TIM12)
00194
                                             ((PERIPH) == TIM13) ||
00195
                                             ((PERIPH) == TIM14))
00196
00197 /* LIST2: TIM1, TIM2, TIM3, TIM4, TIM5, TIM8, TIM9 and TIM12 */
00198 #define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) ||
                                             ((PERIPH) == TIM2)
                                             ((PERIPH) == TIM3)
00200
00201
                                             ((PERIPH) == TIM4) || \
                                             ((PERIPH) == TIM5) || \
00202
00203
                                             ((PERIPH) == TIM8) ||
00204
                                             ((PERIPH) == TIM9) || \
                                             ((PERIPH) == TIM12))
00206 /* LIST3: TIM1, TIM2, TIM3, TIM4, TIM5 and TIM8 */
00207 #define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1)
00208
                                             ((PERIPH) == TIM2) ||
00209
                                             ((PERTPH) == TIM3) || \
                                             ((PERIPH) == TIM4) || \
00210
00211
                                             ((PERIPH) == TIM5) || \
                                             ((PERIPH) == TIM8))
00212
00213 /\star LIST4: TIM1 and TIM8 \star/
00214 #define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || \
00215
                                             ((PERIPH) == TIM8))
00216 /* LIST5: TIM1, TIM2, TIM3, TIM4, TIM5, TIM6, TIM7 and TIM8 \star/
00217 #define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) ||
                                             ((PERIPH) == TIM2) ||
00219
                                             ((PERIPH) == TIM3) ||
00220
                                             ((PERIPH) == TIM4) || \
                                             ((PERIPH) == TIM5) || \
00221
                                             ((PERIPH) == TIM6) ||
00222
                                             ((PERIPH) == TIM7) || \
00223
00225 /* LIST6: TIM2, TIM5 and TIM11 */
00226 #define IS_TIM_LIST6_PERIPH(TIMx)(((TIMx) == TIM2) ||
                                        ((TIMx) == TIM5) ||
((TIMx) == TIM11))
00227
00228
00229
00234 #define TIM_OCMode_Timing
                                                   ((uint16_t)0x0000)
00235 #define TIM_OCMode_Active
                                                   ((uint16_t)0x0010)
00236 #define TIM_OCMode_Inactive
                                                   ((uint16_t)0x0020)
00237 #define TIM_OCMode_Toggle
                                                   ((uint16_t)0x0030)
00238 #define TIM_OCMode_PWM1
                                                   ((uint16_t)0x0060)
00239 #define TIM_OCMode_PWM2
                                                   ((uint16 t)0x0070)
```

```
00240 #define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) ||
                                       ((MODE) == TIM_OCMode_Active) || '
                                       ((MODE) == TIM_OCMode_Inactive) ||
((MODE) == TIM_OCMode_Toggle) || \
00242
00243
                                       ((MODE) == TIM_OCMode_PWM1) ||
00244
                                       ((MODE) == TIM_OCMode_PWM2))
00245
00246 #define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \
                                   ((MODE) == TIM_OCMode_Active) || \
00247
00248
                                   ((MODE) == TIM_OCMode_Inactive) ||
                                   ((MODE) == TIM_OCMode_Toggle) | | \
((MODE) == TIM_OCMode_PWM1) | | \
00249
00250
                                   ((MODE) == TIM_OCMode_PWM2) ||
00251
00252
                                   ((MODE) == TIM_ForcedAction_Active) || \
                                   ((MODE) == TIM_ForcedAction_InActive))
00253
00262 #define TIM_OPMode_Single
                                                   ((uint16_t)0x0008)
00263 #define TIM_OPMode_Repetitive
                                                      ((uint16_t)0x0000)
00264 #define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || \
00265 ((MODE) == TIM_OPMode_Repetitive))
                                                    ((uint16_t)0x0000)
00274 #define TIM_Channel_1
                                                      ((uint16_t)0x0004)
00275 #define TIM_Channel_2
00276 #define TIM_Channel_3
                                                      ((uint16_t)0x0008)
00277 #define TIM_Channel_4
                                                     ((uint16_t)0x000C)
00278
00279 #define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) ||
00280
                                          ((CHANNEL) == TIM_Channel_2) ||
                                           ((CHANNEL) == TIM_Channel_3) || \
                                           ((CHANNEL) == TIM_Channel_4))
00282
00283
00284 #define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) | | \ 00285 ((CHANNEL) == TIM_Channel_2))
00286 #define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) ||
                                                          ((CHANNEL) == TIM_Channel_2) || \
                                                          ((CHANNEL) == TIM_Channel_3))
00288
00297 #define TIM_CKD_DIV1
                                                      ((uint16_t)0x0000)
00298 #define TIM_CKD_DIV2
                                                      ((uint16_t)0x0100)
00299 #define TIM_CKD_DIV4
                                                      ((uint16_t)0x0200)
00300 #define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) ||
                                     ((DIV) == TIM_CKD_DIV2) || \
00302
                                     ((DIV) == TIM_CKD_DIV4))
00311 #define TIM_CounterMode_Up
                                                     ((uint16_t)0x0000)
00312 #define TIM_CounterMode_Down
                                                     ((uint16_t)0x0010)
                                                   ((uint16_t)0x0020)
((uint16_t)0x0040)
00313 #define TIM_CounterMode_CenterAligned1
00314 #define TIM_CounterMode_CenterAligned2
00315 #define TIM_CounterMode_CenterAligned3
                                                     ((uint16_t)0x0060)
00316 #define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) ||
00317
                                             ((MODE) == TIM_CounterMode_Down) ||
00318
                                             ((MODE) == TIM_CounterMode_CenterAligned1) || \
00319
                                             ((MODE) == TIM_CounterMode_CenterAligned2) || \
                                             ((MODE) == TIM_CounterMode_CenterAligned3))
00320
00329 #define TIM_OCPolarity_High
                                                    ((uint16_t)0x0000)
00330 #define TIM_OCPolarity_Low
                                                      ((uint16_t)0x0002)
((uint16_t)0x0000)
00341 #define TIM_OCNPolarity_High
00342 #define TIM_OCNPolarity_Low ((uint16_t)0x0008)
00343 #define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || \
00344 ((POLARITY) == TIM_OCNPolarity_Low))
00353 #define TIM_OutputState_Disable
                                                  ((uint16_t)0x0000)
00353 #define TIM_OutputState_Disable
00354 #define TIM_OutputState_Enable
                                                     ((uint16_t)0x0001)
00365 #define TIM_OutputNState_Disable 00366 #define TIM_OutputNState_Enable
                                                    ((uint16_t)0x0000)
((uint16_t)0x0004)
00367 #define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || \
                                            ((STATE) == TIM_OutputNState_Enable))
00368
00377 #define TIM_CCx_Enable
                                                      ((uint16_t)0x0001)
00378 #define TIM_CCx_Disable
                                                      ((uint16_t)0x0000)
00379 #define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) ||
                                 ((CCX) == TIM_CCx_Disable))
00380
00389 #define TIM_CCxN_Enable
                                                      ((uint16_t)0x0004)
00390 #define TIM_CCxN_Disable
                                                       ((uint16_t)0x0000)
00391 \#define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || \
                                    ((CCXN) == TIM_CCxN_Disable))
00392
00401 #define TIM_Break_Enable
00402 #define TIM_Break_Disable
                                                  ((uint16_t)0x1000)
((uint16_t)0x0000)
00403 #define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || \
                                      ((STATE) == TIM_Break_Disable))
00404
                                         ((uint16_t)0x0000)
00413 #define TIM_BreakPolarity_Low
00414 #define TIM_BreakPolarity_High
                                                     ((uint16_t)0x2000)
00415 #define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) = TIM_BreakPolarity_Low) || \
00416 ((POLARITY) = TIM_BreakPolarity_High))
00425 #define TIM_AutomaticOutput_Enable
                                                     ((uint16_t)0x4000)
00426 #define TIM_AutomaticOutput_Disable
                                                      ((uint16_t)0x0000)
00427 #define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || \
00428
                                                        ((STATE) == TIM_AutomaticOutput_Disable))
00437 #define TIM LOCKLevel OFF
                                                     ((uint16_t)0x0000)
((uint16_t)0x0100)
00438 #define TIM_LOCKLevel_1
```

7.33 stm32f4xx tim.h 1265

```
00439 #define TIM_LOCKLevel_2
                                                 ((uint16_t)0x0200)
00440 #define TIM_LOCKLevel_3
                                                 ((uint16_t)0x0300)
00443
                                       ((LEVEL) == TIM_LOCKLevel_2) || \
                                        ((LEVEL) == TIM_LOCKLevel_3))
00444
                                                 ((uint16_t)0x0400)
00453 #define TIM_OSSIState_Enable
00454 #define TIM_OSSIState_Disable
                                                 ((uint16_t)0x0000)
((uint16_t)0x0800)
00465 #define TIM_OSSRState_Enable
00466 #define TIM OSSRState Disable
                                                 ((uint16 t)0x0000)
00477 #define TIM_OCIdleState_Set
                                                ((uint16_t)0x0100)
00478 #define TIM_OCIdleState_Reset
                                                 ((uint16_t)0x0000)
((uint16_t)0x0200)
00489 #define TIM_OCNIdleState_Set
00490 #define TIM_OCNIdleState_Reset
                                                 ((uint16_t)0x0000)
00491 #define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLEState_Set) || \
                                       ((STATE) == TIM_OCNIdleState_Reset))
00492
00501 #define TIM_ICPolarity_Rising
00502 #define TIM_ICPolarity_Falling
00503 #define TIM_ICPolarity_BothEdge
                                               ((uint16_t)0x0000)
                                                ((uint16_t)0x0002)
((uint16_t)0x000A)
00504 #define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) ||
                                            ((POLARITY) == TIM_ICPolarity_Falling) | | \
00505
00506
                                            ((POLARITY) == TIM_ICPolarity_BothEdge))
00515 #define TIM_ICSelection_DirectTI
                                                 ((uint16_t)0x0001)
                                                 ((uint16_t)0x0002)
00517 #define TIM_ICSelection_IndirectTI 00519 #define TIM_ICSelection_TRC
                                                 ((uint16_t)0x0003)
00520 #define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI)
                                              ((SELECTION) == TIM_ICSelection_IndirectTI) || \
00521
00522
                                              ((SELECTION) == TIM_ICSelection_TRC))
00531 #define TIM_ICPSC_DIV1 00532 #define TIM_ICPSC_DIV2
                                                 ((uint16_t)0x0000)
                                                 ((uint16_t)0x0004)
00533 #define TIM_ICPSC_DIV4
                                                 ((uint16_t)0x0008)
00534 #define TIM_ICPSC_DIV8
                                                 ((uint16_t)0x000C)
00535 #define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) ||
                                              ((PRESCALER) == TIM_ICPSC_DIV2) || \
((PRESCALER) == TIM_ICPSC_DIV4) || \
00536
00537
                                              ((PRESCALER) == TIM_ICPSC_DIV8))
00538
00547 #define TIM_IT_Update
                                                 ((uint16_t)0x0001)
                                                 ((uint16_t)0x0002)
00548 #define TIM_IT_CC1
00549 #define TIM_IT_CC2
                                                 ((uint16_t)0x0004)
00550 #define TIM_IT_CC3
                                                 ((uint16_t)0x0008)
00551 #define TIM_IT_CC4
                                                 ((uint16_t)0x0010)
00552 #define TIM_IT_COM
                                                 ((uint16_t)0x0020)
00553 #define TIM_IT_Trigger
                                                 ((uint16_t)0x0040)
00554 #define TIM_IT_Break
                                                 ((uint16_t)0x0080)
00555 #define IS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000))
00556
00557 #define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) ||
                                 ((IT) == TIM_IT_CC1) || \
00558
                                 ((IT) == TIM_IT_CC2) ||
00559
                                 ((IT) == TIM_IT_CC3) ||
00560
                                 ((IT) == TIM_IT_CC4) ||
                                 ((IT) == TIM_IT_COM) || \
00562
00563
                                 ((IT) == TIM_IT_Trigger) ||
00564
                                 ((IT) == TIM_IT_Break))
                                                 ((uint16 t)0x0000)
00573 #define TIM DMABase CR1
00574 #define TIM_DMABase_CR2
                                                 ((uint16_t)0x0001)
00575 #define TIM_DMABase_SMCR
                                                 ((uint16_t)0x0002)
00576 #define TIM_DMABase_DIER
                                                 ((uint16_t)0x0003)
00577 #define TIM_DMABase_SR
                                                 ((uint16_t)0x0004)
00578 #define TIM_DMABase_EGR
                                                 ((uint16_t)0x0005)
00579 #define TIM_DMABase_CCMR1
                                                 ((uint16_t)0x0006)
00580 #define TIM DMABase CCMR2
                                                 ((uint16 t)0x0007)
00581 #define TIM_DMABase_CCER
                                                 ((uint16_t)0x0008)
00582 #define TIM_DMABase_CNT
                                                 ((uint16_t)0x0009)
00583 #define TIM_DMABase_PSC
                                                 ((uint16_t)0x000A)
00584 #define TIM_DMABase_ARR
                                                 ((uint16_t)0x000B)
00585 #define TIM_DMABase_RCR
                                                 ((uint16_t)0x000C)
00586 #define TIM_DMABase_CCR1
                                                 ((uint16_t)0x000D)
00587 #define TIM_DMABase_CCR2
                                                 ((uint16_t)0x000E)
00588 #define TIM_DMABase_CCR3
                                                 ((uint16_t)0x000F)
00589 #define TIM_DMABase_CCR4
                                                 ((uint16_t)0x0010)
00590 #define TIM_DMABase_BDTR
                                                 ((uint16_t)0x0011)
00591 #define TIM_DMABase_DCR
                                                 ((uint16_t)0x0012)
00592 #define TIM DMABase OR
                                                 ((uint16 t)0x0013)
00593 #define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) ||
                                     ((BASE) == TIM_DMABase_CR2) ||
                                     ((BASE) == TIM_DMABase_SMCR)
00595
00596
                                     ((BASE) == TIM_DMABase_DIER) ||
00597
                                     ((BASE) == TIM_DMABase_SR) || \setminus
                                     ((BASE) == TIM_DMABase_EGR) ||
00598
                                     ((BASE) == TIM_DMABase_CCMR1) ||
00599
```

```
00600
                                        ((BASE) == TIM_DMABase_CCMR2) ||
                                        ((BASE) == TIM_DMABase_CCER) ||
00601
00602
                                        ((BASE) == TIM_DMABase_CNT) ||
                                        ((BASE) == TIM_DMABase_PSC) ||
00603
                                        ((BASE) == TIM_DMABase_ARR) ||
00604
00605
                                        ((BASE) == TIM_DMABase_RCR) || \
00606
                                        ((BASE) == TIM_DMABase_CCR1) ||
00607
                                        ((BASE) == TIM_DMABase_CCR2) ||
00608
                                        ((BASE) == TIM_DMABase_CCR3) ||
00609
                                        ((BASE) == TIM DMABase CCR4) ||
                                        ((BASE) == TIM_DMABase_BDTR) || \
00610
                                        ((BASE) == TIM_DMABase_DCR) || \
00611
                                        ((BASE) == TIM_DMABase_OR))
00612
                                                          ((uint16_t)0x0000)
00621 #define TIM_DMABurstLength_1Transfer
00622 #define TIM_DMABurstLength_2Transfers
                                                          ((uint16_t)0x0100)
{\tt 00623~\#define~TIM\_DMABurstLength\_3Transfers}
                                                          ((uint16_t)0x0200)
                                                         ((uint16_t)0x0300)
((uint16_t)0x0400)
{\tt 00624~\# define~TIM\_DMABurstLength\_4Transfers}
00625 #define TIM_DMABurstLength_5Transfers
00626 #define TIM_DMABurstLength_6Transfers
                                                          ((uint16_t)0x0500)
                                                          ((uint16_t)0x0600)
00627 #define TIM_DMABurstLength_7Transfers
00628 #define TIM_DMABurstLength_8Transfers
                                                          ((uint16_t)0x0700)
00629 #define TIM_DMABurstLength_9Transfers
                                                          ((uint16_t)0x0800)
                                                         ((uint16_t)0x0900)
((uint16_t)0x0A00)
((uint16_t)0x0B00)
00630 #define TIM_DMABurstLength_10Transfers
00631 #define TIM_DMABurstLength_11Transfers
00632 #define TIM_DMABurstLength_12Transfers
00633 #define TIM_DMABurstLength_13Transfers
                                                          ((uint16_t)0x0C00)
00634 #define TIM_DMABurstLength_14Transfers
                                                          ((uint16_t)0x0D00)
00635 #define TIM_DMABurstLength_15Transfers
                                                          ((uint16_t)0x0E00)
00636 #define TIM_DMABurstLength_16Transfers
                                                          ((uint16_t)0x0F00)
{\tt 00637~\#define~TIM\_DMABurstLength\_17Transfers}
                                                          ((uint16_t)0x1000)
00638 #define TIM_DMABurstLength_18Transfers
                                                         ((uint16_t)0x1100)
00639 #define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) ||
                                             ((LENGTH) == TIM_DMABurstLength_2Transfers) ||
00640
00641
                                             ((LENGTH) == TIM_DMABurstLength_3Transfers)
00642
                                             ((LENGTH) == TIM_DMABurstLength_4Transfers)
                                             ((LENGTH) == TIM_DMABurstLength_5Transfers)
00643
                                             ((LENGTH) == TIM_DMABurstLength_6Transfers) ||
00644
                                             ((LENGTH) == TIM_DMABurstLength_7Transfers)
00645
00646
                                             ((LENGTH) == TIM_DMABurstLength_8Transfers) ||
00647
                                             ((LENGTH) == TIM_DMABurstLength_9Transfers) ||
00648
                                             ((LENGTH) == TIM_DMABurstLength_10Transfers)
                                             ((LENGTH) == TIM_DMABurstLength_11Transfers) ||
00649
                                            ((LENGTH) == TIM_DMABurstLength_12Transfers) ||
((LENGTH) == TIM_DMABurstLength_13Transfers) ||
00650
00651
                                             ((LENGTH) == TIM_DMABurstLength_14Transfers)
00652
00653
                                             ((LENGTH) == TIM_DMABurstLength_15Transfers)
00654
                                             ((LENGTH) == TIM_DMABurstLength_16Transfers)
00655
                                             ((LENGTH) == TIM_DMABurstLength_17Transfers)
                                             ((LENGTH) == TIM_DMABurstLength_18Transfers))
00656
00665 #define TIM DMA Update
                                                     ((uint16 t)0x0100)
                                                     ((uint16_t)0x0200)
00666 #define TIM_DMA_CC1
00667 #define TIM_DMA_CC2
                                                     ((uint16_t)0x0400)
00668 #define TIM_DMA_CC3
                                                     ((uint16_t)0x0800)
00669 #define TIM_DMA_CC4
                                                     ((uint16_t)0x1000)
00670 #define TIM_DMA_COM
                                                     ((uint16_t)0x2000)
00671 #define TIM_DMA_Trigger
                                                     ((uint16 t)0x4000)
00672 #define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000))
00673
00682 #define TIM_ExtTRGPSC_OFF
                                                     ((uint16_t)0x0000)
00683 #define TIM_ExtTRGPSC_DIV2
                                                     ((uint16_t)0x1000)
00684 #define TIM_ExtTRGPSC_DIV4
                                                     ((uint16 t)0x2000)
00685 #define TIM ExtTRGPSC DIV8
                                                     ((uint16_t)0x3000)
00686 #define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) ||
                                                   ((PRESCALER) == TIM_ExtTRGPSC_DIV2) ||
00687
00688
                                                   ((PRESCALER) == TIM_ExtTRGPSC_DIV4)
00689
                                                   ((PRESCALER) == TIM_ExtTRGPSC_DIV8))
00698 #define TIM_TS_ITR0
                                                     ((uint16_t)0x0000)
00699 #define TIM_TS_ITR1
                                                     ((uint16 t)0x0010)
00700 #define TIM_TS_ITR2
                                                     ((uint16_t)0x0020)
00701 #define TIM_TS_ITR3
                                                     ((uint16_t)0x0030)
00702 #define TIM_TS_TI1F_ED
                                                     ((uint16_t)0x0040)
00703 #define TIM_TS_TI1FP1
                                                     ((uint16_t)0x0050)
00704 #define TIM_TS_TI2FP2
                                                     ((uint16_t)0x0060)
00705 #define TIM TS ETRF
                                                     ((uint16_t)0x0070)
00706 #define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITRO) ||
00707
                                                       ((SELECTION) == TIM_TS_ITR1) ||
                                                       ((SELECTION) == TIM_TS_ITR2) || \
00708
00709
                                                       ((SELECTION) == TIM_TS_ITR3) || \
                                                       ((SELECTION) == TIM_TS_TI1F_ED) ||
((SELECTION) == TIM_TS_TI1FP1) ||
00710
00711
                                                       ((SELECTION) == TIM_TS_TI2FP2) || \
00712
                                                                     == TIM_TS_ETRF))
                                                        ((SELECTION)
00714 #define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITRO)
00715
                                                                 ((SELECTION) == TIM_TS_ITR1)
00716
                                                                 ((SELECTION) == TIM_TS_ITR2) || \
                                                                 ((SELECTION) == TIM TS ITR3))
00717
00726 #define TIM TIxExternalCLK1Source TI1
                                                     ((uint16_t)0x0050)
```

7.33 stm32f4xx tim.h 1267

```
00727 #define TIM_TIxExternalCLK1Source_TI2
                                                  ((uint16_t)0x0060)
00728 #define TIM TIxExternalCLK1Source TI1ED
                                                   ((uint16 t)0x0040)
00729
00737 \#define TIM_ExtTRGPolarity_Inverted
                                                   ((uint16 t)0x8000)
00738 #define TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000)
00739 #define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \
                                               ((POLARITY) == TIM_ExtTRGPolarity_NonInverted))
                                                   ((uint16_t)0x0000)
00749 #define TIM_PSCReloadMode_Update
00750 #define TIM_PSCReloadMode_Immediate
                                                   ((uint16_t)0x0001)
00761 #define TIM_ForcedAction_Active
                                                  ((uint16 t)0x0050)
00762 #define TIM_ForcedAction_InActive
                                                   ((uint16_t)0x0040)
00763 #define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || \
                                             ((ACTION) == TIM_ForcedAction_InActive))
00764
00773 #define TIM_EncoderMode_TI1
                                                   ((uint16_t)0x0001)
                                                  ((uint16_t)0x0002)
((uint16_t)0x0003)
00774 #define TIM_EncoderMode_TI2
00775 #define TIM_EncoderMode_TI12
00776 #define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) ||
                                          ((MODE) == TIM_EncoderMode_TI2) || \
00777
00778
                                          ((MODE) == TIM_EncoderMode_TI12))
00788 #define TIM_EventSource_Update
                                                  ((uint16_t)0x0001)
00789 #define TIM_EventSource_CC1
                                                   ((uint16_t)0x0002)
00790 #define TIM_EventSource_CC2
00791 #define TIM_EventSource_CC3
                                                   ((uint16_t)0x0004)
((uint16_t)0x0008)
00792 #define TIM_EventSource_CC4
                                                   ((uint16_t)0x0010)
00793 #define TIM_EventSource_COM
                                                   ((uint16_t)0x0020)
00794 #define TIM_EventSource_Trigger
                                                  ((uint16_t)0x0040)
00795 #define TIM_EventSource_Break
                                                   ((uint16_t)0x0080)
00796 #define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) !=
     0x0000))
00797
00806 #define TIM_UpdateSource_Global
                                                  ((uint16_t)0x0000)
00809 #define TIM_UpdateSource_Regular
                                                  ((uint16_t)0x0001)
((uint16_t)0x0008)
00820 #define TIM_OCPreload_Enable
00821 #define TIM_OCPreload_Disable
                                                   ((uint16_t)0x0000)
00822 #define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || \
                                          ((STATE) == TIM_OCPreload_Disable))
00823
00832 #define TIM_OCFast_Enable
                                                   ((uint16_t)0x0004)
00833 #define TIM_OCFast_Disable
                                                   ((uint16_t)0x0000)
00834 #define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || \
                                           ((STATE) == TIM_OCFast_Disable))
00835
00845 #define TIM_OCClear_Enable
                                                   ((uint16_t)0x0080)
00846 #define TIM_OCClear_Disable
                                                   ((uint16_t)0x0000)
00847 #define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || \
((STATE) == TIM_OCClear_Disable))
00857 #define TIM_TRGOSource_Reset
                                                  ((uint16 t)0x0000)
00858 #define TIM_TRGOSource_Enable
                                                   ((uint16_t)0x0010)
00859 #define TIM_TRGOSource_Update
                                                   ((uint16_t)0x0020)
00860 #define TIM_TRGOSource_OC1
                                                   ((uint16_t)0x0030)
00861 #define TIM_TRGOSource_OC1Ref
                                                   ((uint16_t)0x0040)
00862 #define TIM_TRGOSource_OC2Ref
                                                   ((uint16_t)0x0050)
00863 #define TIM_TRGOSource_OC3Ref
00864 #define TIM_TRGOSource_OC4Ref
                                                  ((uint16_t)0x0060)
                                                   ((uint16_t)0x0070)
00865 #define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) ||
                                            ((SOURCE) == TIM_TRGOSource_Enable) ||
00866
                                            ((SOURCE) == TIM_TRGOSource_Update) || \
00867
                                            ((SOURCE) == TIM_TRGOSource_OC1) || \
00868
                                            ((SOURCE) == TIM_TRGOSource_OC1Ref) ||
00869
00870
                                            ((SOURCE) == TIM_TRGOSource_OC2Ref) ||
                                            ((SOURCE) == TIM_TRGOSource_OC3Ref) ||
00871
                                            ((SOURCE) == TIM_TRGOSource_OC4Ref))
00872
00881 #define TIM_SlaveMode_Reset
                                                  ((uint16_t)0x0004)
00882 #define TIM_SlaveMode_Gated
                                                   ((uint16_t)0x0005)
((uint16_t)0x0006)
00883 #define TIM_SlaveMode_Trigger
                                                   ((uint16_t)0x0007)
00884 #define TIM_SlaveMode_External1
00885 #define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) ||
                                        ((MODE) == TIM_SlaveMode_Gated) || \
00886
00887
                                         ((MODE) == TIM_SlaveMode_Trigger) || \
                                         ((MODE) == TIM_SlaveMode_Externall))
00888
                                                 ((uint16_t)0x0080)
((uint16_t)0x0000)
00897 #define TIM_MasterSlaveMode_Enable
00898 #define TIM_MasterSlaveMode_Disable
00899 #define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || \
                                        ((STATE) == TIM_MasterSlaveMode_Disable))
00900
00908 #define TIM2_TIM8_TRGO
                                                   ((uint16_t)0x0000)
00909 #define TIM2_ETH_PTP
00910 #define TIM2_USBFS_SOF
                                                   ((uint16_t)0x0400)
                                                   ((uint16 t)0x0800)
00911 #define TIM2_USBHS_SOF
                                                   ((uint16 t)0x0C00)
00913 #define TIM5 GPIO
00914 #define TIM5_LSI
                                                   ((uint16_t)0x0040)
00915 #define TIM5_LSE
                                                   ((uint16_t)0x0080)
00916 #define TIM5 RTC
                                                   ((uint16 t)0x00C0)
00917
```

```
00918 #define TIM11_GPIO
                                                        ((uint16_t)0x0000)
00919 #define TIM11 HSE
                                                        ((uint16 t)0x0002)
00920
00921 #define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM2_TIM8_TRGO)||\
                                              ((TIM_REMAP) == TIM2_ETH_PTP)||\
((TIM_REMAP) == TIM2_USBFS_SOF)||\
00922
00923
                                              ((TIM_REMAP) == TIM2_USBHS_SOF)||\
00925
                                              ((TIM_REMAP) == TIM5_GPIO) | | \
00926
                                              ((TIM_REMAP) == TIM5_LSI)||\
00927
                                              ((TIM REMAP) == TIM5 LSE) | |
                                              ((TIM_REMAP) == TIM5_RTC)||\
00928
                                              ((TIM_REMAP) == TIM11_GPIO) | | \
00929
00930
                                              ((TIM_REMAP) == TIM11_HSE))
00931
00939 #define TIM_FLAG_Update
                                                        ((uint16_t)0x0001)
00940 #define TIM_FLAG_CC1
                                                        ((uint16_t)0x0002)
00941 #define TIM_FLAG_CC2
                                                        ((uint16_t)0x0004)
00942 #define TIM_FLAG_CC3
                                                        ((uint16 t)0x0008)
00943 #define TIM_FLAG_CC4
                                                        ((uint16_t)0x0010)
                                                        ((uint16_t)0x0020)
00944 #define TIM_FLAG_COM
00945 #define TIM_FLAG_Trigger
                                                        ((uint16_t)0x0040)
00946 #define TIM_FLAG_Break
                                                        ((uint16_t)0x0080)
00947 #define TIM_FLAG_CC10F
                                                        ((uint16_t)0x0200)
00948 #define TIM_FLAG_CC2OF
00949 #define TIM_FLAG_CC3OF
                                                        ((uint16 t)0x0400)
                                                        ((uint16_t)0x0800)
00950 #define TIM_FLAG_CC40F
                                                        ((uint16_t)0x1000)
00951 #define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update)
00952
                                           ((FLAG) == TIM_FLAG_CC1) || \
00953
                                           ((FLAG) == TIM_FLAG_CC2) || \
                                           ((FLAG) == TIM_FLAG_CC3) || \
00954
00955
                                           ((FLAG) == TIM_FLAG_CC4) || \
00956
                                           ((FLAG) == TIM_FLAG_COM) || \
00957
                                           ((FLAG) == TIM_FLAG_Trigger)
00958
                                           ((FLAG) == TIM_FLAG_Break) | |
                                           ((FLAG) == TIM_FLAG_CC1OF) ||
00959
                                           ((FLAG) == TIM_FLAG_CC2OF) || \
((FLAG) == TIM_FLAG_CC3OF) || \
00960
00961
                                           ((FLAG) == TIM_FLAG_CC4OF))
00963
00972 #define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
00981 #define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF)
00990 #define TIM_DMABurstLength_1Byte TIM_DMABurstLe
                                                        TIM_DMABurstLength_1Transfer
                                                        TIM_DMABurstLength_2Transfers
TIM_DMABurstLength_3Transfers
00991 #define TIM_DMABurstLength_2Bytes
00992 #define TIM_DMABurstLength_3Bytes
00993 #define TIM_DMABurstLength_4Bytes
                                                        TIM_DMABurstLength_4Transfers
00994 #define TIM_DMABurstLength_5Bytes
                                                        TIM_DMABurstLength_5Transfers
00995 #define TIM_DMABurstLength_6Bytes
                                                        TIM_DMABurstLength_6Transfers
00996 #define TIM_DMABurstLength_7Bytes
                                                        TIM_DMABurstLength_7Transfers
00997 #define TIM_DMABurstLength_8Bytes
                                                        TIM_DMABurstLength_8Transfers
00998 #define TIM_DMABurstLength_9Bytes
                                                        TIM DMABurstLength 9Transfers
00999 #define TIM_DMABurstLength_10Bytes
                                                        TIM_DMABurstLength_10Transfers
01000 #define TIM_DMABurstLength_11Bytes
                                                        TIM_DMABurstLength_11Transfers
01001 #define TIM_DMABurstLength_12Bytes
                                                        TIM_DMABurstLength_12Transfers
01002 #define TIM_DMABurstLength_13Bytes
                                                        TIM_DMABurstLength_13Transfers
01003 #define TIM_DMABurstLength_14Bytes
                                                        TIM_DMABurstLength_14Transfers
01004 #define TIM_DMABurstLength_15Bytes
                                                        TIM_DMABurstLength_15Transfers
01005 #define TIM_DMABurstLength_16Bytes
                                                        TIM_DMABurstLength_16Transfers
01006 #define TIM_DMABurstLength_17Bytes
                                                        TIM_DMABurstLength_17Transfers
01007 #define TIM_DMABurstLength_18Bytes
                                                        TIM_DMABurstLength_18Transfers
01016 /* Exported macro ------
01017 /* Exported functions ------*/
01018
01020 void TIM_DeInit(TIM_TypeDef* TIMx);
01021 void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct);
{\tt 01022\ void\ TIM\_TimeBaseStructInit(TIM\_TimeBaseInitTypeDef*\ TIM\_TimeBaseInitStruct);}
01023 void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode);
01024 void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode);
01025 void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter);
01026 void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload);
01027 uint32_t TIM_GetCounter(TIM_TypeDef* TIMx);
01028 uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx);
01029 void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState);
01030 void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource);
01031 void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState);
01032 void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode);
01033 void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD);
01034 void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState);
01035
01037 void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
01038 void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
01039 void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
01040 void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
01041 void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct);
01042 void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode);
01043 void TIM_SetComparel(TIM_TypeDef* TIMx, uint32_t Comparel);
```

7.33 stm32f4xx tim.h 1269

```
01044 void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2);
01045 void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3);
01046 void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4);
01047 void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);
01048 void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);
01049 void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);
01050 void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);
01051 void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);
01052 void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);
01053 void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);
01054 void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);
01055 void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);
01056 void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);
01057 void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);
01058 void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);
01059 void TIM_ClearOClRef(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);
01060 void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);
01061 void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);
01062 void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);
01063 void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);
01064 void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity);
01065 void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);
O1066 void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity);
O1067 void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);
O1068 void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity);
01069 void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);
01070 void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx);
01071 void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN);
01072
01074 void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct);
01075 void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct);
01076 void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct);
01077 uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx);
01078 uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx);
01079 uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx);
01080 uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx);
01081 void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);
01082 void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);
01083 void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);
01084 void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);
01085
01088 void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct);
01089 void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState);
01090 void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState);
01091 void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState);
01092
01093 /* Interrupts, DMA and flags management **********************************
01094 void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState);
01095 void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource);
01096 FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG);
01097 void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG);
01098 ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT);
01099 void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT);
01100 void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength);
01101 void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState);
01102 void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState);
01103
01105 void TIM_InternalClockConfig(TIM_TypeDef* TIMx);
01106 void TIM_ITRXExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);
01107 void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                       uint16_t TIM_ICPolarity, uint16_t ICFilter);
01108
01109 void TIM_ETRClockModelConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t
     TIM_ExtTRGPolarity,
01110
                                    uint16 t ExtTRGFilter);
01111 void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter);
01113
01115 void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);
01116 void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource);
01117 void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode);
01118 void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);
01119 void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
01120
                         uint16_t ExtTRGFilter);
01121
01123 void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                       uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity);
01125 void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState);
01126
01128 void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap);
01129
```

# 7.34 CUBE\_IDE/VGA/Core/Inc/system\_stm32f4xx.h File Reference

CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.

#### **Functions**

· void SystemInit (void)

Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

#### **Variables**

uint32\_t SystemCoreClock

# 7.34.1 Detailed Description

CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

**Attention** 

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

#### © COPYRIGHT 2011 STMicroelectronics

# 7.35 system\_stm32f4xx.h

#### Go to the documentation of this file.

```
00001
00033 #ifndef ___SYSTEM_STM32F4XX_H
00034 #define __SYSTEM_STM32F4XX_H
00035
00036 #ifdef __cplusplus
00037 extern "C" {
00038 #endif
00039
00053 extern uint32_t SystemCoreClock;
00080 extern void SystemInit(void);
00081 extern void SystemCoreClockUpdate(void);
00086 #ifdef __cplusplus
00087
00088 #endif
00089
00090 #endif /*__SYSTEM_STM32F4XX_H */
00099 /************************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

# 7.36 CUBE\_IDE/VGA/Core/Inc/UART\_communication.h File Reference

: This file contains the functions which are used in the source file 'UART\_communication.c'.

```
#include <stdio.h>
#include <string.h>
#include "main.h"
#include "error.h"
```

### **Data Structures**

• struct UART\_Communication

### **Macros**

- #define WAIT\_FOR\_DATA 4000000
- #define STORAGE 100
- #define NO\_DATA 69

# **Typedefs**

- typedef struct UART\_Communication UART
- typedef struct UART\_Communication \* PUART

# **Functions**

• void UART2\_config (void)

Function to enable all the necessary registers and operations to use UART.

void UART\_sendChar (uint8\_t c)

Function that sends char data to the connected terminal.

void UART\_sendString (char \*string)

Function that sends a string to the connected terminal.

uint8\_t UART\_getChar (void)

Function that receives data from the connected terminal.

• UART UART\_receiver (void)

Function that read a single line and stores the data.

void UART\_errorHandling (int err)

Function that handles the occuring errors to the terminal.

# 7.36.1 Detailed Description

: This file contains the functions which are used in the source file 'UART\_communication.c'.

**Authors** 

: Skip Wijtman

Date

: 3-5-2023

Version

: 1.1

### 7.36.2 Function Documentation

### 7.36.2.1 UART2\_config()

Function to enable all the necessary registers and operations to use UART.

**Parameters** 

Nothing

Returns

Nothing

# 7.36.2.2 UART\_errorHandling()

```
void UART_errorHandling ( int \ \textit{err} \ )
```

Function that handles the occuring errors to the terminal.

#### **Parameters**

err error that is supposed to be shown

### Returns

nothing

# 7.36.2.3 UART\_getChar()

Function that receives data from the connected terminal.

### **Parameters**

Nothing

Returns

Received data

# 7.36.2.4 UART\_receiver()

Function that read a single line and stores the data.

<b>D</b>					
Pа	ra	m	ല	aı	r۹

Nothing

### Returns

struct variable

# 7.36.2.5 UART\_sendChar()

```
void UART_sendChar ( \mbox{uint8\_t} \ c \ )
```

Function that sends char data to the connected terminal.

#### **Parameters**

Char data do be send

#### Returns

Nothing

### 7.36.2.6 UART\_sendString()

Function that sends a string to the connected terminal.

#### **Parameters**

String do be send

### Returns

Nothing

# 7.37 UART\_communication.h

### Go to the documentation of this file.

00012 #ifndef INC\_UART\_COMMUNICATION\_H\_

```
00013 #define INC_UART_COMMUNICATION_H_
00015 //#include <library-header>
00016 #include <stdio.h>
00017 #include <string.h>
00018
00019 //#include other "user-header"
00020 #include "main.h"
00021 #include "error.h"
00022
00023 //#define-statements
00024 #define WAIT_FOR_DATA 4000000
00025 #define STORAGE
00026 #define NO_DATA
00027
00028 //external vars
00029
00030
00031 //struct definition
00032 typedef struct UART_Communication
00033 {
00034
          uint8_t receive[STORAGE];
        uint8_t buffer[STORAGE];
00035
00036 int er: 00037 }UART, *PUART;
                  err_code;
00039 //user functies
00040 void UART2_config(void);
00041 void UART_sendChar(uint8_t c);
00042 void UART_sendString(char *string);
00043 uint8_t UART_getChar(void);
00044 UART UART_receiver(void);
00045 void UART_errorHandling(int err);
00046
00047 #endif /* INC_UART_COMMUNICATION_H_ */
```

# 7.38 CUBE IDE/VGA/Core/Src/API functions.c File Reference

All API functions are created in this file.

```
#include "API_functions.h"
#include "bitmap_arrows.h"
#include "bitmap_smileys.h"
```

### **Functions**

- int API\_draw\_line (int x\_1, int y\_1, int x\_2, int y\_2, int color, int weight)
  - This function gives the user the ability to draw lines on a VGA screen.
- int API\_clearscreen (int color)

This function gives the user the ability to clear the screen to a certain color.

• int API\_draw\_rectangle (int x\_1, int y\_1, int width, int height, int color, int filled)

This function gives the user the ability to draw a rectangle on a VGA screen.

• int API\_draw\_bitmap (int bm\_nr, int x\_lup, int y\_lup)

This function gives the user the ability to put a bitmap on the VGA screen.

### 7.38.1 Detailed Description

All API functions are created in this file.

**Authors** 

Naomi Born

Date

17-05-2023

Version

1.0

# 7.38.2 Function Documentation

# 7.38.2.1 API\_clearscreen()

This function gives the user the ability to clear the screen to a certain color.

#### **Parameters**

color	Color of the screen
-------	---------------------

### Returns

Error code if error occurs

# 7.38.2.2 API\_draw\_bitmap()

This function gives the user the ability to put a bitmap on the VGA screen.

### **Parameters**

x_lup	X coordinate of x left up
y_lup	Y coordinate of y left up
bm⊷	Number of the bitmap from 1 to 10
nr	

#### Returns

Error code if error or no error occurs

# 7.38.2.3 API\_draw\_line()

This function gives the user the ability to draw lines on a VGA screen.

#### **Parameters**

x_1	Starting point coördinate of x		
x_2	Ending point coördinate of x		
y_1	Starting point coördinate of y		
y_2	Ending point coördinate of y		
color	Color of the line		
weight	Width of the line		

#### Returns

Error code if error or no error occurs

# 7.38.2.4 API\_draw\_rectangle()

```
int API_draw_rectangle (
    int x_1,
    int y_1,
    int width,
    int height,
    int color,
    int filled )
```

This function gives the user the ability to draw a rectangle on a VGA screen.

### **Parameters**

x_1	Starting point coördinate of x (upper left)
y_1	Starting point coördinate of y (upper left)
width	Width of the rectangle max. 320
height	Height of the rectangle max. 240
color	Color of the rectangle/borders
filled	1 is filled rectangle 0 is just borders

#### Returns

Error code if error occurs

# 7.39 CUBE IDE/VGA/Core/Src/logic layer.c File Reference

Here commands will be processed and executed.

```
#include "logic_layer.h"
```

#### **Functions**

• int parse\_cmd (UART data)

Function that parses the command of the received script.

• int draw\_options (char cmd, UART data)

Function that determines with the command which function should be used, Here the script also get parsed further and decodes ASCII to useful data.

PARSE parse\_data (PARSE parsing, UART data, int LEN, int var\_counter, int num\_checker, int let\_checker, int num\_counter)

This function is used for parsing data and converts ASCII to decimals.

int number\_converter (char ASCII)

Function that converts ASCII numbers to decimals.

• PARSE color\_assign (UART data, int i, PARSE parsing)

Function that reads received script text and when possible converts this to the correspondiong color.

#### **Variables**

- char **cmd** [MAX\_CMD\_LEN] = {0}
- char compare\_cmd [4][MAX\_CMD\_LEN]
- char compare\_col [16][MAX\_COL\_LEN]

# 7.39.1 Detailed Description

Here commands will be processed and executed.

**Authors** 

Skip Wijtman

Date

24-5-2023

Version

1.2

# 7.39.2 Function Documentation

# 7.39.2.1 color\_assign()

```
PARSE color_assign (

UART data,

int i,

PARSE parsing )
```

Function that reads received script text and when possible converts this to the correspondiong color.

#### **Parameters**

data	is a struct variable with the received script
i	is the variable for the loop iterator
parsing	is a struct variable that stores all needed data for functions

#### Returns

parsing is a struct variable with data info which are retrieved from the script

# 7.39.2.2 draw\_options()

Function that determines with the command which function should be used, Here the script also get parsed further and decodes ASCII to useful data.

Here a switch-case is used to determine the received command, Cases 0 to 4 are numbered as followed:

- 1. lijn
- 2. rechthoek
- 3. clearscherm
- 4. tekst
- 5. bitmap

#### **Parameters**

cm	d	is a interger of the found command
dat	a	is a struct variable with the received script

#### Returns

Error code

# 7.39.2.3 number\_converter()

Function that converts ASCII numbers to decimals.

# **Parameters**

```
ASCII is character of a ASCII number
```

### Returns

decimal number

### 7.39.2.4 parse\_cmd()

Function that parses the command of the received script.

#### **Parameters**

data is a struct variable with the received script

### Returns

Error code or the current index of found

# 7.39.2.5 parse\_data()

```
PARSE parse_data (

PARSE parsing,

UART data,

int LEN,

int var_counter,

int num_checker,
```

```
int let_checker,
int num_counter )
```

This function is used for parsing data and converts ASCII to decimals.

#### **Parameters**

parsing	is a struct variable that stores all needed data for functions
data	is a struct variable with the received script
LEN	is the length of the command + the comma to skip these is the parser
var_counter	is an index of an array to store the data in from the script
num_checker	is a variable to confirm a ASCII number is found and ensures that no junk color values are stored in the data array
let_checker	is a variable to confirm a letter is found and ensures that no junk number values are stored in the data array
num_counter	is a variable which counts the amount of ASCII numbers between two commas

#### Returns

Error code

# 7.39.3 Variable Documentation

# 7.39.3.1 compare\_cmd

```
char compare_cmd[4][MAX_CMD_LEN]
```

### Initial value:

```
= { {"lijn"},
```

{"rechthoek"},
{"clearscherm"},
{"bitmap"}}

# 7.39.3.2 compare\_col

```
char compare_col[16][MAX_COL_LEN]
```

### Initial value:

```
= { ""zwart"},
```

```
{"blauw"},
{"lichtblauw"},
{"groen"},
{"lichtgroen"},
{"cyaan"},
{"lichtcyaan"},
{"rood"},
{"lichtrood"},
{"magenta"},
{"bruin"},
{"geel"},
{"grijs"},
{"roze"},
{"wit"}}
```

# 7.40 CUBE\_IDE/VGA/Core/Src/main.c File Reference

The file that gets executed and is used for operating a screen via VGA with external functions.

```
#include <math.h>
#include "main.h"
#include "stm32_ub_vga_screen.h"
#include "UART_communication.h"
#include "API_functions.h"
#include "logic_layer.h"
#include "error.h"
```

#### **Functions**

int main (void)
 Program start.

#### **Variables**

- uint8\_t data
- char save [100]
- char save2 [100]
- uint8\_t arr [100]
- uint8\_t i =0
- int  $\mathbf{x} = 0$
- · unsigned char j
- int **val** = 0

# 7.40.1 Detailed Description

The file that gets executed and is used for operating a screen via VGA with external functions.

#### **Extra infromation:**

```
    CPU: STM32F4
    IDE: CooCox CoIDE 1.7.x
    Module: CMSIS_BOOT, M4_CMSIS_CORE
```

4. Function: VGA\_core DMA LIB 320x240, 8bit color

#### **Authors**

```
UB, J.F van der Bent, Skip Wijtman
```

Date

3-5-2023

### Version

1.0 (Updates with every SWD branch)

### 7.40.2 Function Documentation

### 7.40.2.1 main()

```
int main (
     void )
```

Program start.

**Parameters** 

Nothing

Returns

integer val

# 7.41 CUBE\_IDE/VGA/Core/Src/misc.c File Reference

This file provides all the miscellaneous firmware functions (add-on to CMSIS functions).

```
#include "misc.h"
#include "stm32f4xx_conf.h"
```

### **Macros**

#define AIRCR\_VECTKEY\_MASK ((uint32\_t)0x05FA0000)

#### **Functions**

• void NVIC\_PriorityGroupConfig (uint32\_t NVIC\_PriorityGroup)

Configures the priority grouping: pre-emption priority and subpriority.

void NVIC\_Init (NVIC\_InitTypeDef \*NVIC\_InitStruct)

Initializes the NVIC peripheral according to the specified parameters in the NVIC\_InitStruct.

• void NVIC\_SetVectorTable (uint32\_t NVIC\_VectTab, uint32\_t Offset)

Sets the vector table location and Offset.

• void NVIC\_SystemLPConfig (uint8\_t LowPowerMode, FunctionalState NewState)

Selects the condition for the system to enter low power mode.

void SysTick\_CLKSourceConfig (uint32\_t SysTick\_CLKSource)

Configures the SysTick clock source.

# 7.41.1 Detailed Description

This file provides all the miscellaneous firmware functions (add-on to CMSIS functions).

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

\*

\* How to configure Interrupts using driver

\* This section provide functions allowing to configure the NVIC interrupts (IRQ).

\* The Cortex-M4 exceptions are managed by CMSIS functions.

\*

1. Configure the NVIC Priority Grouping using NVIC\_PriorityGroupConfig()

function according to the following table.

The table below gives the allowed values of the pre-emption priority and subpriority according to the Priority Grouping configuration performed by NVIC\_PriorityGroupConfig function

NVIC_PriorityGroup	NVIC_IRQChannelPreemptionPriority	NVIC_IRQChannelSubPriority	Descri
======================================	0	0-15	0 bits for p
			4 bits for s
NVIC_PriorityGroup_1	0-1	0-7	1 bits for p
		I	3 bits for s
NVIC_PriorityGroup_2	0-3 	0-3	2 bits for p
NVIC_PriorityGroup_3	0-7 	0-1	3 bits for p   1 bits for s
NVIC_PriorityGroup_4	0-15	0	4 bits for p
			0 bits for s

2. Enable and Configure the priority of the selected IRQ Channels using NVIC\_Init()

@note When the NVIC\_PriorityGroup\_0 is selected, IRQ pre-emption is no more possible.
The pending IRQ priority will be managed only by the subpriority.

@note IRQ priority order (sorted by highest to lowest priority):

- Lowest pre-emption priority
- Lowest subpriority
  - Lowest hardware priority (IRQ number)

\*

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

#### © COPYRIGHT 2011 STMicroelectronics

# 7.42 CUBE\_IDE/VGA/Core/Src/stm32f4xx\_dma.c File Reference

This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA):

```
#include "stm32f4xx_dma.h"
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_conf.h"
```

### **Macros**

- #define TRANSFER\_IT\_ENABLE\_MASK
- #define DMA Stream0 IT MASK
- #define DMA\_Stream1\_IT\_MASK (uint32\_t)(DMA\_Stream0\_IT\_MASK << 6)
- #define DMA\_Stream2\_IT\_MASK (uint32\_t)(DMA\_Stream0\_IT\_MASK << 16)
- #define DMA Stream3 IT\_MASK (uint32 t)(DMA Stream0 IT MASK << 22)
- #define DMA Stream4 IT MASK (uint32 t)(DMA Stream0 IT MASK | (uint32 t)0x20000000)
- #define DMA\_Stream5\_IT\_MASK (uint32\_t)(DMA\_Stream1\_IT\_MASK | (uint32\_t)0x20000000)
- #define DMA\_Stream6\_IT\_MASK (uint32\_t)(DMA\_Stream2\_IT\_MASK | (uint32\_t)0x20000000)
- #define DMA\_Stream7\_IT\_MASK (uint32\_t)(DMA\_Stream3\_IT\_MASK | (uint32\_t)0x20000000)
- #define TRANSFER IT MASK (uint32 t)0x0F3C0F3C
- #define HIGH ISR MASK (uint32 t)0x20000000
- #define RESERVED\_MASK (uint32 t)0x0F7D0F7D

#### **Functions**

void DMA\_DeInit (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Deinitialize the DMAy Streamx registers to their default reset values.

void DMA\_Init (DMA\_Stream\_TypeDef \*DMAy\_Streamx, DMA\_InitTypeDef \*DMA\_InitStruct)

Initializes the DMAy Streamx according to the specified parameters in the DMA\_InitStruct structure.

void DMA\_StructInit (DMA\_InitTypeDef \*DMA\_InitStruct)

Fills each DMA\_InitStruct member with its default value.

• void DMA\_Cmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the specified DMAy Streamx.

void DMA\_PeriphIncOffsetSizeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_Pincos)

Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).

void DMA\_FlowControllerConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_FlowCtrl)

Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).

void DMA\_SetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint16\_t Counter)

Writes the number of data units to be transferred on the DMAy Streamx.

uint16\_t DMA\_GetCurrDataCounter (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the number of remaining data units in the current DMAy Streamx transfer.

 void DMA\_DoubleBufferModeConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t Memory1BaseAddr, uint32\_t DMA\_CurrentMemory)

Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.

• void DMA\_DoubleBufferModeCmd (DMA\_Stream\_TypeDef \*DMAy\_Streamx, FunctionalState NewState)

Enables or disables the double buffer mode for the selected DMA stream.

 void DMA\_MemoryTargetConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t MemoryBaseAddr, uint32\_t DMA\_MemoryTarget)

Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.

uint32\_t DMA\_GetCurrentMemoryTarget (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the current memory target used by double buffer transfer.

FunctionalState DMA\_GetCmdStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the status of EN bit for the specified DMAy Streamx.

uint32\_t DMA\_GetFIFOStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx)

Returns the current DMAy Streamx FIFO filled level.

FlagStatus DMA GetFlagStatus (DMA Stream TypeDef \*DMAy Streamx, uint32 t DMA FLAG)

Checks whether the specified DMAy Streamx flag is set or not.

void DMA ClearFlag (DMA Stream TypeDef \*DMAy Streamx, uint32 t DMA FLAG)

Clears the DMAy Streamx's pending flags.

void DMA\_ITConfig (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT, FunctionalState NewState)
 Enables or disables the specified DMAy Streamx interrupts.

ITStatus DMA\_GetITStatus (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Checks whether the specified DMAy Streamx interrupt has occurred or not.

void DMA\_ClearITPendingBit (DMA\_Stream\_TypeDef \*DMAy\_Streamx, uint32\_t DMA\_IT)

Clears the DMAy Streamx's interrupt pending bits.

# 7.42.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA):

**Author** 

MCD Application Team

Version

V1.0.0

Date

30-September-2011

- · Initialization and Configuration
- · Data Counter
- · Double Buffer mode configuration and command
- · Interrupts and flags management

\_\_\_\_\_

How to use this driver

 Enable The DMA controller clock using RCC\_AHB1PeriphResetCmd(RCC\_AHB1Periph\_DMA1, ENABLE) function for DMA1 or using RCC\_AHB1PeriphResetCmd(RCC\_AHB1Periph\_DMA2, ENABLE) function for DMA2.

 Enable and configure the peripheral to be connected to the DMA Stream (except for internal SRAM / FLASH memories: no initialization is necessary).

3. For a given Stream, program the required configuration through following parameters: Source and Destination addresses, Transfer Direction, Transfer size, Source and Destination data formats, Circular or Normal mode, Stream Priority level, Source and Destination Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source and/or Destination (if needed) using the DMA\_Init() function.

To avoid filling un-nesecessary fields, you can call DMA\_StructInit() function to initialize a given structure with default values (reset values), the modify only necessary fields (ie. Source and Destination addresses, Transfer size and Data Formats).

4. Enable the NVIC and the corresponding interrupt(s) using the function DMA\_ITConfig() if you need to use DMA interrupts.

5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by configuring the second Memory address and the first Memory to be used through the function DMA\_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function DMA\_DoubleBufferModeCmd(). These operations must be done before step 6.

- 6. Enable the DMA stream using the DMA\_Cmd() function.
- 7. Activate the needed Stream Request using PPP\_DMACmd() function for any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...) The function allowing this operation is provided in each PPP peripheral driver (ie. SPI\_DMACmd for SPI peripheral).
  Once the Stream is enabled, it is not possible to modify its configuration unless the stream is stopped and disabled.
  After enabling the Stream, it is advised to monitor the EN bit status using the function DMA\_GetCmdStatus(). In case of configuration errors or bus errors this bit will remain reset and all transfers on this Stream will remain on hold.

```
8. Optionally, you can configure the number of data to be transferred
            when the Stream is disabled (ie. after each Transfer Complete event
            or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
            And you can get the number of remaining data to be transferred using
            the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
            enabled and running).
         9. To control DMA events you can use one of the following
             two methods:
              a- Check on DMA Stream flags using the function DMA_GetFlagStatus().
              b- Use DMA interrupts through the function DMA_ITConfig() at initialization
                 phase and DMA_GetITStatus() function into interrupt routines in
                 communication phase.
             After checking on a flag you should clear it using DMA_ClearFlag()
             function. And after checking on an interrupt event you should
             clear it using DMA_ClearITPendingBit() function.
         10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
             the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
             the Memory Address to be modified is not the one currently in use by DMA Stream.
             This condition can be monitored using the function {\tt DMA\_GetCurrentMemoryTarget} ().
         11. Optionally, Pause-Resume operations may be performed:
             The DMA_Cmd() function may be used to perform Pause-Resume operation. When a
             transfer is ongoing, calling this function to disable the Stream will cause the
             transfer to be paused. All configuration registers and the number of remaining
             data will be preserved. When calling again this function to re-enable the Stream,
             the transfer will be resumed from the point where it was paused.
@note
        Memory-to-Memory transfer is possible by setting the address of the memory into
        the Peripheral registers. In this mode, Circular mode and Double Buffer mode
        are not allowed.
@note
       The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
        possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
        Half-Word data size for the peripheral to access its data register and set Word data size
        for the Memory to gain in access time. Each two Half-words will be packed and written in
        a single access to a Word in the Memory).
@note When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
       and Destination. In this case the Peripheral Data Size will be applied to both Source
       and Destination.
```

#### Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

#### © COPYRIGHT 2011 STMicroelectronics

# 7.43 CUBE IDE/VGA/Core/Src/stm32f4xx gpio.c File Reference

This file provides firmware functions to manage the following functionalities of the GPIO peripheral:

```
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_conf.h"
```

#### **Functions**

```
    void GPIO_DeInit (GPIO_TypeDef *GPIOx)
```

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO\_Init (GPIO\_TypeDef \*GPIOx, GPIO\_InitTypeDef \*GPIO\_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO\_InitStruct.

void GPIO StructInit (GPIO InitTypeDef \*GPIO InitStruct)

Fills each GPIO\_InitStruct member with its default value.

void GPIO\_PinLockConfig (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Locks GPIO Pins configuration registers.

• uint8\_t GPIO\_ReadInputDataBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Reads the specified input port pin.

uint16\_t GPIO\_ReadInputData (GPIO\_TypeDef \*GPIOx)

Reads the specified GPIO input data port.

uint8\_t GPIO\_ReadOutputDataBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Reads the specified output data port bit.

uint16 t GPIO ReadOutputData (GPIO TypeDef \*GPIOx)

Reads the specified GPIO output data port.

void GPIO SetBits (GPIO TypeDef \*GPIOx, uint16 t GPIO Pin)

Sets the selected data port bits.

void GPIO\_ResetBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Clears the selected data port bits.

• void GPIO\_WriteBit (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO\_Write (GPIO\_TypeDef \*GPIOx, uint16\_t PortVal)

Writes data to the specified GPIO data port.

void GPIO\_ToggleBits (GPIO\_TypeDef \*GPIOx, uint16\_t GPIO\_Pin)

Toggles the specified GPIO pins..

• void GPIO PinAFConfig (GPIO TypeDef \*GPIOx, uint16 t GPIO PinSource, uint8 t GPIO AF)

Changes the mapping of the specified pin.

### 7.43.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the GPIO peripheral:

**Author** 

MCD Application Team

Version

V1.0.0

Date

#### 30-September-2011

- · Initialization and Configuration
- · GPIO Read and Write
- · GPIO Alternate functions configuration

```
How to use this driver
_____
1. Enable the GPIO AHB clock using the following function
     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
2. Configure the GPIO pin(s) using GPIO_Init()
   Four possible configuration are available for each pin:
     - Input: Floating, Pull-up, Pull-down.
     - Output: Push-Pull (Pull-up, Pull-down or no Pull)
               Open Drain (Pull-up, Pull-down or no Pull).
       In output mode, the speed is configurable: 2 MHz, 25 MHz,
       50 MHz or 100 MHz.
      - Alternate Function: Push-Pull (Pull-up, Pull-down or no Pull)
                           Open Drain (Pull-up, Pull-down or no Pull).
     - Analog: required mode when a pin is to be used as ADC channel
              or DAC output.
3- Peripherals alternate function:
   - For ADC and DAC, configure the desired pin in analog mode using
       GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AN;
    - For other peripherals (TIM, USART...):
      - Connect the pin to the desired peripherals' Alternate
        Function (AF) using GPIO_PinAFConfig() function
      - Configure the desired pin in alternate function mode using
        GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
      - Select the type, pull-up/pull-down and output speed via
        {\tt GPIO\_PuPd} , {\tt GPIO\_OType} and {\tt GPIO\_Speed} members
      - Call GPIO_Init() function
4. To get the level of a pin configured in input mode use GPIO_ReadInputDataBit()
5. To set/reset the level of a pin configured in output mode use
  GPIO_SetBits()/GPIO_ResetBits()
6. During and just after reset, the alternate functions are not
  active and the GPIO pins are configured in input floating mode
  (except JTAG pins).
7. The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as
  general-purpose (PC14 and PC15, respectively) when the LSE
  oscillator is off. The LSE has priority over the GPIO function.
8. The HSE oscillator pins OSC_IN/OSC_OUT can be used as
  general-purpose PHO and PH1, respectively, when the HSE
  oscillator is off. The HSE has priority over the GPIO function.
```

#### Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

#### © COPYRIGHT 2011 STMicroelectronics

# 7.44 CUBE IDE/VGA/Core/Src/stm32f4xx rcc.c File Reference

This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral:

```
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_conf.h"
```

#### **Macros**

```
    #define RCC_OFFSET (RCC_BASE - PERIPH_BASE)
```

- #define **CR\_OFFSET** (RCC\_OFFSET + 0x00)
- #define HSION BitNumber 0x00
- #define CR\_HSION\_BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (HSION\_BitNumber \* 4))
- #define CSSON BitNumber 0x13
- #define CR CSSON BB (PERIPH BB BASE + (CR OFFSET \* 32) + (CSSON BitNumber \* 4))
- #define PLLON\_BitNumber 0x18
- #define CR PLLON BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (PLLON\_BitNumber \* 4))
- #define PLLI2SON\_BitNumber 0x1A
- #define CR\_PLLI2SON\_BB (PERIPH\_BB\_BASE + (CR\_OFFSET \* 32) + (PLLI2SON\_BitNumber \* 4))
- #define CFGR OFFSET (RCC OFFSET + 0x08)
- #define I2SSRC BitNumber 0x17
- #define CFGR\_I2SSRC\_BB (PERIPH\_BB\_BASE + (CFGR\_OFFSET \* 32) + (I2SSRC\_BitNumber \* 4))
- #define BDCR OFFSET (RCC OFFSET + 0x70)
- #define RTCEN BitNumber 0x0F
- #define BDCR\_RTCEN\_BB (PERIPH\_BB\_BASE + (BDCR\_OFFSET \* 32) + (RTCEN\_BitNumber \* 4))
- #define BDRST\_BitNumber 0x10
- #define BDCR\_BDRST\_BB (PERIPH\_BB\_BASE + (BDCR\_OFFSET \* 32) + (BDRST\_BitNumber \* 4))
- #define CSR\_OFFSET (RCC\_OFFSET + 0x74)
- #define LSION\_BitNumber 0x00
- #define CSR\_LSION\_BB (PERIPH\_BB\_BASE + (CSR\_OFFSET \* 32) + (LSION\_BitNumber \* 4))
- #define CFGR\_MCO2\_RESET\_MASK ((uint32\_t)0x07FFFFF)
- #define CFGR\_MCO1\_RESET\_MASK ((uint32\_t)0xF89FFFFF)
- #define FLAG\_MASK ((uint8\_t)0x1F)
- #define CR BYTE3 ADDRESS ((uint32 t)0x40023802)
- #define CIR\_BYTE2\_ADDRESS ((uint32\_t)(RCC\_BASE + 0x0C + 0x01))
- #define CIR\_BYTE3\_ADDRESS ((uint32\_t)(RCC\_BASE + 0x0C + 0x02))
- #define BDCR\_ADDRESS (PERIPH\_BASE + BDCR\_OFFSET)

#### **Functions**

void RCC\_DeInit (void)

Resets the RCC clock configuration to the default reset state.

void RCC\_HSEConfig (uint8\_t RCC\_HSE)

Configures the External High Speed oscillator (HSE).

• ErrorStatus RCC\_WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC\_AdjustHSICalibrationValue (uint8\_t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC\_HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC\_LSEConfig (uint8\_t RCC\_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC\_PLLConfig (uint32\_t RCC\_PLLSource, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP, uint32\_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC\_PLLI2SConfig (uint32\_t PLLI2SN, uint32\_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC\_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC\_MCO1Config (uint32\_t RCC\_MCO1Source, uint32\_t RCC\_MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

void RCC\_MCO2Config (uint32\_t RCC\_MCO2Source, uint32\_t RCC\_MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

void RCC\_SYSCLKConfig (uint32\_t RCC\_SYSCLKSource)

Configures the system clock (SYSCLK).

uint8 t RCC GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC\_HCLKConfig (uint32\_t RCC\_SYSCLK)

Configures the AHB clock (HCLK).

void RCC PCLK1Config (uint32 t RCC HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC\_PCLK2Config (uint32\_t RCC\_HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC\_GetClocksFreq (RCC\_ClocksTypeDef \*RCC\_Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

• void RCC\_RTCCLKConfig (uint32\_t RCC\_RTCCLKSource)

Configures the RTC clock (RTCCLK).

• void RCC\_RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC\_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC\_I2SCLKConfig (uint32\_t RCC\_I2SCLKSource)

Configures the I2S clock source (I2SCLK).

void RCC\_AHB1PeriphClockCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)
 Enables or disables the AHB1 peripheral clock.

- void RCC\_AHB2PeriphClockCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)
   Enables or disables the AHB2 peripheral clock.
- void RCC\_AHB3PeriphClockCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Enables or disables the AHB3 peripheral clock.
- void RCC\_APB1PeriphClockCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)

  Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC\_APB2PeriphClockCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC\_AHB1PeriphResetCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState) Forces or releases AHB1 peripheral reset.
- void RCC\_AHB2PeriphResetCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState) Forces or releases AHB2 peripheral reset.
- void RCC\_AHB3PeriphResetCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)
   Forces or releases AHB3 peripheral reset.
- void RCC\_APB1PeriphResetCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)
   Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC\_APB2PeriphResetCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Forces or releases High Speed APB (APB2) peripheral reset.
- void RCC\_AHB1PeriphClockLPModeCmd (uint32\_t RCC\_AHB1Periph, FunctionalState NewState)

  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB2PeriphClockLPModeCmd (uint32\_t RCC\_AHB2Periph, FunctionalState NewState)

  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC\_AHB3PeriphClockLPModeCmd (uint32\_t RCC\_AHB3Periph, FunctionalState NewState)

  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB1PeriphClockLPModeCmd (uint32\_t RCC\_APB1Periph, FunctionalState NewState)

  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC\_APB2PeriphClockLPModeCmd (uint32\_t RCC\_APB2Periph, FunctionalState NewState)
   Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
- void RCC\_ITConfig (uint8\_t RCC\_IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

- FlagStatus RCC GetFlagStatus (uint8 t RCC FLAG)
  - Checks whether the specified RCC flag is set or not.
- void RCC\_ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC\_FLAG\_PINRST, RCC\_FLAG\_PORRST, RCC\_FLAG\_SFTRST, RCC\_FLAG\_IWDGRST, RCC\_FLAG\_WWDGRST, RCC\_FLAG\_LPWRRST.

ITStatus RCC\_GetITStatus (uint8\_t RCC\_IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC ClearITPendingBit (uint8 t RCC IT)

Clears the RCC's interrupt pending bits.

### 7.44.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral:

**Author** 

MCD Application Team

Version

V1.0.0

Date

## 30-September-2011

- · Internal/external clocks, PLL, CSS and MCO configuration
- · System, AHB and APB busses clocks configuration
- · Peripheral clocks configuration
- · Interrupts and flags management

```
RCC specific features
After reset the device is running from Internal High Speed oscillator
(HSI 16MHz) with Flash O wait state, Flash prefetch buffer, D-Cache
and I-Cache are disabled, and all peripherals are off except internal
SRAM, Flash and JTAG.
 - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  all peripherals mapped on these busses are running at HSI speed.
    The clock for all peripherals is switched off, except the SRAM and FLASH.
 - All GPIOs are in input floating state, except the JTAG pins which
   are assigned to be used for debug purpose.
Once the device started from reset, the user application has to:
 - Configure the clock source to be used to drive the System clock
   (if the application needs higher frequency/performance)
 - Configure the System clock frequency and Flash settings
 - Configure the AHB and APB busses prescalers
 - Enable the clock for the peripheral(s) to be used
 - Configure the clock source(s) for peripherals which clocks are not
   derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
```

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

### © COPYRIGHT 2011 STMicroelectronics

## 7.45 CUBE\_IDE/VGA/Core/Src/stm32f4xx\_tim.c File Reference

This file provides firmware functions to manage the following functionalities of the TIM peripheral:

```
#include "stm32f4xx_tim.h"
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_conf.h"
```

#### **Macros**

- #define SMCR ETR MASK ((uint16 t)0x00FF)
- #define CCMR\_OFFSET ((uint16\_t)0x0018)
- #define CCER\_CCE\_SET ((uint16\_t)0x0001)
- #define CCER\_CCNE\_SET ((uint16\_t)0x0004)
- #define CCMR\_OC13M\_MASK ((uint16\_t)0xFF8F)
- #define CCMR OC24M MASK ((uint16 t)0x8FFF)

#### **Functions**

void TIM\_DeInit (TIM\_TypeDef \*TIMx)

Deinitializes the TIMx peripheral registers to their default reset values.

void TIM\_TimeBaseInit (TIM\_TypeDef \*TIMx, TIM\_TimeBaseInitTypeDef \*TIM\_TimeBaseInitStruct)

Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM TimeBaseInitStruct.

void TIM TimeBaseStructInit (TIM TimeBaseInitTypeDef \*TIM TimeBaseInitStruct)

Fills each TIM\_TimeBaseInitStruct member with its default value.

void TIM\_PrescalerConfig (TIM\_TypeDef \*TIMx, uint16\_t Prescaler, uint16\_t TIM\_PSCReloadMode)
 Configures the TIMx Prescaler.

void TIM CounterModeConfig (TIM TypeDef \*TIMx, uint16 t TIM CounterMode)

Specifies the TIMx Counter Mode to be used.

void TIM SetCounter (TIM TypeDef \*TIMx, uint32 t Counter)

Sets the TIMx Counter Register value.

void TIM\_SetAutoreload (TIM\_TypeDef \*TIMx, uint32\_t Autoreload)

Sets the TIMx Autoreload Register value.

uint32 t TIM GetCounter (TIM TypeDef \*TIMx)

Gets the TIMx Counter value.

uint16\_t TIM\_GetPrescaler (TIM\_TypeDef \*TIMx)

Gets the TIMx Prescaler value.

void TIM UpdateDisableConfig (TIM TypeDef \*TIMx, FunctionalState NewState)

Enables or Disables the TIMx Update event.

void TIM\_UpdateRequestConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_UpdateSource)

Configures the TIMx Update Request Interrupt source.

void TIM\_ARRPreloadConfig (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables TIMx peripheral Preload register on ARR.

void TIM\_SelectOnePulseMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OPMode)

Selects the TIMx's One Pulse Mode.

• void TIM\_SetClockDivision (TIM\_TypeDef \*TIMx, uint16\_t TIM\_CKD)

Sets the TIMx Clock Division value.

void TIM\_Cmd (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the specified TIM peripheral.

void TIM OC1Init (TIM TypeDef \*TIMx, TIM OCInitTypeDef \*TIM OCInitStruct)

Initializes the TIMx Channel1 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC2Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel2 according to the specified parameters in the TIM OCInitStruct.

void TIM\_OC3Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel3 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OC4Init (TIM\_TypeDef \*TIMx, TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Initializes the TIMx Channel4 according to the specified parameters in the TIM\_OCInitStruct.

void TIM\_OCStructInit (TIM\_OCInitTypeDef \*TIM\_OCInitStruct)

Fills each TIM\_OCInitStruct member with its default value.

```
• void TIM_SelectOCxM (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)

Selects the TIM Output Compare Mode.
```

void TIM\_SetCompare1 (TIM\_TypeDef \*TIMx, uint32\_t Compare1)

Sets the TIMx Capture Compare1 Register value.

void TIM\_SetCompare2 (TIM\_TypeDef \*TIMx, uint32\_t Compare2)

Sets the TIMx Capture Compare2 Register value.

void TIM SetCompare3 (TIM TypeDef \*TIMx, uint32 t Compare3)

Sets the TIMx Capture Compare3 Register value.

void TIM\_SetCompare4 (TIM\_TypeDef \*TIMx, uint32\_t Compare4)

Sets the TIMx Capture Compare4 Register value.

void TIM ForcedOC1Config (TIM TypeDef \*TIMx, uint16 t TIM ForcedAction)

Forces the TIMx output 1 waveform to active or inactive level.

void TIM\_ForcedOC2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 2 waveform to active or inactive level.

• void TIM\_ForcedOC3Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 3 waveform to active or inactive level.

void TIM\_ForcedOC4Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ForcedAction)

Forces the TIMx output 4 waveform to active or inactive level.

• void TIM\_OC1PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR1.

void TIM\_OC2PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR2.

void TIM\_OC3PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR3.

void TIM\_OC4PreloadConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPreload)

Enables or disables the TIMx peripheral Preload register on CCR4.

void TIM\_OC1FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 1 Fast feature.

void TIM\_OC2FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 2 Fast feature.

void TIM\_OC3FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 3 Fast feature.

void TIM\_OC4FastConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCFast)

Configures the TIMx Output Compare 4 Fast feature.

void TIM\_ClearOC1Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF1 signal on an external event.

void TIM\_ClearOC2Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safequards the OCREF2 signal on an external event.

void TIM\_ClearOC3Ref (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCClear)

Clears or safeguards the OCREF3 signal on an external event.

void TIM ClearOC4Ref (TIM TypeDef \*TIMx, uint16 t TIM OCClear)

Clears or safeguards the OCREF4 signal on an external event.

• void TIM\_OC1PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 1 polarity.

• void TIM\_OC1NPolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCNPolarity)

Configures the TIMx Channel 1N polarity.

• void TIM\_OC2PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 2 polarity.

void TIM OC2NPolarityConfig (TIM TypeDef \*TIMx, uint16 t TIM OCNPolarity)

Configures the TIMx Channel 2N polarity.

void TIM\_OC3PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 3 polarity.

void TIM\_OC3NPolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCNPolarity)

Configures the TIMx Channel 3N polarity.

void TIM\_OC4PolarityConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_OCPolarity)

Configures the TIMx channel 4 polarity.

void TIM\_CCxCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_CCx)

Enables or disables the TIM Capture Compare Channel x.

void TIM\_CCxNCmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Channel, uint16\_t TIM\_CCxN)

Enables or disables the TIM Capture Compare Channel xN.

void TIM\_ICInit (TIM\_TypeDef \*TIMx, TIM\_ICInitTypeDef \*TIM\_ICInitStruct)

Initializes the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct.

void TIM\_ICStructInit (TIM\_ICInitTypeDef \*TIM\_ICInitStruct)

Fills each TIM ICInitStruct member with its default value.

void TIM\_PWMIConfig (TIM\_TypeDef \*TIMx, TIM\_ICInitTypeDef \*TIM\_ICInitStruct)

Configures the TIM peripheral according to the specified parameters in the TIM\_ICInitStruct to measure an external PWM signal.

uint32\_t TIM\_GetCapture1 (TIM\_TypeDef \*TIMx)

Gets the TIMx Input Capture 1 value.

uint32\_t TIM\_GetCapture2 (TIM\_TypeDef \*TIMx)

Gets the TIMx Input Capture 2 value.

uint32\_t TIM\_GetCapture3 (TIM\_TypeDef \*TIMx)

Gets the TIMx Input Capture 3 value.

uint32 t TIM GetCapture4 (TIM TypeDef \*TIMx)

Gets the TIMx Input Capture 4 value.

void TIM\_SetIC1Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 1 prescaler.

void TIM SetIC2Prescaler (TIM TypeDef \*TIMx, uint16 t TIM ICPSC)

Sets the TIMx Input Capture 2 prescaler.

void TIM\_SetIC3Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 3 prescaler.

void TIM\_SetIC4Prescaler (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ICPSC)

Sets the TIMx Input Capture 4 prescaler.

• void TIM\_BDTRConfig (TIM\_TypeDef \*TIMx, TIM\_BDTRInitTypeDef \*TIM\_BDTRInitStruct)

Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable).

void TIM\_BDTRStructInit (TIM\_BDTRInitTypeDef \*TIM\_BDTRInitStruct)

Fills each TIM\_BDTRInitStruct member with its default value.

• void TIM\_CtrlPWMOutputs (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the TIM peripheral Main Outputs.

void TIM\_SelectCOM (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Selects the TIM peripheral Commutation event.

• void TIM CCPreloadControl (TIM TypeDef \*TIMx, FunctionalState NewState)

Sets or Resets the TIM peripheral Capture Compare Preload Control bit.

void TIM\_ITConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT, FunctionalState NewState)

Enables or disables the specified TIM interrupts.

void TIM GenerateEvent (TIM TypeDef \*TIMx, uint16 t TIM EventSource)

Configures the TIMx event to be generate by software.

FlagStatus TIM\_GetFlagStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_FLAG)

Checks whether the specified TIM flag is set or not.

void TIM ClearFlag (TIM TypeDef \*TIMx, uint16 t TIM FLAG)

Clears the TIMx's pending flags.

ITStatus TIM\_GetITStatus (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT)

Checks whether the TIM interrupt has occurred or not.

void TIM\_ClearITPendingBit (TIM\_TypeDef \*TIMx, uint16\_t TIM\_IT)

Clears the TIMx's interrupt pending bits.

void TIM\_DMAConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMABase, uint16\_t TIM\_DMABurstLength)
 Configures the TIMx's DMA interface.

void TIM\_DMACmd (TIM\_TypeDef \*TIMx, uint16\_t TIM\_DMASource, FunctionalState NewState)

Enables or disables the TIMx's DMA Requests.

void TIM\_SelectCCDMA (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Selects the TIMx peripheral Capture Compare DMA source.

void TIM\_InternalClockConfig (TIM\_TypeDef \*TIMx)

Configures the TIMx internal Clock.

void TIM\_ITRxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_InputTriggerSource)

Configures the TIMx Internal Trigger as External Clock.

void TIM\_TIxExternalClockConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TIxExternalCLKSource, uint16\_
 t TIM ICPolarity, uint16 t ICFilter)

Configures the TIMx Trigger as External Clock.

void TIM\_ETRClockMode1Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 — TRGPolarity, uint16\_t ExtTRGFilter)

Configures the External clock Mode1.

void TIM\_ETRClockMode2Config (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_Ext
 —
 TRGPolarity, uint16 t ExtTRGFilter)

Configures the External clock Mode2.

• void TIM\_SelectInputTrigger (TIM\_TypeDef \*TIMx, uint16\_t TIM\_InputTriggerSource)

Selects the Input Trigger source.

void TIM\_SelectOutputTrigger (TIM\_TypeDef \*TIMx, uint16\_t TIM\_TRGOSource)

Selects the TIMx Trigger Output Mode.

• void TIM\_SelectSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_SlaveMode)

Selects the TIMx Slave Mode.

void TIM\_SelectMasterSlaveMode (TIM\_TypeDef \*TIMx, uint16\_t TIM\_MasterSlaveMode)

Sets or Resets the TIMx Master/Slave Mode.

void TIM\_ETRConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_ExtTRGPrescaler, uint16\_t TIM\_ExtTRGPolarity, uint16\_t ExtTRGFilter)

Configures the TIMx External Trigger (ETR).

• void TIM\_EncoderInterfaceConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_EncoderMode, uint16\_t TIM\_IC1← Polarity, uint16\_t TIM\_IC2Polarity)

Configures the TIMx Encoder Interface.

void TIM\_SelectHallSensor (TIM\_TypeDef \*TIMx, FunctionalState NewState)

Enables or disables the TIMx's Hall sensor interface.

void TIM\_RemapConfig (TIM\_TypeDef \*TIMx, uint16\_t TIM\_Remap)

Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.

## 7.45.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the TIM peripheral:

**Author** 

MCD Application Team

#### Version

V1.0.0

#### Date

### 30-September-2011

- · TimeBase management
- · Output Compare management
- · Input Capture management
- · Advanced-control timers (TIM1 and TIM8) specific features
- Interrupts, DMA and flags management
- · Clocks management
- · Synchronization management
- · Specific interface management
- · Specific remapping management

```
How to use this driver
This driver provides functions to configure and program the TIM
of all STM32F4xx devices.
These functions are split in 9 groups:
1. TIM TimeBase management: this group includes all needed functions
   to configure the TM Timebase unit:
         - Set/Get Prescaler
         - Set/Get Autoreload
         - Counter modes configuration
         - Set Clock division
         - Select the One Pulse mode
         - Update Request Configuration
         - Update Disable Configuration
         - Auto-Preload Configuration
         - Enable/Disable the counter
2. TIM Output Compare management: this group includes all needed
   functions to configure the Capture/Compare unit used in Output
   compare mode:
         - Configure each channel, independently, in Output Compare mode
         - Select the output compare modes
         - Select the Polarities of each channel
         - Set/Get the Capture/Compare register values
         - Select the Output Compare Fast mode
         - Select the Output Compare Forced mode
         - Output Compare-Preload Configuration
         - Clear Output Compare Reference
         - Select the OCREF Clear signal
         - Enable/Disable the Capture/Compare Channels
3. TIM Input Capture management: this group includes all needed
   functions to configure the Capture/Compare unit used in
   Input Capture mode:
         - Configure each channel in input capture mode
         - Configure Channel1/2 in PWM Input mode
         - Set the Input Capture Prescaler
         - Get the Capture/Compare values
4. Advanced-control timers (TIM1 and TIM8) specific features
         - Configures the Break input, dead time, Lock level, the OSSI,
            the OSSR State and the AOE(automatic output enable)
```

```
- Enable/Disable the TIM peripheral Main Outputs
         - Select the Commutation event
         - Set/Reset the Capture Compare Preload Control bit
5. TIM interrupts, DMA and flags management
        - Enable/Disable interrupt sources
         - Get flags status
        - Clear flags/ Pending bits
        - Enable/Disable DMA requests
         - Configure DMA burst mode
        - Select CaptureCompare DMA request
6. TIM clocks management: this group includes all needed functions
   to configure the clock controller unit:
        - Select internal/External clock
         - Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
7. TIM synchronization management: this group includes all needed
  functions to configure the Synchronization unit:
        - Select Input Trigger
         - Select Output Trigger
        - Select Master Slave Mode
         - ETR Configuration when used as external trigger
8. TIM specific interface management, this group includes all
  needed functions to use the specific TIM interface:
        - Encoder Interface Configuration
        - Select Hall Sensor
9. TIM specific remapping management includes the Remapping
  configuration of specific timers
```

### Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

### © COPYRIGHT 2011 STMicroelectronics

# 7.46 CUBE\_IDE/VGA/Core/Src/system\_stm32f4xx.c File Reference

CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices, and is generated by the clock configuration tool stm32f4xx\_Clock\_Configuration \_\_V1.0.0.xls.

```
#include "stm32f4xx.h"
```

#### **Macros**

- #define VECT TAB OFFSET 0x00
- #define PLL M 8
- #define PLL\_N 336
- #define PLL P 2
- #define PLL Q 7

### **Functions**

void SystemInit (void)

Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

### **Variables**

- uint32\_t SystemCoreClock = 168000000
- \_\_I uint8\_t **AHBPrescTable** [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}

### 7.46.1 Detailed Description

CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices, and is generated by the clock configuration tool stm32f4xx\_Clock\_Configuration 
∨1.0.0.xls.

**Author** 

MCD Application Team

Version

V1.0.0

Date

19-September-2011

- 1. This file provides two functions and one global variable to be called from user application:
  - SystemInit(): Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/
     APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This
     function is called at startup just after reset and before branch to main program. This call is made inside
     the "startup\_stm32f4xx.s" file.
  - SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.
  - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.
- 2. After each device reset the HSI (16 MHz) is used as system clock source. Then SystemInit() function is called, in "startup\_stm32f4xx.s" file, to configure the system clock before to branch to main program.
- If the system clock source selected by user fails to startup, the SystemInit() function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.
- 4. The default value of HSE crystal is set to 8 MHz, refer to "HSE\_VALUE" define in "stm32f4xx.h" file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.

## 7.46.2 5. This file configures the system clock as follows:

-----

- 7.46.2.1 Supported STM32F4xx device revision | Rev A
- 7.46.2.2 System Clock source | PLL (HSE)
- 7.46.2.3 SYSCLK(Hz) | 168000000
- 7.46.2.4 HCLK(Hz) | 168000000
- 7.46.2.5 AHB Prescaler | 1
- 7.46.2.6 APB1 Prescaler | 4
- 7.46.2.7 APB2 Prescaler | 2
- 7.46.2.8 HSE Frequency(Hz) | 8000000
- 7.46.2.9 PLL\_M | 8
- 7.46.2.10 PLL\_N | 336
- 7.46.2.11 PLL\_P 2
- 7.46.2.12 PLL\_Q | 7
- 7.46.2.13 PLLI2S\_N | NA
- 7.46.2.14 PLLI2S\_R | NA
- 7.46.2.15 I2S input clock | NA
- 7.46.2.16 VDD(V) | 3.3
- 7.46.2.17 High Performance mode | Enabled
- 7.46.2.18 Flash Latency(WS) | 5
- 7.46.2.19 Prefetch Buffer | OFF
- 7.46.2.20 Instruction cache | ON
- 7.46.2.21 Data cache | ON

Require 48MHz for USB OTG FS, | Enabled

### 7.46.2.22 SDIO and RNG clock

-----

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

#### © COPYRIGHT 2011 STMicroelectronics

## 7.47 CUBE\_IDE/VGA/Core/Src/UART\_communication.c File Reference

In this file UART is used to make communication possible between the STM32F4 board and a computer. With this code messages can be received and sent. This code is made with the assistance of an online guide from 'Controllerstech'.

#include "UART\_communication.h"

### **Functions**

• void UART2\_config (void)

Function to enable all the necessary registers and operations to use UART.

• void UART\_sendChar (uint8\_t c)

Function that sends char data to the connected terminal.

• void UART\_sendString (char \*string)

Function that sends a string to the connected terminal.

uint8\_t UART\_getChar (void)

Function that receives data from the connected terminal.

UART UART\_receiver (void)

Function that read a single line and stores the data.

void UART\_errorHandling (int err)

Function that handles the occuring errors to the terminal.

## 7.47.1 Detailed Description

In this file UART is used to make communication possible between the STM32F4 board and a computer. With this code messages can be received and sent. This code is made with the assistance of an online guide from 'Controllerstech'.

**Authors** 

Skip Wijtman

Date

3-5-2023

Version

1.1

## 7.47.2 Function Documentation

### 7.47.2.1 UART2\_config()

```
void UART2_config (
     void )
```

Function to enable all the necessary registers and operations to use UART.

**Parameters** 

Nothing

Returns

Nothing

### 7.47.2.2 UART\_errorHandling()

Function that handles the occuring errors to the terminal.

### **Parameters**

err error that is supposed to be shown

Returns

nothing

## 7.47.2.3 UART\_getChar()

Function that receives data from the connected terminal.

### **Parameters**

Nothing

### Returns

Received data

## 7.47.2.4 UART\_receiver()

Function that read a single line and stores the data.

## **Parameters**

Nothing

Returns

struct variable

## 7.47.2.5 UART\_sendChar()

```
void UART_sendChar ( \mbox{uint8\_t} \ \ c \ )
```

Function that sends char data to the connected terminal.			

## **Parameters**

Char data do be send

Returns

Nothing

## 7.47.2.6 UART\_sendString()

Function that sends a string to the connected terminal.

### **Parameters**

String do be send

Returns

Nothing