

Real-Time Analog Computational Unit (ACU)

AD538

FEATURES

 $V_0 = V_Y (V_Z/V_X)^m$ transfer function Wide dynamic range (denominator) –1000:1 Simultaneous multiplication and division Resistor-programmable powers and roots No external trims required Low input offsets <100 μ V Low error $\pm 0.25\%$ of reading (100:1 range) Monolithic construction Real-time analog multiplication, division and exponentiation

High accuracy analog division with a wide input dynamic range On board +2 V or +10 V scaling reference Voltage and current (summing) input modes Monolithic construction with lower cost and higher reliability than hybrid and modular circuits

APPLICATIONS


One- or two-quadrant multiply/divide
Log ratio computation
Squaring/square rooting
Trigonometric function approximations
Linearization via curve fitting
Precision AGC
Power functions

GENERAL DESCRIPTION

The AD538 is a monolithic real-time computational circuit that provides precision analog multiplication, division, and exponentiation. The combination of low input and output offset voltages and excellent linearity results in accurate computation over an unusually wide input dynamic range. Laser wafer trimming makes multiplication and division with errors as low as 0.25% of reading possible, while typical output offsets of $100~\mu V$ or less add to the overall off-the-shelf performance level. Real-time analog signal processing is further enhanced by the 400~kHz bandwidth of the device.

The overall transfer function of the AD538 is $V_O = V_Y (V_Z/V_X)^m$. Programming a particular function is via pin strapping. No external components are required for one-quadrant (positive input) multiplication and division. Two-quadrant (bipolar numerator) division is possible with the use of external level shifting and scaling resistors. The desired scale factor for both

FUNCTIONAL BLOCK DIAGRAM



multiplication and division can be set using the on-chip +2 V or +10 V references, or controlled externally to provide simultaneous multiplication and division. Exponentiation with an m value from 0.2 to 5 can be implemented with the addition of one or two external resistors.

Direct log ratio computation is possible by using only the log ratio and output sections of the chip. Access to the multiple summing junctions adds further to the flexibility of the AD538. Finally, a wide power supply range of ± 4.5 V to ± 18 V allows operation from standard ± 5 V, ± 12 V and ± 15 V supplies.

The AD538 is available in two accuracy grades (A and B) over the industrial (-25°C to +85°C) temperature range and one grade (S) over the military (-55°C to +125°C) temperature range. The device is packaged in an 18-lead TO-118 hermetic side-brazed ceramic DIP. A-grade chips are also available.

AD538

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Theory of Operation	9
Re-Examination of Multiplier/Divider Accuracy	9
Functional Description	10
DEVICION LICTORY	

Stability Precautions	10
Using The Voltage References	10
One-Quadrant Multiplication/Division	11
Two-Quadrant Division	12
Log Ratio Operation	12
Analog Computation Of Powers And Roots	13
Square Root Operation	13
Applications Information	15
Transducer Linearization	15
ARC-Tangent Approximation	15
Outline Dimensions	16
Ordering Guide	16

REVISION HISTORY

6/11—Rev. D to Rev. E

Updated Format	Universal
Added Table 3	6
Changes to Ordering Guide	11
5/10—Rev. C to Rev. D	
Updated Outline Dimensions	11
-	11

SPECIFICATIONS

 $V_S = \pm 15$ V, $T_A = 25$ °C, unless otherwise noted.

Table 1.

	Test Conditions/		AD538	ND		AD538BI	D		AD538	SD	
Parameter	Comments	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
MULTIPLIER DIVIDER PERFORMANCE											
Nominal Transfer Function											
	$10 \text{ V} \ge \text{V}_{X}, \text{V}_{Y}, \text{V}_{7} \ge 0$	V	$V_{O} = V_{\gamma}(V_{Z^{\prime}})$	$(V_{\nu})^m$	١	$V_O = V_Y (V_Z / V_Z /$	V _v) ^m		$V_O = V_Y (V_Z)$	$(V_{\nu})^m$	
	$400 \mu A \ge I_X, I_Y, I_Z \ge 0$		25 kΩ×			= 25 k $\Omega \times I_1$		V _o	$= 25 \text{ k}\Omega \times$		
Total Error Terms	$100 \text{ mV} \le V_x \le 10 \text{ V}$	10	±0.5	±1	- 0	±0.25	±0.5	- 0	±0.5	±1	% of Reading +
100:1 Input Range ¹	$100 \text{ mV} \le V_{Y} \le 10 \text{ V}$		±200	±500		±100	±250		±200	±500	μV
	$100 \text{ mV} \le V_Z \le 10 \text{ V}$										
	$V_Z \le 10 V_X$, $m = 1.0$										
	$T_A = T_{MIN}$ to T_{MAX}		±1	±2		±0.5	±1		±1.25	±2.5	% of Reading +
			±450	±750		±350	±500		±750	±1000	μV
Wide Dynamic Range ²	$100 \text{ mV} \le V_X \le 10 \text{ V}$		±1	±2		±0.5	±1		±1	±2	% of Reading +
	$100 \text{ mV} \le V_Y \le 10 \text{ V}$		±200	±500		±100	±250		±200	±500	μV
	100 mV \leq V _Z \leq 10 V V _Z \leq 10 V _X , m = 1.0		±100	±250		±750	±150		±200	±250	$\mu V \times (V_Y + V_Z)/V_X$
	$T_A = T_{MIN}$ to T_{MAX}		±1	±3		±1	±2		±2	±4	% of Reading +
			±450	±750		±350	±500		±750	±1000	μV +
			±450	±750		±350	±500		±750	±1000	$\mu V \times (V_Y + V_Z)/V_X$
Exponent (m) Range	$T_A = T_{MIN}$ to T_{MAX}	0.2		5	0.2		5	0.2		5	
OUTPUT CHARACTERISTICS											
Offset Voltage	$V_Y = 0, V_C = -600 \text{ mV}$		±200	±500		±100	±250		±200	±500	μV
	$T_A = T_{MIN}$ to T_{MAX}		±450	±750		±350	±500		±750	±1000	μV
Output Voltage Swing	$R_L = 2 k\Omega$	-11		+11	-11		+11	-11		+11	V
Output Current		5	10		5	10		5	10		mA
FREQUENCY RESPONSE											
Slew Rate			1.4			1.4			1.4		V/µs
Small Signal Bandwidth	$100 \text{ mV} \le 10 \text{ V}_{Y}, \text{ V}_{Z}, \\ \text{V}_{X} \le 10 \text{ V}$		400			400			400		kHz
VOLTAGE REFERENCE											
Accuracy	$V_{REF} = 10 \text{ V or } 2 \text{ V}$		±25	±50		±15	±25		±25	±50	mV
Additional Error	$T_A = T_{MIN} \text{ or } T_{MAX}$		±20	±30		±20	±30		±30	±50	mV
Output Current Power Supply Rejection	$V_{REF} = 10 \text{ V to } 2 \text{ V}$	1	2.5		1	2.5		1	2.5		mA
$+2 V = V_{REF}$	$\pm 4.5 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$		300	600		300	600		300	600	μV/V
$+10 \text{ V} = \text{V}_{\text{REF}}$	$\pm 13 \text{ V} \le \text{V}_S \le \pm 18 \text{ V}$		200	500		200	500		200	500	μV/V
POWER SUPPLY					1						r
Rated	$R_1 = 2 k\Omega$		±15			±15			±15		V
Operating Range ³		±4.5		±18	±4.5		±18	±4.5		±18	V
PSRR	$\pm 4.5 \text{ V} <$, $V_S < \pm 18 \text{ V}$ $V_X = V_Y = V_Z = 1 \text{ V}$ $V_Q = 1 \text{ V}$		0.5	0.1		0.5	0.1		0.5	0.1	%/V
Quiescent Current	$\mathbf{v}_0 = \mathbf{i} \ \mathbf{v}$		4.5	7		4.5	7		4.5	7	mA
Quiescent current	1	1	٠.٦	,		٠.٠	,	1	7.5	,	111/1

AD538

	Test Conditions/	Conditions/ AD538AD				AD538BD			AD538SD		
Parameter	Comments	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
TEMPERATURE RANGE											
Rated		-25		+85	-25		+85	-55		+125	°C
Storage		-65		+150	-65		+150	-65		+150	°C

¹ Over the 100 mV to 10 V operating range total error is the sum of a percent of reading term and an output offset. With this input dynamic range the input offset contribution to total error is negligible compared to the percent of reading error. Thus, it is specified indirectly as a part of the percent of reading error.

² The most accurate representation of total error with low level inputs is the summation of a percent of reading term, an output offset and an input offset multiplied by

the incremental gain $(V_Y + V_Z) V_X$.

³ When using supplies below ±13 V, the 10 V reference pin must be connected to the 2 V pin in order for the AD538 to operate correctly.

ABSOLUTE MAXIMUM RATINGS

Table 2.

1 1 1 2 1	
Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation	250 mW
Output Short Circuit-to-Ground	Indefinite
Input Voltages V_x , V_y , V_z	$(+V_S - 1 V), -1 V$
Input Currents I_X , I_Y , I_Z , I_O	1 mA
Operating Temperature Range	−25°C to +85°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature, Storage	60 sec, +300°C
Thermal Resistance	
$\theta_{\sf JC}$	35°C/W
θ_{JA}	120°C/W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3.

Pin No.	Mnemonic	Description
1	Iz	Current Input for the Z Multiplicand.
2	V _Z	Voltage Input for the Z Multiplicand.
3	В	Output of the Log Ratio Differential Amplifier. This amplifier subtracts the log of the Z input from the log of the X input, or performs the equivalent logarithmic equivalent of long division.
4	+10V	+10 V Reference Voltage Output.
5	+2V	+2 V Reference Voltage Output.
6	+V _s	Positive Supply Rail.
7	-V _s	Negative Rail.
8	Vo	Output Voltage.
9	1	Current Input to the Output Amplifier.
10	V_{Y}	Voltage Input to the Y Multiplicand.
11	I _Y	Current Input to the Y Multiplicand.
12	C	Current Input to the Base of the Antilog Log-to-Linear Converter.
13	PWR GND	High level Power Return of the Chip.
14	SIGNAL GND	Low Level Ground Return of the Device.
15	V _x	Voltage Input of the X Multiplicand.
16	I _X	Current Input of the X Input Multiplicand.
17	D	Use for Log Ratio Function.
18	Α	Use for Log Ratio Function.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Multiplier Error vs. Temperature (100 mV $< V_x, V_y, V_z \le 10 \text{ V}$)




Figure 4. Divider Error vs. Temperature (100 mV < V_x , V_y , $V_z \le 10 \text{ V}$)




Figure 5. V_z Feedthrough vs. Frequency




Figure 6. Small Signal Bandwidth vs. Denominator Voltage (One-Quadrant Mult/Div)




Figure 7. Multiplier Error vs. Temperature (10 mV < V_{xy} V_{yy} , $V_{Z} \le 100$ mV)





Figure 8. Divider Error vs. Temperature (10 mV < V_{χ_r} V_{γ_r} $V_{Z} \le 100$ mV)

AD538








Figure 10. 1 kHz Output Noise Spectral Density vs. DC Output Voltage

THEORY OF OPERATION

RE-EXAMINATION OF MULTIPLIER/DIVIDER ACCURACY

Traditionally, the accuracy (actually the errors) of analog multipliers and dividers has been specified in terms of percent of full scale. Thus specified, a 1% multiplier error with a 10 V full-scale output would mean a worst-case error of +100 mV at any level within its designated output range. While this type of error specification is easy to test evaluate, and interpret, it can leave the user guessing as to how useful the multiplier actually is at low output levels, those approaching the specified error limit (in this case) 100 mV.

The error sources of the AD538 do not follow the percent of full-scale approach to specification, thus it more optimally fits the needs of the very wide dynamic range applications for which it is best suited. Rather than as a percent of full scale, the AD538's error as a multiplier or divider for a 100:1 (100 mV to 10 V) input range is specified as the sum of two error components: a percent of reading (ideal output) term plus a fixed output offset. Following this format, the AD538AD, operating as a multiplier or divider with inputs down to 100 mV, has a maximum error of $\pm 1\%$ of reading $\pm 500~\mu V$. Some sample

total error calculations for both grades over the 100:1 input range are illustrated in Table 4. This error specification format is a familiar one to designers and users of digital voltmeters where error is specified as a percent of reading \pm a certain number of digits on the meter readout.

For operation as a multiplier or divider over a wider dynamic range (>100:1), the AD538 has a more detailed error specification that is the sum of three components: a percent of reading term, an output offset term, and an input offset term for the V_Y/V_X log ratio section. A sample application of this specification, taken from Table 4, for the AD538AD with V_Y = 1 V, V_Z = 100 mV and V_X = 10 mV would yield a maximum error of $\pm 2.0\%$ of reading $\pm 500~\mu V \pm (1~V + 100~mV)/10~mV \times 250~\mu V$ or $\pm 2.0\%$ of reading $\pm 500~\mu V \pm 27.5~mV$. This example illustrates that with very low level inputs the AD538's incremental gain $(V_Y + V_Z)/V_X$ has increased to make the input offset contribution to error substantial.

Table 4. Sample Error Calculation Chart (Worst Case)

	V _Y Input (V)	Vz Input (V)	V _x Input (V)	Ideal Output (V)	Total Of Term (m	fset Error	% of Reading Error Term (mV)		Error Term Summation		Total En Summa % of th Output	ntion as a e Ideal
100:1 INPUT RANGE Total Error =	10	10	10	10	0.5 0.25	(AD) (BD)	100 50	(AD) (BD)	100.5 50.25	(AD) (BD)	1.0 0.5	(AD) (BD)
±% rdg ±Output Vos	10	0.1	0.1	10	0.5 0.25	(AD) (BD)	100 50	(AD) (BD)	100.5 50.25	(AD) (BD)	1.0 0.5	(AD) (BD)
	1	1	1	1	0.5 0.25	(AD) (BD)	10) 5	(AD (BD)	10.5 5.25	(AD) (BD)	1.05 0.5	(AD) (BD)
	0.1	0.1	0.1	0.1	0.5 0.25	(AD) (BD)	1 0.5	(AD) (BD)	1.5 0.75	(AD) (BD)	1.5 0.75	(AD) (BD)
WIDE DYNAMIC RANGE Total Error = ±% rdg ±	10	0.10	0.01	0.25	28 16.75 1.76	(AD) (BD) (AD)	200 100 5	(AD) (BD)	228 116.75 6.76	(AD) (BD)	2.28 1.17 2.7	(AD) (BD) (AD)
Output $V_{OS} \pm Input V_{OS} \times (V_Y + V_Z)/V_X$	5	0.01	0.01	5	1 125.75	(BD)	2.5	(BD)	3.5 225.75	(BD)	1.4 4.52	(BD)
	10	0.01	0.1	1	75.4 25.53 15.27	(BD) (AD) (BD)	50 20 10	(BD) (AD) (BD)	125.4 45.53 25.27	(BD) (AD) (BD)	2.51 4.55 2.53	(BD) (AD) (BD)

FUNCTIONAL DESCRIPTION

As shown in Figure 1 and Figure 11, the V_z and V_x inputs connect directly to the input log ratio amplifiers of the AD538. This subsection provides an output voltage proportional to the natural log of input voltage, V_z , minus the natural log of input voltage, V_x . The output of the log ratio subsection at B can be expressed by the transfer function

$$V_B = \frac{kT}{q} \ln \left(\frac{V_Z}{V_X} \right)$$

where:

k is 1.3806×10^{-23} J/K. q is 1.60219×10^{-19} C. T is in Kelvins.

The log ratio configuration may be used alone, if correctly temperature compensated and scaled to the desired output level (see the Applications Information section).

Under normal operation, the log-ratio output will be directly connected to a second functional block at Input C, the antilog subsection. This section performs the antilog according to the transfer function:

$$V_{O} = V_{Y} e \left(V_{C} \frac{q}{kT} \right)$$

As with the log-ratio circuit included in the AD538, the user may use the antilog subsection by itself. When both subsections are combined, the output at B is tied to C, the transfer function of the AD538 computational unit is:

$$V_{O} = V_{Y}^{e} \left[\left(\frac{kT}{Q} \right) \left(\frac{q}{kT} \right) \ln \left(\frac{V_{Z}}{V_{X}} \right) \right]; V_{B} = V_{C}$$

which reduces to:

$$V_O = V_{\rm Y} \left(\frac{V_{\rm Z}}{V_{\rm X}} \right)$$

Finally, by increasing the gain, or attenuating the output of the log ratio subsection via resistor programming, it is possible to raise the quantity V_Z/V_X to the m^{th} power. Without external programming, m is unity. Thus, the overall AD538 transfer function equals:

$$V_O = V_Y \left(\frac{V_Z}{V_X}\right)^m$$

where 0.2 < m < 5.

When the AD538 is used as an analog divider, the $V_{\rm Y}$ input can be used to multiply the ratio $V_{\rm Z}/V_{\rm X}$ by a convenient scale factor. The actual multiplication by the $V_{\rm Y}$ input signal is accomplished by adding the log of the $V_{\rm Y}$ input signal to the signal at C, which is already in the log domain.

STABILITY PRECAUTIONS

At higher frequencies, the multistaged signal path of the AD538 can result in large phase shifts (as illustrated in Figure 11). If a condition of high incremental gain exists along that path (for example, $V_{\rm o}=V_{\rm y}\times V_{\rm z}/V_{\rm x}=10~V\times 10~mV/10~mV=10~V$ so that $\Delta V_{\rm O}/\Delta V_{\rm x}=1000$), then small amounts of capacitive feedback from $V_{\rm O}$ to the current inputs $I_{\rm Z}$ or $I_{\rm x}$ can result in instability. Appropriate care should be exercised in board layout to prevent capacitive feedback mechanisms under these conditions.




Figure 11. Model Circuit

USING THE VOLTAGE REFERENCES

A stable band gap voltage reference for scaling is included in the AD538. It is laser-trimmed to provide a selectable voltage output of +10 V buffered (Pin 4), +2 V unbuffered (Pin 5) or any voltages between +2 V and +10.2 V buffered as shown in Figure 12. The output impedance at Pin 5 is approximately 5 k Ω . Note that any loading of this pin produces an error in the +10 V reference voltage. External loads on the +2 V output should be greater than 500 k Ω to maintain errors less than 1%.




Figure 12. +2 V to +10.2 V Adjustable Reference

In situations not requiring both reference levels, the +2 V output can be converted to a buffered output by tying Pin 4 and Pin 5 together. If both references are required simultaneously, the +10 V output should be used directly and the +2 V output should be externally buffered.

ONE-QUADRANT MULTIPLICATION/DIVISION

Figure 13 shows how the AD538 may be easily configured as a precision one-quadrant multiplier/divider. The transfer function $V_O = V_Y (V_Z/V_X)$ allows three independent input variables, a calculation not available with a conventional multiplier. In addition, the 1000:1 (that is, 10 mV to 10 V) input dynamic range of the AD538 greatly exceeds that of analog multipliers computing one-quadrant multiplication and division.




Figure 13. One-Quadrant Combination Multiplier/Divider

By simply connecting the input, V_x (Pin 15) to the 10 V reference (Pin 4), and tying the log-ratio output at B to the antilog input at C, the AD538 can be configured as a one-quadrant analog multiplier with 10 V scaling. If 2 V scaling is desired, V_x can be tied to the 2 V reference.

When the input V_X is tied to the +10 V reference terminal, the multiplier transfer function becomes:

$$V_O = V_Y \left(\frac{V_Z}{10 \ V} \right)$$

As a multiplier, this circuit provides a typical bandwidth of 400 kHz with values of V_x , V_y , or V_z varying over a 100:1 range (that is, 100 mV to 10 V). The maximum error with a 100 mV to 10 V range for the two input variables will typically be +0.5% of reading. Using the optional Z offset trim scheme, as shown in Figure 14, this error can be reduced to +0.25% of reading.

By using the 10 V reference as the $V_{\rm Y}$ input, the circuit of Figure 13 is configured as a one-quadrant divider with a fixed scale factor. As with the one-quadrant multiplier, the inputs accept only single (positive) polarity signals. The output of the one-quadrant divider with a +10 V scale factor is:

$$V_O = 10 \ V \left(\frac{V_Z}{V_X} \right)$$

The typical bandwidth of this circuit is 370 kHz with 1 V to 10 V denominator input levels. At lower amplitudes, the bandwidth gradually decreases to approximately 200 kHz at the 2 mV input level.

TWO-QUADRANT DIVISION

The two-quadrant linear divider circuit illustrated in Figure 14 uses the same basic connections as the one-quadrant version. However, in this circuit the numerator has been offset in the positive direction by adding the denominator input voltage to it. The offsetting scheme changes the divider's transfer function from

$$V_O = 10 \text{ V} \left(\frac{V_Z}{V_X} \right)$$

tc

$$\begin{split} V_O = &10 \text{ V} \frac{\left(V_Z + A V_X\right)}{V_X} = &10 \text{ V} \left(1 A + \frac{V_Z}{V_X}\right) \\ = &10 \text{ A} + &10 \text{ V} \left(\frac{V_Z}{V_X}\right) \end{split}$$

where:

$$A = \left(\frac{35 \,\mathrm{k}\Omega}{25 \,\mathrm{k}\Omega}\right)$$

As long as the magnitude of the denominator input is equal to or greater than the magnitude of the numerator input, the circuit accepts bipolar numerator voltages. However, under the conditions of a 0 V numerator input, the output would incorrectly equal +14 V. The offset can be removed by connecting the 10 V reference through Resistors R1 and R2 to the output section's summing Node I at Pin 9 thus providing a gain of 1.4 at the center of the trimming potentiometer. The potentiometer, R2, adjusts out or corrects this offset, leaving the desired transfer function of $10 \text{ V } (\text{V}_z/\text{V}_x)$.




Figure 14. Two-Quadrant Division with 10 V Scaling

LOG RATIO OPERATION

Figure 15 shows the AD538 configured for computing the log of the ratio of two input voltages (or currents). The output signal from B is connected to the summing junction of the output amplifier via two series resistors. The 90.9 Ω metal film resistor effectively degrades the temperature coefficient of the ± 3500 ppm/°C resistor to produce a 1.09 k Ω +3300 ppm/°C equivalent value. In this configuration, the $V_{\rm Y}$ input must be tied to some voltage less than zero (–1.2 V in this case) removing this input from the transfer function.

The 5 k Ω potentiometer controls the circuit's scale factor adjustment providing a +1 V per decade adjustment. The output offset potentiometer should be set to provide a zero output with $V_X = V_Z = 1$ V. The input V_Z adjustment should be set for an output of 3 V with $V_Z = 1$ mV and $V_X = 1$ V.




Figure 15. Log Ratio Circuit

The log ratio circuit shown achieves $\pm 0.5\%$ accuracy in the log domain for input voltages within three decades of input range: 10 mV to 10 V. This error is not defined as a percent of full-scale output, but as a percent of input. For example, using a 1 V/decade scale factor, a 1% error in the positive direction at the input of the log ratio amplifier translates into a 4.3 mV deviation from the ideal OUTPUT (that is, 1 V × \log_{10} (1.01) = 4.3214 mV). An input error 1% in the negative direction is slightly different, giving an output deviation of 4.3648 mV.

ANALOG COMPUTATION OF POWERS AND ROOTS

It is often necessary to raise the quotient of two input signals to a power or take a root. This could be squaring, cubing, square rooting or exponentiation to some noninteger power. Examples include power series generation. With the AD538, only one or two external resistors are required to set any desired power, over the range of 0.2 to 5. Raising the basic quantity $V_{\rm Z}/V_{\rm X}$ to a power greater than one requires that the gain of the AD538's log ratio subtractor be increased, via an external resistor between the A and D pins. Similarly, a voltage divider that attenuates the log ratio output between Point B and Point C will program the power to a value less than one.




Figure 16. Basic Configurations and Transfer Functions for the AD538

SQUARE ROOT OPERATION

The explicit square root circuit of Figure 17 illustrates a precise method for performing a real-time square root computation. For added flexibility and accuracy, this circuit has a scale factor adjustment.

The actual square rooting operation is performed in this circuit by raising the quantity V_Z/V_X to the one-half power via the resistor divider network consisting of resistors R_B and R_C . For maximum linearity, the two resistors should be 1% (or better) ratio-matched metal film types.

1~V scaling is achieved by dividing-down the 2~V reference and applying approximately 1~V to both the $V_{\scriptscriptstyle Y}$ and $V_{\scriptscriptstyle X}$ inputs. In this circuit, the $V_{\scriptscriptstyle X}$ input is intentionally set low, to about 0.95 V, so that the $V_{\scriptscriptstyle Y}$ input can be adjusted high, permitting a $\pm 5\%$ scale factor trim. Using this trim scheme, the output voltage will be within $\pm 3~mV \pm 0.2\%$ of the ideal value over a 10~V to 1~mV input range (80 dB). For a decreased input dynamic range of 10~mV to 10~V (60 dB) the error is even less; here the output will be within $\pm 2~mV \pm 0.2\%$ of the ideal value. The bandwidth of the AD538 square root circuit is approximately 280~kHz with a 1~V p-p sine wave with a +2~V dc offset.

This basic circuit may also be used to compute the cube, fourth or fifth roots of an input waveform. All that is required for a given root is that the correct ratio of resistors, R_C and R_B , be selected such that their sum is between 150 Ω and 200 Ω .

The optional absolute value circuit shown preceding the AD538 allows the use of bipolar input voltages. Only one op amp is required for the absolute value function because the $\rm I_Z$ input of the AD538 functions as a summing junction. If it is necessary to preserve the sign of the input voltage, the polarity of the op amp output may be sensed and used after the computation to switch the sign bit of a DVM chip.




Figure 17. Square Root Circuit

APPLICATIONS INFORMATION TRANSDUCER LINEARIZATION

Many electronic transducers used in scientific, commercial or industrial equipment monitor the physical properties of a device and/or its environment. Sensing (and perhaps compensating for) changes in pressure, temperature, moisture or other physical phenomenon can be an expensive undertaking, particularly where high accuracy and very low nonlinearity are important. In conventional analog systems accuracy may be easily increased by offset and scale factor trims; however, nonlinearity is usually the absolute limitation of the sensing device.

With the ability to easily program a complex analog function, the AD538 can effectively compensate for the nonlinearities of an inexpensive transducer. The AD538 can be connected between the transducer preamplifier output and the next stage of monitoring or transmitting circuitry. The recommended procedure for linearizing a particular transducer is first to find the closest function which best approximates the nonlinearity of the device and then, to select the appropriate exponent resistor value(s).

ARC-TANGENT APPROXIMATION

The circuit of Figure 18 is typical of those AD538 applications where the quantity $V_{\rm Z}/V_{\rm X}$ is raised to powers greater than one. In an approximate arc-tangent function, the AD538 will accurately compute the angle that is defined by X and Y displacements represented by input voltages $V_{\rm X}$ and $V_{\rm Z}.$ With accuracy to within one degree (for input voltages between 100 μV and 10 V), the AD538 arc-tangent circuit is more precise than conventional analog circuits and is faster than most digital techniques. The circuit shown is set up for the transfer function:

$$V_{\theta} = \left(V_{\theta REF} - V_{\theta}\right) \left[\frac{\left(V_{Z}\right)}{\left(V_{X}\right)}\right]^{1.21}$$

where:

$$\theta = Tan^{-1} \left(\frac{Z}{X} \right)$$

The $(V_{\theta REF}-V_{\theta})$ function is implemented in this circuit by adding together the output, V_{θ} , and an externally applied reference voltage, $V_{\theta REF}$, via an external AD547 op amp. The 1 μF capacitor connected around the AD547's 100 k Ω feedback resistor frequency compensates the loop (formed by the amplifier between V_{θ} and V_{γ}).





Figure 18. The Arc-Tangent Function

The V_B/V_A quantity is calculated in the same manner as in the one-quadrant divider circuit, except that the resulting quotient is raised to the 1.21 power. Resistor R_A (nominally 931 Ω) sets the power or m factor.

For the highest arc-tangent accuracy the R1 and R2 external resistors should be ratio matched; however, the offset trim scheme shown in other circuits is not required since nonlinearity effects are the predominant source of error. Also note that instability will occur as the output approaches 90° because, by definition, the arc-tangent function is infinite and therefore, the gain of the AD538 will be extremely high.

OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 19. 18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] (D-18) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD538ACHIPS	−25°C to +85°C	Chips	
AD538AD	-25°C to +85°C	18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-18
AD538ADZ	-25°C to +85°C	18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-18
AD538BD	-25°C to +85°C	18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-18
AD538BDZ	-25°C to +85°C	18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-18
AD538SD	−55°C to +125°C	18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-18
AD538SD/883B	−55°C to +125°C	18-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-18

¹ Z = RoHS Compliant Part.