	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
LSL (immediate)	0	0	0	0	0		_	nm			Rm		Rd		Ť
LSR (immediate)	0	0	0	0	1		ii	nm	5		Rm		Rd		
ASR (immediate)	0	0	0	1	0		ii	nm	5		Rm			Rd	
ADD (register1)	0	0	0	1	1	0	0		Rm		Rn		Rd		
SUB (register)	0	0	0	1	1	0	1		Rm		Rn		Rd		
ADD (3-bit immediate)	0	0	0	1	1	1	0	i	mm:	3	Rn	Rd			
SUB (3-bit immediate)	0	0	0	1	1	1	1	i	mm:	3	Rn	Rd			
MOV (immediate)	0	0	1	0	0		Rd				imm8				
CMP (immediate)	0	0	1	0	1		Rn				imm8				
ADD (8-bit immediate)	0	0	1	1	0		Rdn				imm8				
SUB (8-bit immediate)	0	0	1	1	1		Rdn				im	m8			
AND (register)	0	1	0	0	0	0	0	0	0	0	Rm			Rdn	
EOR (register)	0	1	0	0	0	0	0	0	0	1	Rm		I		
LSL (register)	0	1	0	0	0	0	0	0	1	0	Rm	Rdn			
LSR (register)	0	1	0	0	0	0	0	0	1	1	Rm	Rdn			
ASR (register)	0	1	0	0	0	0	0	1	0	0	Rm		Rdn		
ADC (register)	0	1	0	0	0	0	0	1	0	1	Rm	Rdn			
SBC (register)	0	1	0	0	0	0	0	1	1	0	Rm	Rdn			
ROR (register)	0	1	0	0	0	0	0	1	1	1	Rm	Rdn			
TST (register)	0	1	0	0	0	0	1	0	0	0	Rm		Rn		
RSB (immediate)	0	1	0	0	0	0	1	0	0	1	Rn	Rd			
CMP (register1)	0	1	0	0	0	0	1	0	1	0	0 Rm			Rn	
CMN (register)	0	1	0	0	0	0	1	0	1	1	1 Rm			Rn	
ORR (register)	0	1	0	0	0	0	1	1	0) 0 Rm				Rdn	
MUL	0	1	0	0	0	0	1	1	0	1	1 Rn			Rdm	
BIC (register)	0	1	0	0	0	0	1	1	1	0 Rm			Rdn		
MVN (register)	0	1	0	0	0	0	1	1	1	1 Rm			Rd		
ADD (register2)	0	1	0	0	0	1	0	0	DN		Rm		Rdn		
CMP (register2)	0	1	0	0	0	1	0	1	N		Rm			Rn	
MOV (register1)	0	1	0	0	0	1	1	0	D		Rm			Rd	
ВХ	0	1	0	0	0	1	1	1	0		Rm			0	0
BLX	0	1	0	0	0	1	1	1	1		Rm		0	0	0
LDR (PC-relative)	0	1	0	0	1		Rt		imm8						
					1										
STR (register)	0	1	0	1	0	0	0		Rm				Rt		
STRH (register)	0	1	0	1	0	0	1		Rm				Rt		
STRB (register)	0	1	0	1	0		0		Rm				Rt		
LDRSB (register)	0	1	0	1	0	1	1		Rm -				Rt		
LDR (register)	0	1	0	1	1	0	0	l	Rm		Rn	l	Rt		

I DDII (no minton)	۱ ۸	1	0	a l	۱ ۵	0	1		Rm			Rn	1	1	Rt	ı	
LDRH (register)	0	_	0	1	1	0											
LDRB (register)	0	1	0	1	1	1 0 Rm					Rn			Rt			
LDRSH (register)	0	1	0	1	1	1	1		Rm			Rn			Rt		
STR (5-bit immediate)	0	1	1	0	0			mm				Rn			Rt		
LDR (5-bit immediate)	0	1	1	0	1			mm				Rn -			Rt		
STRB (immediate)	0	1	1	1	0			mm	_		Rn			Rt			
LDRB (immediate)	0	1	1	1	1			mm	_		Rn				Rt		
STRH (immediate)	1	0	0	0	0			mm			Rn				Rt		
LDRH (immediate)	1	0	0	0	1			mm	5		Rn Rt						
STR (8-bit immediate)	1	0	0	1	0		Rt				imm8						
LDR (8-bit immediate)	1	0	0	1	1		Rt					im	m8				
ADR 1 0 1 0 0 Rd imm8														_			
ADD (SP immediate1)	<u>'</u>	0	1	0	1		Rd				imm8						
(SF IIIIIIIeulate1) 1 0 1 0 1 Nu IIIIIIIo																	
ADD (SP immediate2)	1	0	1	1	0	0	0	0	0 imm7								
SUB (SP immediate)	1	0	1	1	0	0	0	0	1 imm7								
SXTH	1	0	1	1	0	0	1	0	0	0		Rm			Rd		
SXTB	1	0	1	1	0	0	1	0	0	1		Rm			Rd		
UXTH	1	0	1	1	0	0	1	0	1	0		Rm			Rd		
UXTB	1	0	1	1	0	0	1	0	1	1		Rm			Rd		
PUSH	1	0	1	1	0	1	0	М	Register_list								
CPS	1	0	1	1	0	1	1	0	0	1	1 im 0			0	1	0	
REV	1	0	1	1	1	0	1	0	0	0		Rm			Rd		
REV16	1	0	1	1	1	0	1	0	0 1 Rm Rd								
REVSH	1	0	1	1	1	0	1	0	1 1 Rm Rd								
POP	1	0	1	1	1	1	0	Р	Register_list								
BKPT	1	0	1	1	1	1	1	0	imm8								
NOP	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
YIELD	1	0	1	1	1	1	1	1	0	0	0	1	0	0	0	0	
WFE	1	0	1	1	1	1	1	1	0	0	1	0	0	0	0	0	
WFI	1	0	1	1	1	1	1	1	0	0	1	1	0	0	0	0	
SEV	1	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	
STM	1	1	0	0	0		Rn		Register_list								
LDM	1	1	0	0	1		Rn				Re	egist	ter_	ist			
D (oanditional)							cond imm8										
B (conditional)	1	1	0	1				А	imm8 imm8								
SVC	1	1	0	1	1	1	1	1				ım	1110				
B (unconditional)	1	1	1	0	0	0 imm11											
,	<u> </u>	-	-														

MSR	1	1	1	1	0	0	1	1	1	0	0	0		Rn				
	1	0	0	0	1	1 0 0 0 SYS								Sm .				
MRS	1	1	1	1	0	0	1	1	1	1	1	0	1	1	1 1	1		
	1	0	0	0		R	d		SYSm									
BL	1	1	1	1	0	S					imi	m10	١					
	1	1	J1	1	J2					imm11								
DSB	1	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1		
	1	0	0	0	1	1	1	1	0	0 1 0 0 option								
DMB	1	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1		
	1	0	0	0	1 1 1 1 0 1 0 1									option				
ISB	1	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1		
	1	0	0	0	1	1	1	1	0	1	1	0						