# **Instructions: Verilog Simulation**

Date: 2025.05 E-mail: sungho517@kaist.ac.kr


## Icarus Verilog Overview

**Icarus Verilog** is the most famous free Verilog compilation and simulation software. As the installation package includes a waveform display tool called **gtkwave**, you can compile your Verilog source file as well as check the waveform of the signals that go into and come out from the designed module.

# Icarus Verilog Installation Windows environment(recommend)

→ Download iverilog-0.9.7\_setup.exe (latest stable release) [10.5MB] from <a href="http://bleyer.org/icarus/">http://bleyer.org/icarus/</a>.

Check the license agreement and click next. Make sure that you choose "Full installation" which enables the installation of gtkwave. Updating PATH variable automatically as shown below will shorten the following processes (sometimes this does not work and the way of manual update is described below).





#### Other environment

→ Follow Installation From Premade Packages section https://iverilog.fandom.com/wiki/Installation\_Guide.

#### Design Flow

### 1 Verilog description

You can use any text editor such as Notepad and **gVim** to write a Verilog file. Just make sure that the filename extension is ".v".

#### 2 Verilog compilation

Execute the Windows prompt by using "cmd" command.

Some commands in cmd:


- cd aabb = go into the directory 'aabb'.
- cd .. = go back to the parental directory.
- dir = show files and folders in the current directory.

If you updated the PATH variable during the previous installation process, "iverilog" command works fine everywhere. A warning and usage hints shown below result from executing "iverilog".

Otherwise, you can manually update the PATH variable as shown below.



Right click my PC and go to properties.




설정(T)...

환경 변수(N)...

환경 변수


시작 및 복구

시스템 시작, 시스템 오류 및 디버깅 정보



확인


Double click Path



Append the path where iverilog binary files (\text{\psi}bin) are installed as shown below. DO NOT ERASE the existing paths! Just append.

3 Go to the directory where the Verilog files reside. To simplify the compile command, a list of the Verilog files can be written in one ".f" file. Note that –c is a compile option for the ".f" file while -o specifies the output file name.

(example) TB\_fulladd4.f file contains a list of all Verilog files.



Execute "iverilog –c TB\_fulladd4.f –o TB\_fulladd4" to compile the Verilog files listed in TB\_fulladd4.f. The name of the output file is TB\_fulladd4.

#### 4 Verilog simulation

Add "\$dumpfile("dump file name");" and "\$dumpvars;" in a test-bench module (ex. TB\_fulladd4.v) to record all variations of internal signals during the simulation. (It is already added in testbenches)

Execute "vvp" to simulate the previous compilation result (ex. TB\_fulladd4). The simulation results are dumped into a dump file (ex. myfile.dmp) which will be opened by gtkwave.


```
C:₩Users₩HYY00₩test>vvp TB_fulladd4
UCD info: dumpfile myfile.dmp opened for output.
C:\Users\HYYOO\test>dir
C 드라이브의 볼륨: BOOTCAMP
 볼륨 일련 번호: BA32-F8A3
 C:₩Users₩HYY00₩test 디렉터리
            오전 11:20
오전 11:20
오전 11:18
오전 11:18
2012-11-19
                           <DIR>
2012-11-19
                           <DIR>
2012-11-19
                                       208 fulladd.v
2012-11-19
                                       310 fulladd4.v
            조천 11:20
오천 11:20
2012-11-19
                                     1,701 myfile.dmp
            오전 11:19
오전 11:14
2012-11-19
                                     5,780 TB_fulladd4
2012-11-19
                                       42 TB_fulladd4.f
            고천 11:17
2012-11-19
                                       352 TB_fulladd4.v
               6개 파일
                                        8,393 바이트
                   디펙터리
                              193,756,651,520 바이트 남음
```

#### (5) Verification


Execute "gtkwave" to run the waveform viewer.

```
C:\Users\HYYOO\test>dir
C 드라이브의 볼륨: BOOTCAMP
 볼륨 일련 번호: BA32-F8A3
 C:₩Users₩HYY00₩test 디렉터리
            오전 11:20
오전 11:20
2012-11-19
                          <DIR>
2012-11-19
                          <DIR>
            호천
2012-11-19
                11:18
                                      208 fulladd.v
2012-11-19
                11:18
                                     310 fulladd4.v
2012-11-19
                11:20
                                   1,701 myfile.dmp
            호천 11:19
오전 11:14
2012-11-19
                                   5,780 TB_fulladd4
2012-11-19
                                      42 TB_fulladd4.f
2012-11-19
                                      352 TB_fulladd4.v
                11:17
               6개 파일 8,393 바이트
2개 디렉터리 193,756,651,520 바이트 남음
C:₩Users\HYY00\test>gtkwave
```

Click "File – Open New Tab" to open the dump file.



# Drag the signals to the black background.



Check the operations and modify the Verilog design iteratively. Good luck!